
STM32_SubGHz_LoRa_Messenger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e20  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08006f60  08006f60  00007f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800710c  0800710c  0000916c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800710c  0800710c  0000810c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007114  08007114  0000916c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007114  08007114  00008114  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007118  08007118  00008118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000016c  20000000  0800711c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000434  2000016c  08007288  0000916c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a0  08007288  000095a0  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000916c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001583d  00000000  00000000  00009196  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000354e  00000000  00000000  0001e9d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001540  00000000  00000000  00021f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001004  00000000  00000000  00023468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e53d  00000000  00000000  0002446c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015244  00000000  00000000  000429a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b6887  00000000  00000000  00057bed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010e474  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c44  00000000  00000000  0010e4b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001140fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000016c 	.word	0x2000016c
 800015c:	00000000 	.word	0x00000000
 8000160:	08006f48 	.word	0x08006f48

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000170 	.word	0x20000170
 800017c:	08006f48 	.word	0x08006f48

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b988 	b.w	8000558 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	468e      	mov	lr, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4617      	mov	r7, r2
 8000274:	d962      	bls.n	800033c <__udivmoddi4+0xdc>
 8000276:	fab2 f682 	clz	r6, r2
 800027a:	b14e      	cbz	r6, 8000290 <__udivmoddi4+0x30>
 800027c:	f1c6 0320 	rsb	r3, r6, #32
 8000280:	fa01 f806 	lsl.w	r8, r1, r6
 8000284:	fa20 f303 	lsr.w	r3, r0, r3
 8000288:	40b7      	lsls	r7, r6
 800028a:	ea43 0808 	orr.w	r8, r3, r8
 800028e:	40b4      	lsls	r4, r6
 8000290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000294:	fa1f fc87 	uxth.w	ip, r7
 8000298:	fbb8 f1fe 	udiv	r1, r8, lr
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fb0e 8811 	mls	r8, lr, r1, r8
 80002a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b4:	f080 80ea 	bcs.w	800048c <__udivmoddi4+0x22c>
 80002b8:	429a      	cmp	r2, r3
 80002ba:	f240 80e7 	bls.w	800048c <__udivmoddi4+0x22c>
 80002be:	3902      	subs	r1, #2
 80002c0:	443b      	add	r3, r7
 80002c2:	1a9a      	subs	r2, r3, r2
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d6:	459c      	cmp	ip, r3
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0x8e>
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	f080 80d6 	bcs.w	8000490 <__udivmoddi4+0x230>
 80002e4:	459c      	cmp	ip, r3
 80002e6:	f240 80d3 	bls.w	8000490 <__udivmoddi4+0x230>
 80002ea:	443b      	add	r3, r7
 80002ec:	3802      	subs	r0, #2
 80002ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f2:	eba3 030c 	sub.w	r3, r3, ip
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11d      	cbz	r5, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40f3      	lsrs	r3, r6
 80002fc:	2200      	movs	r2, #0
 80002fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d905      	bls.n	8000316 <__udivmoddi4+0xb6>
 800030a:	b10d      	cbz	r5, 8000310 <__udivmoddi4+0xb0>
 800030c:	e9c5 0100 	strd	r0, r1, [r5]
 8000310:	2100      	movs	r1, #0
 8000312:	4608      	mov	r0, r1
 8000314:	e7f5      	b.n	8000302 <__udivmoddi4+0xa2>
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d146      	bne.n	80003ac <__udivmoddi4+0x14c>
 800031e:	4573      	cmp	r3, lr
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xc8>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 8105 	bhi.w	8000532 <__udivmoddi4+0x2d2>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb6e 0203 	sbc.w	r2, lr, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4690      	mov	r8, r2
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e5      	beq.n	8000302 <__udivmoddi4+0xa2>
 8000336:	e9c5 4800 	strd	r4, r8, [r5]
 800033a:	e7e2      	b.n	8000302 <__udivmoddi4+0xa2>
 800033c:	2a00      	cmp	r2, #0
 800033e:	f000 8090 	beq.w	8000462 <__udivmoddi4+0x202>
 8000342:	fab2 f682 	clz	r6, r2
 8000346:	2e00      	cmp	r6, #0
 8000348:	f040 80a4 	bne.w	8000494 <__udivmoddi4+0x234>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	0c03      	lsrs	r3, r0, #16
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	b280      	uxth	r0, r0
 8000356:	b2bc      	uxth	r4, r7
 8000358:	2101      	movs	r1, #1
 800035a:	fbb2 fcfe 	udiv	ip, r2, lr
 800035e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000366:	fb04 f20c 	mul.w	r2, r4, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x11e>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x11c>
 8000376:	429a      	cmp	r2, r3
 8000378:	f200 80e0 	bhi.w	800053c <__udivmoddi4+0x2dc>
 800037c:	46c4      	mov	ip, r8
 800037e:	1a9b      	subs	r3, r3, r2
 8000380:	fbb3 f2fe 	udiv	r2, r3, lr
 8000384:	fb0e 3312 	mls	r3, lr, r2, r3
 8000388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800038c:	fb02 f404 	mul.w	r4, r2, r4
 8000390:	429c      	cmp	r4, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x144>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f102 30ff 	add.w	r0, r2, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x142>
 800039c:	429c      	cmp	r4, r3
 800039e:	f200 80ca 	bhi.w	8000536 <__udivmoddi4+0x2d6>
 80003a2:	4602      	mov	r2, r0
 80003a4:	1b1b      	subs	r3, r3, r4
 80003a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003aa:	e7a5      	b.n	80002f8 <__udivmoddi4+0x98>
 80003ac:	f1c1 0620 	rsb	r6, r1, #32
 80003b0:	408b      	lsls	r3, r1
 80003b2:	fa22 f706 	lsr.w	r7, r2, r6
 80003b6:	431f      	orrs	r7, r3
 80003b8:	fa0e f401 	lsl.w	r4, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c8:	4323      	orrs	r3, r4
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	fa1f fc87 	uxth.w	ip, r7
 80003d2:	fbbe f0f9 	udiv	r0, lr, r9
 80003d6:	0c1c      	lsrs	r4, r3, #16
 80003d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1a0>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80003f2:	f080 809c 	bcs.w	800052e <__udivmoddi4+0x2ce>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f240 8099 	bls.w	800052e <__udivmoddi4+0x2ce>
 80003fc:	3802      	subs	r0, #2
 80003fe:	443c      	add	r4, r7
 8000400:	eba4 040e 	sub.w	r4, r4, lr
 8000404:	fa1f fe83 	uxth.w	lr, r3
 8000408:	fbb4 f3f9 	udiv	r3, r4, r9
 800040c:	fb09 4413 	mls	r4, r9, r3, r4
 8000410:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000414:	fb03 fc0c 	mul.w	ip, r3, ip
 8000418:	45a4      	cmp	ip, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x1ce>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000422:	f080 8082 	bcs.w	800052a <__udivmoddi4+0x2ca>
 8000426:	45a4      	cmp	ip, r4
 8000428:	d97f      	bls.n	800052a <__udivmoddi4+0x2ca>
 800042a:	3b02      	subs	r3, #2
 800042c:	443c      	add	r4, r7
 800042e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000432:	eba4 040c 	sub.w	r4, r4, ip
 8000436:	fba0 ec02 	umull	lr, ip, r0, r2
 800043a:	4564      	cmp	r4, ip
 800043c:	4673      	mov	r3, lr
 800043e:	46e1      	mov	r9, ip
 8000440:	d362      	bcc.n	8000508 <__udivmoddi4+0x2a8>
 8000442:	d05f      	beq.n	8000504 <__udivmoddi4+0x2a4>
 8000444:	b15d      	cbz	r5, 800045e <__udivmoddi4+0x1fe>
 8000446:	ebb8 0203 	subs.w	r2, r8, r3
 800044a:	eb64 0409 	sbc.w	r4, r4, r9
 800044e:	fa04 f606 	lsl.w	r6, r4, r6
 8000452:	fa22 f301 	lsr.w	r3, r2, r1
 8000456:	431e      	orrs	r6, r3
 8000458:	40cc      	lsrs	r4, r1
 800045a:	e9c5 6400 	strd	r6, r4, [r5]
 800045e:	2100      	movs	r1, #0
 8000460:	e74f      	b.n	8000302 <__udivmoddi4+0xa2>
 8000462:	fbb1 fcf2 	udiv	ip, r1, r2
 8000466:	0c01      	lsrs	r1, r0, #16
 8000468:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800046c:	b280      	uxth	r0, r0
 800046e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000472:	463b      	mov	r3, r7
 8000474:	4638      	mov	r0, r7
 8000476:	463c      	mov	r4, r7
 8000478:	46b8      	mov	r8, r7
 800047a:	46be      	mov	lr, r7
 800047c:	2620      	movs	r6, #32
 800047e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000482:	eba2 0208 	sub.w	r2, r2, r8
 8000486:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800048a:	e766      	b.n	800035a <__udivmoddi4+0xfa>
 800048c:	4601      	mov	r1, r0
 800048e:	e718      	b.n	80002c2 <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e72c      	b.n	80002ee <__udivmoddi4+0x8e>
 8000494:	f1c6 0220 	rsb	r2, r6, #32
 8000498:	fa2e f302 	lsr.w	r3, lr, r2
 800049c:	40b7      	lsls	r7, r6
 800049e:	40b1      	lsls	r1, r6
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	430a      	orrs	r2, r1
 80004aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ae:	b2bc      	uxth	r4, r7
 80004b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb08 f904 	mul.w	r9, r8, r4
 80004be:	40b0      	lsls	r0, r6
 80004c0:	4589      	cmp	r9, r1
 80004c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c6:	b280      	uxth	r0, r0
 80004c8:	d93e      	bls.n	8000548 <__udivmoddi4+0x2e8>
 80004ca:	1879      	adds	r1, r7, r1
 80004cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d0:	d201      	bcs.n	80004d6 <__udivmoddi4+0x276>
 80004d2:	4589      	cmp	r9, r1
 80004d4:	d81f      	bhi.n	8000516 <__udivmoddi4+0x2b6>
 80004d6:	eba1 0109 	sub.w	r1, r1, r9
 80004da:	fbb1 f9fe 	udiv	r9, r1, lr
 80004de:	fb09 f804 	mul.w	r8, r9, r4
 80004e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e6:	b292      	uxth	r2, r2
 80004e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ec:	4542      	cmp	r2, r8
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2e4>
 80004f0:	18ba      	adds	r2, r7, r2
 80004f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f6:	d2c4      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004f8:	4542      	cmp	r2, r8
 80004fa:	d2c2      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000500:	443a      	add	r2, r7
 8000502:	e7be      	b.n	8000482 <__udivmoddi4+0x222>
 8000504:	45f0      	cmp	r8, lr
 8000506:	d29d      	bcs.n	8000444 <__udivmoddi4+0x1e4>
 8000508:	ebbe 0302 	subs.w	r3, lr, r2
 800050c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000510:	3801      	subs	r0, #1
 8000512:	46e1      	mov	r9, ip
 8000514:	e796      	b.n	8000444 <__udivmoddi4+0x1e4>
 8000516:	eba7 0909 	sub.w	r9, r7, r9
 800051a:	4449      	add	r1, r9
 800051c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000520:	fbb1 f9fe 	udiv	r9, r1, lr
 8000524:	fb09 f804 	mul.w	r8, r9, r4
 8000528:	e7db      	b.n	80004e2 <__udivmoddi4+0x282>
 800052a:	4673      	mov	r3, lr
 800052c:	e77f      	b.n	800042e <__udivmoddi4+0x1ce>
 800052e:	4650      	mov	r0, sl
 8000530:	e766      	b.n	8000400 <__udivmoddi4+0x1a0>
 8000532:	4608      	mov	r0, r1
 8000534:	e6fd      	b.n	8000332 <__udivmoddi4+0xd2>
 8000536:	443b      	add	r3, r7
 8000538:	3a02      	subs	r2, #2
 800053a:	e733      	b.n	80003a4 <__udivmoddi4+0x144>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	443b      	add	r3, r7
 8000542:	e71c      	b.n	800037e <__udivmoddi4+0x11e>
 8000544:	4649      	mov	r1, r9
 8000546:	e79c      	b.n	8000482 <__udivmoddi4+0x222>
 8000548:	eba1 0109 	sub.w	r1, r1, r9
 800054c:	46c4      	mov	ip, r8
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	e7c4      	b.n	80004e2 <__udivmoddi4+0x282>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4013      	ands	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000580:	68fb      	ldr	r3, [r7, #12]
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a0:	2004      	movs	r0, #4
 80005a2:	f7ff ffdb 	bl	800055c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	2001      	movs	r0, #1
 80005a8:	f7ff ffd8 	bl	800055c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	2138      	movs	r1, #56	@ 0x38
 80005b0:	4809      	ldr	r0, [pc, #36]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005b2:	f001 ffd7 	bl	8002564 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FE_CTRL3_Pin FE_CTRL2_Pin FE_CTRL1_Pin */
  GPIO_InitStruct.Pin = FE_CTRL3_Pin|FE_CTRL2_Pin|FE_CTRL1_Pin;
 80005b6:	2338      	movs	r3, #56	@ 0x38
 80005b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ba:	2301      	movs	r3, #1
 80005bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005be:	2300      	movs	r3, #0
 80005c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005c2:	2303      	movs	r3, #3
 80005c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	4619      	mov	r1, r3
 80005ca:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <MX_GPIO_Init+0x4c>)
 80005cc:	f001 fe6a 	bl	80022a4 <HAL_GPIO_Init>

}
 80005d0:	bf00      	nop
 80005d2:	3718      	adds	r7, #24
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	48000800 	.word	0x48000800

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b0c6      	sub	sp, #280	@ 0x118
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f001 fbcb 	bl	8001d7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f89d 	bl	8000724 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */

  HAL_Delay(3000);
 80005ea:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005ee:	f001 fc3b 	bl	8001e68 <HAL_Delay>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f2:	f7ff ffcb 	bl	800058c <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 80005f6:	f000 faa9 	bl	8000b4c <MX_SUBGHZ_Init>
  MX_USART2_UART_Init();
 80005fa:	f000 fb39 	bl	8000c70 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  BSP_LED_Init(LED_BLUE);	// Master
 80005fe:	2000      	movs	r0, #0
 8000600:	f000 fc12 	bl	8000e28 <BSP_LED_Init>
  BSP_LED_Init(LED_GREEN);	// Slave
 8000604:	2001      	movs	r0, #1
 8000606:	f000 fc0f 	bl	8000e28 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);	// Disconnected
 800060a:	2002      	movs	r0, #2
 800060c:	f000 fc0c 	bl	8000e28 <BSP_LED_Init>

  Radio_Init();
 8000610:	f000 f9ce 	bl	80009b0 <Radio_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  snprintf((char*)buffer, MAX_BUFFER_SIZE, "\r\nSTM32 SubGHz LoRa Messenger\r\n\r\nPlease Enter an ID: ");
 8000614:	4a38      	ldr	r2, [pc, #224]	@ (80006f8 <main+0x11c>)
 8000616:	21ff      	movs	r1, #255	@ 0xff
 8000618:	4838      	ldr	r0, [pc, #224]	@ (80006fc <main+0x120>)
 800061a:	f005 ffbf 	bl	800659c <sniprintf>
  UART_Transmit((char*)buffer);
 800061e:	4837      	ldr	r0, [pc, #220]	@ (80006fc <main+0x120>)
 8000620:	f000 f8d2 	bl	80007c8 <UART_Transmit>
  while(!messageReady) HAL_UART_Receive_IT(&huart2, input, 1);
 8000624:	e004      	b.n	8000630 <main+0x54>
 8000626:	2201      	movs	r2, #1
 8000628:	4935      	ldr	r1, [pc, #212]	@ (8000700 <main+0x124>)
 800062a:	4836      	ldr	r0, [pc, #216]	@ (8000704 <main+0x128>)
 800062c:	f003 fff8 	bl	8004620 <HAL_UART_Receive_IT>
 8000630:	4b35      	ldr	r3, [pc, #212]	@ (8000708 <main+0x12c>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	f083 0301 	eor.w	r3, r3, #1
 8000638:	b2db      	uxtb	r3, r3
 800063a:	2b00      	cmp	r3, #0
 800063c:	d1f3      	bne.n	8000626 <main+0x4a>
  HAL_NVIC_DisableIRQ(USART2_IRQn);
 800063e:	2025      	movs	r0, #37	@ 0x25
 8000640:	f001 fd59 	bl	80020f6 <HAL_NVIC_DisableIRQ>
  idLen = snprintf(id, MAX_BUFFER_SIZE, "%s", (char*)output);
 8000644:	4b31      	ldr	r3, [pc, #196]	@ (800070c <main+0x130>)
 8000646:	4a32      	ldr	r2, [pc, #200]	@ (8000710 <main+0x134>)
 8000648:	21ff      	movs	r1, #255	@ 0xff
 800064a:	4832      	ldr	r0, [pc, #200]	@ (8000714 <main+0x138>)
 800064c:	f005 ffa6 	bl	800659c <sniprintf>
 8000650:	4603      	mov	r3, r0
 8000652:	4a31      	ldr	r2, [pc, #196]	@ (8000718 <main+0x13c>)
 8000654:	6013      	str	r3, [r2, #0]
  UART_Transmit(id);
 8000656:	482f      	ldr	r0, [pc, #188]	@ (8000714 <main+0x138>)
 8000658:	f000 f8b6 	bl	80007c8 <UART_Transmit>
  UART_Transmit("\r\n\r\n");
 800065c:	482f      	ldr	r0, [pc, #188]	@ (800071c <main+0x140>)
 800065e:	f000 f8b3 	bl	80007c8 <UART_Transmit>
  resetTerminal();
 8000662:	f000 f8c7 	bl	80007f4 <resetTerminal>

  BSP_LED_On(LED_RED); // Disconnected at first
 8000666:	2002      	movs	r0, #2
 8000668:	f000 fc18 	bl	8000e9c <BSP_LED_On>

  SessionContext sessionContext = {
 800066c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000670:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000674:	4618      	mov	r0, r3
 8000676:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800067a:	461a      	mov	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f005 ffe5 	bl	800664c <memset>
 8000682:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000686:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800068a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8000694:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000698:	2264      	movs	r2, #100	@ 0x64
 800069a:	609a      	str	r2, [r3, #8]
		  .state = MASTER,		// Start as Master
		  .subState = RX,		// Start by listening
		  .rxTimeout = 3000,	// ms
		  .txDelay = 100 		// ms
  };
  uint16_t mask = IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR;
 800069c:	f240 2342 	movw	r3, #578	@ 0x242
 80006a0:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
  SUBGRF_SetDioIrqParams( mask, mask, IRQ_RADIO_NONE, IRQ_RADIO_NONE );	// Arm radio IRQs for RX done, timeout, CRC error
 80006a4:	f8b7 1116 	ldrh.w	r1, [r7, #278]	@ 0x116
 80006a8:	f8b7 0116 	ldrh.w	r0, [r7, #278]	@ 0x116
 80006ac:	2300      	movs	r3, #0
 80006ae:	2200      	movs	r2, #0
 80006b0:	f000 fec2 	bl	8001438 <SUBGRF_SetDioIrqParams>
  SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX); 								// Set RF switch to RX path on low-power PA path
 80006b4:	2100      	movs	r1, #0
 80006b6:	2001      	movs	r0, #1
 80006b8:	f001 fa42 	bl	8001b40 <SUBGRF_SetSwitch>
  SUBGRF_SetRx(sessionContext.rxTimeout << 6); 							// SetRx(timeout): SX126x timeout units are 15.625 µs (1/64 ms). Multiplying ms by 64 = << 6.
 80006bc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80006c0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80006c4:	685b      	ldr	r3, [r3, #4]
 80006c6:	019b      	lsls	r3, r3, #6
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fdb7 	bl	800123c <SUBGRF_SetRx>

  HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006ce:	2025      	movs	r0, #37	@ 0x25
 80006d0:	f001 fd03 	bl	80020da <HAL_NVIC_EnableIRQ>
  messageReady = false;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <main+0x12c>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	701a      	strb	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */

	currentEvent = NULL;
 80006da:	4b11      	ldr	r3, [pc, #68]	@ (8000720 <main+0x144>)
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
	while(!currentEvent);
 80006e0:	bf00      	nop
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <main+0x144>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d0fb      	beq.n	80006e2 <main+0x106>
	currentEvent(&sessionContext);
 80006ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000720 <main+0x144>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	1d3a      	adds	r2, r7, #4
 80006f0:	4610      	mov	r0, r2
 80006f2:	4798      	blx	r3
	currentEvent = NULL;
 80006f4:	e7f1      	b.n	80006da <main+0xfe>
 80006f6:	bf00      	nop
 80006f8:	08006f60 	.word	0x08006f60
 80006fc:	20000188 	.word	0x20000188
 8000700:	20000388 	.word	0x20000388
 8000704:	200003b8 	.word	0x200003b8
 8000708:	2000038c 	.word	0x2000038c
 800070c:	20000288 	.word	0x20000288
 8000710:	08006f98 	.word	0x08006f98
 8000714:	20000000 	.word	0x20000000
 8000718:	20000100 	.word	0x20000100
 800071c:	08006f9c 	.word	0x08006f9c
 8000720:	20000390 	.word	0x20000390

08000724 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b09a      	sub	sp, #104	@ 0x68
 8000728:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800072a:	f107 0320 	add.w	r3, r7, #32
 800072e:	2248      	movs	r2, #72	@ 0x48
 8000730:	2100      	movs	r1, #0
 8000732:	4618      	mov	r0, r3
 8000734:	f005 ff8a 	bl	800664c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000738:	1d3b      	adds	r3, r7, #4
 800073a:	2200      	movs	r2, #0
 800073c:	601a      	str	r2, [r3, #0]
 800073e:	605a      	str	r2, [r3, #4]
 8000740:	609a      	str	r2, [r3, #8]
 8000742:	60da      	str	r2, [r3, #12]
 8000744:	611a      	str	r2, [r3, #16]
 8000746:	615a      	str	r2, [r3, #20]
 8000748:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800074a:	4b1e      	ldr	r3, [pc, #120]	@ (80007c4 <SystemClock_Config+0xa0>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000752:	4a1c      	ldr	r2, [pc, #112]	@ (80007c4 <SystemClock_Config+0xa0>)
 8000754:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000758:	6013      	str	r3, [r2, #0]
 800075a:	4b1a      	ldr	r3, [pc, #104]	@ (80007c4 <SystemClock_Config+0xa0>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000762:	603b      	str	r3, [r7, #0]
 8000764:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000766:	2320      	movs	r3, #32
 8000768:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800076a:	2301      	movs	r3, #1
 800076c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800076e:	2300      	movs	r3, #0
 8000770:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000772:	23b0      	movs	r3, #176	@ 0xb0
 8000774:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000776:	2300      	movs	r3, #0
 8000778:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	4618      	mov	r0, r3
 8000780:	f002 f9da 	bl	8002b38 <HAL_RCC_OscConfig>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800078a:	f000 f97b 	bl	8000a84 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800078e:	234f      	movs	r3, #79	@ 0x4f
 8000790:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000792:	2300      	movs	r3, #0
 8000794:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000796:	2300      	movs	r3, #0
 8000798:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800079a:	2300      	movs	r3, #0
 800079c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007a6:	1d3b      	adds	r3, r7, #4
 80007a8:	2102      	movs	r1, #2
 80007aa:	4618      	mov	r0, r3
 80007ac:	f002 fd46 	bl	800323c <HAL_RCC_ClockConfig>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007b6:	f000 f965 	bl	8000a84 <Error_Handler>
  }
}
 80007ba:	bf00      	nop
 80007bc:	3768      	adds	r7, #104	@ 0x68
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	58000400 	.word	0x58000400

080007c8 <UART_Transmit>:
 *  APB clocks = AHB = SYSCLK;
 *  flash latency 2.
 *  This is a low-power, simple config suitable for the WL.
 */

void UART_Transmit(const char* string){
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)string, strlen(string), HAL_MAX_DELAY);
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	f7ff fcd5 	bl	8000180 <strlen>
 80007d6:	4603      	mov	r3, r0
 80007d8:	b29a      	uxth	r2, r3
 80007da:	f04f 33ff 	mov.w	r3, #4294967295
 80007de:	6879      	ldr	r1, [r7, #4]
 80007e0:	4803      	ldr	r0, [pc, #12]	@ (80007f0 <UART_Transmit+0x28>)
 80007e2:	f003 fe96 	bl	8004512 <HAL_UART_Transmit>
}
 80007e6:	bf00      	nop
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200003b8 	.word	0x200003b8

080007f4 <resetTerminal>:

void resetTerminal(){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
	count = (uint16_t)snprintf((char*)buffer, MAX_BUFFER_SIZE, "%s: ", id);
 80007f8:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <resetTerminal+0x24>)
 80007fa:	4a08      	ldr	r2, [pc, #32]	@ (800081c <resetTerminal+0x28>)
 80007fc:	21ff      	movs	r1, #255	@ 0xff
 80007fe:	4808      	ldr	r0, [pc, #32]	@ (8000820 <resetTerminal+0x2c>)
 8000800:	f005 fecc 	bl	800659c <sniprintf>
 8000804:	4603      	mov	r3, r0
 8000806:	b29a      	uxth	r2, r3
 8000808:	4b06      	ldr	r3, [pc, #24]	@ (8000824 <resetTerminal+0x30>)
 800080a:	801a      	strh	r2, [r3, #0]
	UART_Transmit((char*)buffer);
 800080c:	4804      	ldr	r0, [pc, #16]	@ (8000820 <resetTerminal+0x2c>)
 800080e:	f7ff ffdb 	bl	80007c8 <UART_Transmit>
}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000000 	.word	0x20000000
 800081c:	08006fa4 	.word	0x08006fa4
 8000820:	20000188 	.word	0x20000188
 8000824:	2000038a 	.word	0x2000038a

08000828 <interruptTerminal>:

void interruptTerminal(const char* interruption){
 8000828:	b580      	push	{r7, lr}
 800082a:	b084      	sub	sp, #16
 800082c:	af00      	add	r7, sp, #0
 800082e:	6078      	str	r0, [r7, #4]
	for(uint16_t x = 0; x < count; x++) UART_Transmit("\b \b");
 8000830:	2300      	movs	r3, #0
 8000832:	81fb      	strh	r3, [r7, #14]
 8000834:	e005      	b.n	8000842 <interruptTerminal+0x1a>
 8000836:	4810      	ldr	r0, [pc, #64]	@ (8000878 <interruptTerminal+0x50>)
 8000838:	f7ff ffc6 	bl	80007c8 <UART_Transmit>
 800083c:	89fb      	ldrh	r3, [r7, #14]
 800083e:	3301      	adds	r3, #1
 8000840:	81fb      	strh	r3, [r7, #14]
 8000842:	4b0e      	ldr	r3, [pc, #56]	@ (800087c <interruptTerminal+0x54>)
 8000844:	881b      	ldrh	r3, [r3, #0]
 8000846:	89fa      	ldrh	r2, [r7, #14]
 8000848:	429a      	cmp	r2, r3
 800084a:	d3f4      	bcc.n	8000836 <interruptTerminal+0xe>
	UART_Transmit("\r\n");
 800084c:	480c      	ldr	r0, [pc, #48]	@ (8000880 <interruptTerminal+0x58>)
 800084e:	f7ff ffbb 	bl	80007c8 <UART_Transmit>
	UART_Transmit(interruption);
 8000852:	6878      	ldr	r0, [r7, #4]
 8000854:	f7ff ffb8 	bl	80007c8 <UART_Transmit>
	UART_Transmit("\r\n\r\n");
 8000858:	480a      	ldr	r0, [pc, #40]	@ (8000884 <interruptTerminal+0x5c>)
 800085a:	f7ff ffb5 	bl	80007c8 <UART_Transmit>
	HAL_UART_Transmit(&huart2, buffer, count, HAL_MAX_DELAY);
 800085e:	4b07      	ldr	r3, [pc, #28]	@ (800087c <interruptTerminal+0x54>)
 8000860:	881a      	ldrh	r2, [r3, #0]
 8000862:	f04f 33ff 	mov.w	r3, #4294967295
 8000866:	4908      	ldr	r1, [pc, #32]	@ (8000888 <interruptTerminal+0x60>)
 8000868:	4808      	ldr	r0, [pc, #32]	@ (800088c <interruptTerminal+0x64>)
 800086a:	f003 fe52 	bl	8004512 <HAL_UART_Transmit>
}
 800086e:	bf00      	nop
 8000870:	3710      	adds	r7, #16
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	08006fac 	.word	0x08006fac
 800087c:	2000038a 	.word	0x2000038a
 8000880:	08006fb0 	.word	0x08006fb0
 8000884:	08006f9c 	.word	0x08006f9c
 8000888:	20000188 	.word	0x20000188
 800088c:	200003b8 	.word	0x200003b8

08000890 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
	switch(input[0]){
 8000898:	4b23      	ldr	r3, [pc, #140]	@ (8000928 <HAL_UART_RxCpltCallback+0x98>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2b08      	cmp	r3, #8
 800089e:	d015      	beq.n	80008cc <HAL_UART_RxCpltCallback+0x3c>
 80008a0:	2b0d      	cmp	r3, #13
 80008a2:	d125      	bne.n	80008f0 <HAL_UART_RxCpltCallback+0x60>
		case 0xd:
			UART_Transmit("\r\n");
 80008a4:	4821      	ldr	r0, [pc, #132]	@ (800092c <HAL_UART_RxCpltCallback+0x9c>)
 80008a6:	f7ff ff8f 	bl	80007c8 <UART_Transmit>
			sprintf((char*)output, "%s", (char*)buffer);
 80008aa:	4a21      	ldr	r2, [pc, #132]	@ (8000930 <HAL_UART_RxCpltCallback+0xa0>)
 80008ac:	4921      	ldr	r1, [pc, #132]	@ (8000934 <HAL_UART_RxCpltCallback+0xa4>)
 80008ae:	4822      	ldr	r0, [pc, #136]	@ (8000938 <HAL_UART_RxCpltCallback+0xa8>)
 80008b0:	f005 feaa 	bl	8006608 <siprintf>
			output[count] = '\0';
 80008b4:	4b21      	ldr	r3, [pc, #132]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008b6:	881b      	ldrh	r3, [r3, #0]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <HAL_UART_RxCpltCallback+0xa8>)
 80008bc:	2100      	movs	r1, #0
 80008be:	5499      	strb	r1, [r3, r2]
			messageReady = true;
 80008c0:	4b1f      	ldr	r3, [pc, #124]	@ (8000940 <HAL_UART_RxCpltCallback+0xb0>)
 80008c2:	2201      	movs	r2, #1
 80008c4:	701a      	strb	r2, [r3, #0]
			resetTerminal();
 80008c6:	f7ff ff95 	bl	80007f4 <resetTerminal>
			break;
 80008ca:	e029      	b.n	8000920 <HAL_UART_RxCpltCallback+0x90>

		case 0x8:
			if(count > (idLen + 2)){
 80008cc:	4b1b      	ldr	r3, [pc, #108]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008ce:	881b      	ldrh	r3, [r3, #0]
 80008d0:	461a      	mov	r2, r3
 80008d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000944 <HAL_UART_RxCpltCallback+0xb4>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	3302      	adds	r3, #2
 80008d8:	429a      	cmp	r2, r3
 80008da:	dd20      	ble.n	800091e <HAL_UART_RxCpltCallback+0x8e>
				count--;
 80008dc:	4b17      	ldr	r3, [pc, #92]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008de:	881b      	ldrh	r3, [r3, #0]
 80008e0:	3b01      	subs	r3, #1
 80008e2:	b29a      	uxth	r2, r3
 80008e4:	4b15      	ldr	r3, [pc, #84]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008e6:	801a      	strh	r2, [r3, #0]
				UART_Transmit("\b \b");
 80008e8:	4817      	ldr	r0, [pc, #92]	@ (8000948 <HAL_UART_RxCpltCallback+0xb8>)
 80008ea:	f7ff ff6d 	bl	80007c8 <UART_Transmit>
			}
			break;
 80008ee:	e016      	b.n	800091e <HAL_UART_RxCpltCallback+0x8e>

		default:
			if(count < MAX_BUFFER_SIZE){
 80008f0:	4b12      	ldr	r3, [pc, #72]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008f2:	881b      	ldrh	r3, [r3, #0]
 80008f4:	2bfe      	cmp	r3, #254	@ 0xfe
 80008f6:	d813      	bhi.n	8000920 <HAL_UART_RxCpltCallback+0x90>
				buffer[count++] = input[0];
 80008f8:	4b10      	ldr	r3, [pc, #64]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 80008fa:	881b      	ldrh	r3, [r3, #0]
 80008fc:	1c5a      	adds	r2, r3, #1
 80008fe:	b291      	uxth	r1, r2
 8000900:	4a0e      	ldr	r2, [pc, #56]	@ (800093c <HAL_UART_RxCpltCallback+0xac>)
 8000902:	8011      	strh	r1, [r2, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b08      	ldr	r3, [pc, #32]	@ (8000928 <HAL_UART_RxCpltCallback+0x98>)
 8000908:	7819      	ldrb	r1, [r3, #0]
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <HAL_UART_RxCpltCallback+0xa0>)
 800090c:	5499      	strb	r1, [r3, r2]
				HAL_UART_Transmit(huart, input, 1, HAL_MAX_DELAY);
 800090e:	f04f 33ff 	mov.w	r3, #4294967295
 8000912:	2201      	movs	r2, #1
 8000914:	4904      	ldr	r1, [pc, #16]	@ (8000928 <HAL_UART_RxCpltCallback+0x98>)
 8000916:	6878      	ldr	r0, [r7, #4]
 8000918:	f003 fdfb 	bl	8004512 <HAL_UART_Transmit>
			}
	}
}
 800091c:	e000      	b.n	8000920 <HAL_UART_RxCpltCallback+0x90>
			break;
 800091e:	bf00      	nop
}
 8000920:	bf00      	nop
 8000922:	3708      	adds	r7, #8
 8000924:	46bd      	mov	sp, r7
 8000926:	bd80      	pop	{r7, pc}
 8000928:	20000388 	.word	0x20000388
 800092c:	08006fb0 	.word	0x08006fb0
 8000930:	20000188 	.word	0x20000188
 8000934:	08006f98 	.word	0x08006f98
 8000938:	20000288 	.word	0x20000288
 800093c:	2000038a 	.word	0x2000038a
 8000940:	2000038c 	.word	0x2000038c
 8000944:	20000100 	.word	0x20000100
 8000948:	08006fac 	.word	0x08006fac

0800094c <Radio_DIO_IRq_Callback_Handler>:

void Radio_DIO_IRq_Callback_Handler(const RadioIrqMasks_t radioIRq){
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	4603      	mov	r3, r0
 8000954:	80fb      	strh	r3, [r7, #6]
	switch(radioIRq){
 8000956:	88fb      	ldrh	r3, [r7, #6]
 8000958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800095c:	d013      	beq.n	8000986 <Radio_DIO_IRq_Callback_Handler+0x3a>
 800095e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000962:	dc18      	bgt.n	8000996 <Radio_DIO_IRq_Callback_Handler+0x4a>
 8000964:	2b40      	cmp	r3, #64	@ 0x40
 8000966:	d012      	beq.n	800098e <Radio_DIO_IRq_Callback_Handler+0x42>
 8000968:	2b40      	cmp	r3, #64	@ 0x40
 800096a:	dc14      	bgt.n	8000996 <Radio_DIO_IRq_Callback_Handler+0x4a>
 800096c:	2b01      	cmp	r3, #1
 800096e:	d002      	beq.n	8000976 <Radio_DIO_IRq_Callback_Handler+0x2a>
 8000970:	2b02      	cmp	r3, #2
 8000972:	d004      	beq.n	800097e <Radio_DIO_IRq_Callback_Handler+0x32>
			break;

		case IRQ_CRC_ERROR: // Rx Error
			interruptTerminal("\r\nRX CRC ERROR\r\n");
			break;
		default: break;
 8000974:	e00f      	b.n	8000996 <Radio_DIO_IRq_Callback_Handler+0x4a>
			interruptTerminal("\r\nTX DONE\r\n");
 8000976:	480a      	ldr	r0, [pc, #40]	@ (80009a0 <Radio_DIO_IRq_Callback_Handler+0x54>)
 8000978:	f7ff ff56 	bl	8000828 <interruptTerminal>
			break;
 800097c:	e00c      	b.n	8000998 <Radio_DIO_IRq_Callback_Handler+0x4c>
			interruptTerminal("\r\nRX DONE\r\n");
 800097e:	4809      	ldr	r0, [pc, #36]	@ (80009a4 <Radio_DIO_IRq_Callback_Handler+0x58>)
 8000980:	f7ff ff52 	bl	8000828 <interruptTerminal>
			break;
 8000984:	e008      	b.n	8000998 <Radio_DIO_IRq_Callback_Handler+0x4c>
			interruptTerminal("\r\nTIMEOUT\r\n");
 8000986:	4808      	ldr	r0, [pc, #32]	@ (80009a8 <Radio_DIO_IRq_Callback_Handler+0x5c>)
 8000988:	f7ff ff4e 	bl	8000828 <interruptTerminal>
			break;
 800098c:	e004      	b.n	8000998 <Radio_DIO_IRq_Callback_Handler+0x4c>
			interruptTerminal("\r\nRX CRC ERROR\r\n");
 800098e:	4807      	ldr	r0, [pc, #28]	@ (80009ac <Radio_DIO_IRq_Callback_Handler+0x60>)
 8000990:	f7ff ff4a 	bl	8000828 <interruptTerminal>
			break;
 8000994:	e000      	b.n	8000998 <Radio_DIO_IRq_Callback_Handler+0x4c>
		default: break;
 8000996:	bf00      	nop
	}
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	08006fb4 	.word	0x08006fb4
 80009a4:	08006fc0 	.word	0x08006fc0
 80009a8:	08006fcc 	.word	0x08006fcc
 80009ac:	08006fd8 	.word	0x08006fd8

080009b0 <Radio_Init>:

/** Initialize the Sub-GHz radio and dependent hardware.
  */
void Radio_Init(){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b088      	sub	sp, #32
 80009b4:	af00      	add	r7, sp, #0
	// Initialize the hardware (SPI bus, TCXO control, RF switch) or the SUBGHZ (SX126x) and registers the IRQ callback.
	SUBGRF_Init(Radio_DIO_IRq_Callback_Handler);
 80009b6:	4830      	ldr	r0, [pc, #192]	@ (8000a78 <Radio_Init+0xc8>)
 80009b8:	f000 fb9c 	bl	80010f4 <SUBGRF_Init>

	// Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
	// "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS." (6.1 in RM0453)
	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 80009bc:	f640 1016 	movw	r0, #2326	@ 0x916
 80009c0:	f001 f866 	bl	8001a90 <SUBGRF_ReadRegister>
 80009c4:	4603      	mov	r3, r0
 80009c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80009ca:	b2db      	uxtb	r3, r3
 80009cc:	4619      	mov	r1, r3
 80009ce:	f640 1016 	movw	r0, #2326	@ 0x916
 80009d2:	f001 f849 	bl	8001a68 <SUBGRF_WriteRegister>
	SUBGRF_SetRegulatorMode(); // use DCDC if configured in radio_conf.h
 80009d6:	f000 fc60 	bl	800129a <SUBGRF_SetRegulatorMode>

	// Use the whole 256-byte buffer for both TX and RX (starting at 0)
	SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 80009da:	2100      	movs	r1, #0
 80009dc:	2000      	movs	r0, #0
 80009de:	f001 f82b 	bl	8001a38 <SUBGRF_SetBufferBaseAddress>

	SUBGRF_SetRfFrequency(RF_FREQ);
 80009e2:	4826      	ldr	r0, [pc, #152]	@ (8000a7c <Radio_Init+0xcc>)
 80009e4:	f000 fd84 	bl	80014f0 <SUBGRF_SetRfFrequency>
	SUBGRF_SetRfTxPower(TX_POWER);
 80009e8:	200e      	movs	r0, #14
 80009ea:	f001 f8d1 	bl	8001b90 <SUBGRF_SetRfTxPower>
	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 80009ee:	2000      	movs	r0, #0
 80009f0:	f000 fc44 	bl	800127c <SUBGRF_SetStopRxTimerOnPreambleDetect>

	SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 80009f4:	2001      	movs	r0, #1
 80009f6:	f000 fdc1 	bl	800157c <SUBGRF_SetPacketType>

	// Sets LoRa private syncword (not the public 0x34). Ensures you only talk to your nodes (not public network).
	SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80009fa:	2114      	movs	r1, #20
 80009fc:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8000a00:	f001 f832 	bl	8001a68 <SUBGRF_WriteRegister>
	SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8000a04:	2124      	movs	r1, #36	@ 0x24
 8000a06:	f240 7041 	movw	r0, #1857	@ 0x741
 8000a0a:	f001 f82d 	bl	8001a68 <SUBGRF_WriteRegister>

	// Applies SF/BW/CR. Low data rate optimize off (OK for SF7/BW125).
	ModulationParams_t modulationParams;
	modulationParams.PacketType = PACKET_TYPE_LORA;
 8000a0e:	2301      	movs	r3, #1
 8000a10:	713b      	strb	r3, [r7, #4]
	modulationParams.Params.LoRa.Bandwidth = LORA_BANDWIDTH;
 8000a12:	2304      	movs	r3, #4
 8000a14:	777b      	strb	r3, [r7, #29]
	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)LORA_CODING_RATE;
 8000a16:	2301      	movs	r3, #1
 8000a18:	77bb      	strb	r3, [r7, #30]
	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	77fb      	strb	r3, [r7, #31]
	modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)LORA_SPREADING_FACTOR;
 8000a1e:	2307      	movs	r3, #7
 8000a20:	773b      	strb	r3, [r7, #28]
	SUBGRF_SetModulationParams(&modulationParams);
 8000a22:	1d3b      	adds	r3, r7, #4
 8000a24:	4618      	mov	r0, r3
 8000a26:	f000 fe9d 	bl	8001764 <SUBGRF_SetModulationParams>

	// CRC on, variable length, normal IQ, long RX FIFO length.
	packetParams.PacketType = PACKET_TYPE_LORA;
 8000a2a:	4b15      	ldr	r3, [pc, #84]	@ (8000a80 <Radio_Init+0xd0>)
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 8000a30:	4b13      	ldr	r3, [pc, #76]	@ (8000a80 <Radio_Init+0xd0>)
 8000a32:	2201      	movs	r2, #1
 8000a34:	749a      	strb	r2, [r3, #18]
	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 8000a36:	4b12      	ldr	r3, [pc, #72]	@ (8000a80 <Radio_Init+0xd0>)
 8000a38:	2200      	movs	r2, #0
 8000a3a:	741a      	strb	r2, [r3, #16]
	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8000a3c:	4b10      	ldr	r3, [pc, #64]	@ (8000a80 <Radio_Init+0xd0>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	74da      	strb	r2, [r3, #19]
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 8000a42:	4b0f      	ldr	r3, [pc, #60]	@ (8000a80 <Radio_Init+0xd0>)
 8000a44:	22ff      	movs	r2, #255	@ 0xff
 8000a46:	745a      	strb	r2, [r3, #17]
	packetParams.Params.LoRa.PreambleLength = LORA_PREAMBLE_LENGTH;
 8000a48:	4b0d      	ldr	r3, [pc, #52]	@ (8000a80 <Radio_Init+0xd0>)
 8000a4a:	2208      	movs	r2, #8
 8000a4c:	81da      	strh	r2, [r3, #14]
	SUBGRF_SetPacketParams(&packetParams);
 8000a4e:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <Radio_Init+0xd0>)
 8000a50:	f000 ff56 	bl	8001900 <SUBGRF_SetPacketParams>

	// WORKAROUND - Optimizing the Inverted IQ Operation, see DS_SX1261-2_V1.2 datasheet chapter 15.4
	// RegIqPolaritySetup @address 0x0736
	// SX126x errata: improves IQ handling (safe even with normal IQ).
	SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8000a54:	f240 7036 	movw	r0, #1846	@ 0x736
 8000a58:	f001 f81a 	bl	8001a90 <SUBGRF_ReadRegister>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	b2db      	uxtb	r3, r3
 8000a64:	4619      	mov	r1, r3
 8000a66:	f240 7036 	movw	r0, #1846	@ 0x736
 8000a6a:	f000 fffd 	bl	8001a68 <SUBGRF_WriteRegister>
}
 8000a6e:	bf00      	nop
 8000a70:	3720      	adds	r7, #32
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	0800094d 	.word	0x0800094d
 8000a7c:	33bca100 	.word	0x33bca100
 8000a80:	20000394 	.word	0x20000394

08000a84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a88:	b672      	cpsid	i
}
 8000a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a8c:	bf00      	nop
 8000a8e:	e7fd      	b.n	8000a8c <Error_Handler+0x8>

08000a90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bc80      	pop	{r7}
 8000a9a:	4770      	bx	lr

08000a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <NMI_Handler+0x4>

08000aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <HardFault_Handler+0x4>

08000aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ab0:	bf00      	nop
 8000ab2:	e7fd      	b.n	8000ab0 <MemManage_Handler+0x4>

08000ab4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <BusFault_Handler+0x4>

08000abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000abc:	b480      	push	{r7}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ac0:	bf00      	nop
 8000ac2:	e7fd      	b.n	8000ac0 <UsageFault_Handler+0x4>

08000ac4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ac8:	bf00      	nop
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bc80      	pop	{r7}
 8000ace:	4770      	bx	lr

08000ad0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bc80      	pop	{r7}
 8000ada:	4770      	bx	lr

08000adc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bc80      	pop	{r7}
 8000ae6:	4770      	bx	lr

08000ae8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aec:	f001 f9a0 	bl	8001e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000af0:	bf00      	nop
 8000af2:	bd80      	pop	{r7, pc}

08000af4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000af8:	4802      	ldr	r0, [pc, #8]	@ (8000b04 <USART2_IRQHandler+0x10>)
 8000afa:	f003 fddd 	bl	80046b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	200003b8 	.word	0x200003b8

08000b08 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8000b0c:	4802      	ldr	r0, [pc, #8]	@ (8000b18 <SUBGHZ_Radio_IRQHandler+0x10>)
 8000b0e:	f003 fae0 	bl	80040d2 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200003a8 	.word	0x200003a8

08000b1c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000b24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b28:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	4313      	orrs	r3, r2
 8000b32:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000b34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b38:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b40:	68fb      	ldr	r3, [r7, #12]
}
 8000b42:	bf00      	nop
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8000b50:	4b06      	ldr	r3, [pc, #24]	@ (8000b6c <MX_SUBGHZ_Init+0x20>)
 8000b52:	2208      	movs	r2, #8
 8000b54:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000b56:	4805      	ldr	r0, [pc, #20]	@ (8000b6c <MX_SUBGHZ_Init+0x20>)
 8000b58:	f003 f8e4 	bl	8003d24 <HAL_SUBGHZ_Init>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d001      	beq.n	8000b66 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000b62:	f7ff ff8f 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000b66:	bf00      	nop
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200003a8 	.word	0x200003a8

08000b70 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f7ff ffcf 	bl	8000b1c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2100      	movs	r1, #0
 8000b82:	2032      	movs	r0, #50	@ 0x32
 8000b84:	f001 fa8f 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8000b88:	2032      	movs	r0, #50	@ 0x32
 8000b8a:	f001 faa6 	bl	80020da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	3708      	adds	r7, #8
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
	...

08000b98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b086      	sub	sp, #24
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ba0:	4a14      	ldr	r2, [pc, #80]	@ (8000bf4 <_sbrk+0x5c>)
 8000ba2:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <_sbrk+0x60>)
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bac:	4b13      	ldr	r3, [pc, #76]	@ (8000bfc <_sbrk+0x64>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d102      	bne.n	8000bba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bb4:	4b11      	ldr	r3, [pc, #68]	@ (8000bfc <_sbrk+0x64>)
 8000bb6:	4a12      	ldr	r2, [pc, #72]	@ (8000c00 <_sbrk+0x68>)
 8000bb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bba:	4b10      	ldr	r3, [pc, #64]	@ (8000bfc <_sbrk+0x64>)
 8000bbc:	681a      	ldr	r2, [r3, #0]
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	d207      	bcs.n	8000bd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bc8:	f005 fd48 	bl	800665c <__errno>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	220c      	movs	r2, #12
 8000bd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bd6:	e009      	b.n	8000bec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bd8:	4b08      	ldr	r3, [pc, #32]	@ (8000bfc <_sbrk+0x64>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bde:	4b07      	ldr	r3, [pc, #28]	@ (8000bfc <_sbrk+0x64>)
 8000be0:	681a      	ldr	r2, [r3, #0]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	4413      	add	r3, r2
 8000be6:	4a05      	ldr	r2, [pc, #20]	@ (8000bfc <_sbrk+0x64>)
 8000be8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bea:	68fb      	ldr	r3, [r7, #12]
}
 8000bec:	4618      	mov	r0, r3
 8000bee:	3718      	adds	r7, #24
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20010000 	.word	0x20010000
 8000bf8:	00000400 	.word	0x00000400
 8000bfc:	200003b4 	.word	0x200003b4
 8000c00:	200005a0 	.word	0x200005a0

08000c04 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bc80      	pop	{r7}
 8000c0e:	4770      	bx	lr

08000c10 <LL_AHB2_GRP1_EnableClock>:
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000c18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c1c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000c28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c2c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4013      	ands	r3, r2
 8000c32:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c34:	68fb      	ldr	r3, [r7, #12]
}
 8000c36:	bf00      	nop
 8000c38:	3714      	adds	r7, #20
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <LL_APB1_GRP1_EnableClock>:
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000c48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c4e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000c58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000c5c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4013      	ands	r3, r2
 8000c62:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c64:	68fb      	ldr	r3, [r7, #12]
}
 8000c66:	bf00      	nop
 8000c68:	3714      	adds	r7, #20
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bc80      	pop	{r7}
 8000c6e:	4770      	bx	lr

08000c70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c74:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c76:	4a23      	ldr	r2, [pc, #140]	@ (8000d04 <MX_USART2_UART_Init+0x94>)
 8000c78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c7a:	4b21      	ldr	r3, [pc, #132]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c82:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9a:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca0:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cb2:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cb8:	4811      	ldr	r0, [pc, #68]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000cba:	f003 fbda 	bl	8004472 <HAL_UART_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000cc4:	f7ff fede 	bl	8000a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc8:	2100      	movs	r1, #0
 8000cca:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000ccc:	f005 fb9d 	bl	800640a <HAL_UARTEx_SetTxFifoThreshold>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000cd6:	f7ff fed5 	bl	8000a84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	4808      	ldr	r0, [pc, #32]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000cde:	f005 fbd2 	bl	8006486 <HAL_UARTEx_SetRxFifoThreshold>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ce8:	f7ff fecc 	bl	8000a84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000cec:	4804      	ldr	r0, [pc, #16]	@ (8000d00 <MX_USART2_UART_Init+0x90>)
 8000cee:	f005 fb54 	bl	800639a <HAL_UARTEx_DisableFifoMode>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000cf8:	f7ff fec4 	bl	8000a84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200003b8 	.word	0x200003b8
 8000d04:	40004400 	.word	0x40004400

08000d08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b096      	sub	sp, #88	@ 0x58
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d10:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d14:	2200      	movs	r2, #0
 8000d16:	601a      	str	r2, [r3, #0]
 8000d18:	605a      	str	r2, [r3, #4]
 8000d1a:	609a      	str	r2, [r3, #8]
 8000d1c:	60da      	str	r2, [r3, #12]
 8000d1e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d20:	f107 030c 	add.w	r3, r7, #12
 8000d24:	2238      	movs	r2, #56	@ 0x38
 8000d26:	2100      	movs	r1, #0
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f005 fc8f 	bl	800664c <memset>
  if(uartHandle->Instance==USART2)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a1b      	ldr	r2, [pc, #108]	@ (8000da0 <HAL_UART_MspInit+0x98>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d12e      	bne.n	8000d96 <HAL_UART_MspInit+0x8e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d3c:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000d40:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d42:	f107 030c 	add.w	r3, r7, #12
 8000d46:	4618      	mov	r0, r3
 8000d48:	f002 fe38 	bl	80039bc <HAL_RCCEx_PeriphCLKConfig>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d52:	f7ff fe97 	bl	8000a84 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d56:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000d5a:	f7ff ff71 	bl	8000c40 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f7ff ff56 	bl	8000c10 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_RXA2_Pin;
 8000d64:	230c      	movs	r3, #12
 8000d66:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d74:	2307      	movs	r3, #7
 8000d76:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d78:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d82:	f001 fa8f 	bl	80022a4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	2025      	movs	r0, #37	@ 0x25
 8000d8c:	f001 f98b 	bl	80020a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d90:	2025      	movs	r0, #37	@ 0x25
 8000d92:	f001 f9a2 	bl	80020da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d96:	bf00      	nop
 8000d98:	3758      	adds	r7, #88	@ 0x58
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40004400 	.word	0x40004400

08000da4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000da4:	480d      	ldr	r0, [pc, #52]	@ (8000ddc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000da6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000da8:	f7ff ff2c 	bl	8000c04 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dac:	480c      	ldr	r0, [pc, #48]	@ (8000de0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dae:	490d      	ldr	r1, [pc, #52]	@ (8000de4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000db0:	4a0d      	ldr	r2, [pc, #52]	@ (8000de8 <LoopForever+0xe>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000db4:	e002      	b.n	8000dbc <LoopCopyDataInit>

08000db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dba:	3304      	adds	r3, #4

08000dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dc0:	d3f9      	bcc.n	8000db6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000dec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dc4:	4c0a      	ldr	r4, [pc, #40]	@ (8000df0 <LoopForever+0x16>)
  movs r3, #0
 8000dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dc8:	e001      	b.n	8000dce <LoopFillZerobss>

08000dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dcc:	3204      	adds	r2, #4

08000dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dd0:	d3fb      	bcc.n	8000dca <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dd2:	f005 fc49 	bl	8006668 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dd6:	f7ff fc01 	bl	80005dc <main>

08000dda <LoopForever>:

LoopForever:
    b LoopForever
 8000dda:	e7fe      	b.n	8000dda <LoopForever>
  ldr   r0, =_estack
 8000ddc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000de4:	2000016c 	.word	0x2000016c
  ldr r2, =_sidata
 8000de8:	0800711c 	.word	0x0800711c
  ldr r2, =_sbss
 8000dec:	2000016c 	.word	0x2000016c
  ldr r4, =_ebss
 8000df0:	200005a0 	.word	0x200005a0

08000df4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000df4:	e7fe      	b.n	8000df4 <ADC_IRQHandler>

08000df6 <LL_AHB2_GRP1_EnableClock>:
{
 8000df6:	b480      	push	{r7}
 8000df8:	b085      	sub	sp, #20
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000dfe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e02:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e04:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000e12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	4013      	ands	r3, r2
 8000e18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e1a:	68fb      	ldr	r3, [r7, #12]
}
 8000e1c:	bf00      	nop
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	bc80      	pop	{r7}
 8000e24:	4770      	bx	lr
	...

08000e28 <BSP_LED_Init>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b088      	sub	sp, #32
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8000e32:	f107 030c 	add.w	r3, r7, #12
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]
 8000e3c:	609a      	str	r2, [r3, #8]
 8000e3e:	60da      	str	r2, [r3, #12]
 8000e40:	611a      	str	r2, [r3, #16]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8000e42:	2002      	movs	r0, #2
 8000e44:	f7ff ffd7 	bl	8000df6 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin = LED_PIN[Led];
 8000e48:	79fb      	ldrb	r3, [r7, #7]
 8000e4a:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <BSP_LED_Init+0x6c>)
 8000e4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e50:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	61bb      	str	r3, [r7, #24]
  
  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	4a0d      	ldr	r2, [pc, #52]	@ (8000e98 <BSP_LED_Init+0x70>)
 8000e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e66:	f107 020c 	add.w	r2, r7, #12
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 fa19 	bl	80022a4 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000e72:	79fb      	ldrb	r3, [r7, #7]
 8000e74:	4a08      	ldr	r2, [pc, #32]	@ (8000e98 <BSP_LED_Init+0x70>)
 8000e76:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000e7a:	79fb      	ldrb	r3, [r7, #7]
 8000e7c:	4a05      	ldr	r2, [pc, #20]	@ (8000e94 <BSP_LED_Init+0x6c>)
 8000e7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000e82:	2200      	movs	r2, #0
 8000e84:	4619      	mov	r1, r3
 8000e86:	f001 fb6d 	bl	8002564 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000e8a:	2300      	movs	r3, #0
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3720      	adds	r7, #32
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	080070a8 	.word	0x080070a8
 8000e98:	20000108 	.word	0x20000108

08000e9c <BSP_LED_On>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8000ea6:	79fb      	ldrb	r3, [r7, #7]
 8000ea8:	4a07      	ldr	r2, [pc, #28]	@ (8000ec8 <BSP_LED_On+0x2c>)
 8000eaa:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	4a06      	ldr	r2, [pc, #24]	@ (8000ecc <BSP_LED_On+0x30>)
 8000eb2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f001 fb53 	bl	8002564 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000ebe:	2300      	movs	r3, #0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	20000108 	.word	0x20000108
 8000ecc:	080070a8 	.word	0x080070a8

08000ed0 <LL_AHB2_GRP1_EnableClock>:
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ed8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000edc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ede:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bc80      	pop	{r7}
 8000efe:	4770      	bx	lr

08000f00 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8000f06:	1d3b      	adds	r3, r7, #4
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8000f14:	2004      	movs	r0, #4
 8000f16:	f7ff ffdb 	bl	8000ed0 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4812      	ldr	r0, [pc, #72]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f30:	f001 f9b8 	bl	80022a4 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8000f34:	2320      	movs	r3, #32
 8000f36:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	480e      	ldr	r0, [pc, #56]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f3e:	f001 f9b1 	bl	80022a4 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8000f42:	2308      	movs	r3, #8
 8000f44:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8000f46:	1d3b      	adds	r3, r7, #4
 8000f48:	4619      	mov	r1, r3
 8000f4a:	480b      	ldr	r0, [pc, #44]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f4c:	f001 f9aa 	bl	80022a4 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8000f50:	2200      	movs	r2, #0
 8000f52:	2120      	movs	r1, #32
 8000f54:	4808      	ldr	r0, [pc, #32]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f56:	f001 fb05 	bl	8002564 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2110      	movs	r1, #16
 8000f5e:	4806      	ldr	r0, [pc, #24]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f60:	f001 fb00 	bl	8002564 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8000f64:	2200      	movs	r2, #0
 8000f66:	2108      	movs	r1, #8
 8000f68:	4803      	ldr	r0, [pc, #12]	@ (8000f78 <BSP_RADIO_Init+0x78>)
 8000f6a:	f001 fafb 	bl	8002564 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000f6e:	2300      	movs	r3, #0
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	48000800 	.word	0x48000800

08000f7c <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	2b03      	cmp	r3, #3
 8000f8a:	d84b      	bhi.n	8001024 <BSP_RADIO_ConfigRFSwitch+0xa8>
 8000f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8000f94 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8000f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f92:	bf00      	nop
 8000f94:	08000fa5 	.word	0x08000fa5
 8000f98:	08000fc5 	.word	0x08000fc5
 8000f9c:	08000fe5 	.word	0x08000fe5
 8000fa0:	08001005 	.word	0x08001005
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2108      	movs	r1, #8
 8000fa8:	4821      	ldr	r0, [pc, #132]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000faa:	f001 fadb 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2110      	movs	r1, #16
 8000fb2:	481f      	ldr	r0, [pc, #124]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fb4:	f001 fad6 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2120      	movs	r1, #32
 8000fbc:	481c      	ldr	r0, [pc, #112]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fbe:	f001 fad1 	bl	8002564 <HAL_GPIO_WritePin>
      break;      
 8000fc2:	e030      	b.n	8001026 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	2108      	movs	r1, #8
 8000fc8:	4819      	ldr	r0, [pc, #100]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fca:	f001 facb 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8000fce:	2201      	movs	r2, #1
 8000fd0:	2110      	movs	r1, #16
 8000fd2:	4817      	ldr	r0, [pc, #92]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fd4:	f001 fac6 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2120      	movs	r1, #32
 8000fdc:	4814      	ldr	r0, [pc, #80]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fde:	f001 fac1 	bl	8002564 <HAL_GPIO_WritePin>
      break;
 8000fe2:	e020      	b.n	8001026 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000fe4:	2201      	movs	r2, #1
 8000fe6:	2108      	movs	r1, #8
 8000fe8:	4811      	ldr	r0, [pc, #68]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000fea:	f001 fabb 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8000fee:	2201      	movs	r2, #1
 8000ff0:	2110      	movs	r1, #16
 8000ff2:	480f      	ldr	r0, [pc, #60]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000ff4:	f001 fab6 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2120      	movs	r1, #32
 8000ffc:	480c      	ldr	r0, [pc, #48]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000ffe:	f001 fab1 	bl	8002564 <HAL_GPIO_WritePin>
      break;
 8001002:	e010      	b.n	8001026 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2108      	movs	r1, #8
 8001008:	4809      	ldr	r0, [pc, #36]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800100a:	f001 faab 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800100e:	2200      	movs	r2, #0
 8001010:	2110      	movs	r1, #16
 8001012:	4807      	ldr	r0, [pc, #28]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8001014:	f001 faa6 	bl	8002564 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8001018:	2201      	movs	r2, #1
 800101a:	2120      	movs	r1, #32
 800101c:	4804      	ldr	r0, [pc, #16]	@ (8001030 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 800101e:	f001 faa1 	bl	8002564 <HAL_GPIO_WritePin>
      break;
 8001022:	e000      	b.n	8001026 <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8001024:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	48000800 	.word	0x48000800

08001034 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	46bd      	mov	sp, r7
 800103e:	bc80      	pop	{r7}
 8001040:	4770      	bx	lr

08001042 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	bc80      	pop	{r7}
 800104e:	4770      	bx	lr

08001050 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8001054:	2301      	movs	r3, #1
}
 8001056:	4618      	mov	r0, r3
 8001058:	46bd      	mov	sp, r7
 800105a:	bc80      	pop	{r7}
 800105c:	4770      	bx	lr

0800105e <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800105e:	b480      	push	{r7}
 8001060:	b085      	sub	sp, #20
 8001062:	af00      	add	r7, sp, #0
 8001064:	4603      	mov	r3, r0
 8001066:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001068:	79fb      	ldrb	r3, [r7, #7]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d102      	bne.n	8001074 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800106e:	230f      	movs	r3, #15
 8001070:	60fb      	str	r3, [r7, #12]
 8001072:	e001      	b.n	8001078 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8001074:	2316      	movs	r3, #22
 8001076:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001078:	68fb      	ldr	r3, [r7, #12]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3714      	adds	r7, #20
 800107e:	46bd      	mov	sp, r7
 8001080:	bc80      	pop	{r7}
 8001082:	4770      	bx	lr

08001084 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8001088:	f7ff ff3a 	bl	8000f00 <BSP_RADIO_Init>
 800108c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800108e:	4618      	mov	r0, r3
 8001090:	bd80      	pop	{r7, pc}

08001092 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ff6c 	bl	8000f7c <BSP_RADIO_ConfigRFSwitch>
 80010a4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 80010b2:	f7ff ffbf 	bl	8001034 <BSP_RADIO_GetTxConfig>
 80010b6:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	bd80      	pop	{r7, pc}

080010bc <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 80010c0:	f7ff ffbf 	bl	8001042 <BSP_RADIO_IsTCXO>
 80010c4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	bd80      	pop	{r7, pc}

080010ca <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 80010ce:	f7ff ffbf 	bl	8001050 <BSP_RADIO_IsDCDC>
 80010d2:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	bd80      	pop	{r7, pc}

080010d8 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b082      	sub	sp, #8
 80010dc:	af00      	add	r7, sp, #0
 80010de:	4603      	mov	r3, r0
 80010e0:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ffba 	bl	800105e <BSP_RADIO_GetRFOMaxPowerConfig>
 80010ea:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	3708      	adds	r7, #8
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d002      	beq.n	8001108 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8001102:	4a1d      	ldr	r2, [pc, #116]	@ (8001178 <SUBGRF_Init+0x84>)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8001108:	f7ff fd20 	bl	8000b4c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800110c:	2002      	movs	r0, #2
 800110e:	f000 fe13 	bl	8001d38 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8001112:	4b1a      	ldr	r3, [pc, #104]	@ (800117c <SUBGRF_Init+0x88>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8001118:	2000      	movs	r0, #0
 800111a:	f000 f873 	bl	8001204 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 800111e:	f7ff ffcd 	bl	80010bc <RBI_IsTCXO>
 8001122:	4603      	mov	r3, r0
 8001124:	2b01      	cmp	r3, #1
 8001126:	d10e      	bne.n	8001146 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8001128:	2140      	movs	r1, #64	@ 0x40
 800112a:	2001      	movs	r0, #1
 800112c:	f000 f9be 	bl	80014ac <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8001130:	2100      	movs	r1, #0
 8001132:	f640 1011 	movw	r0, #2321	@ 0x911
 8001136:	f000 fc97 	bl	8001a68 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 800113a:	237f      	movs	r3, #127	@ 0x7f
 800113c:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 800113e:	7b38      	ldrb	r0, [r7, #12]
 8001140:	f000 f8c2 	bl	80012c8 <SUBGRF_Calibrate>
 8001144:	e009      	b.n	800115a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8001146:	2120      	movs	r1, #32
 8001148:	f640 1011 	movw	r0, #2321	@ 0x911
 800114c:	f000 fc8c 	bl	8001a68 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8001150:	2120      	movs	r1, #32
 8001152:	f640 1012 	movw	r0, #2322	@ 0x912
 8001156:	f000 fc87 	bl	8001a68 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800115a:	210e      	movs	r1, #14
 800115c:	f640 101f 	movw	r0, #2335	@ 0x91f
 8001160:	f000 fc82 	bl	8001a68 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8001164:	f7ff ff8e 	bl	8001084 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8001168:	4b05      	ldr	r3, [pc, #20]	@ (8001180 <SUBGRF_Init+0x8c>)
 800116a:	2201      	movs	r2, #1
 800116c:	701a      	strb	r2, [r3, #0]
}
 800116e:	bf00      	nop
 8001170:	3710      	adds	r7, #16
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000450 	.word	0x20000450
 800117c:	2000044f 	.word	0x2000044f
 8001180:	2000044c 	.word	0x2000044c

08001184 <SUBGRF_SetCrcSeed>:
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b084      	sub	sp, #16
 8001188:	af00      	add	r7, sp, #0
 800118a:	4603      	mov	r3, r0
 800118c:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 800118e:	88fb      	ldrh	r3, [r7, #6]
 8001190:	0a1b      	lsrs	r3, r3, #8
 8001192:	b29b      	uxth	r3, r3
 8001194:	b2db      	uxtb	r3, r3
 8001196:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8001198:	88fb      	ldrh	r3, [r7, #6]
 800119a:	b2db      	uxtb	r3, r3
 800119c:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 800119e:	f000 fa09 	bl	80015b4 <SUBGRF_GetPacketType>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d108      	bne.n	80011ba <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2202      	movs	r2, #2
 80011ae:	4619      	mov	r1, r3
 80011b0:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 80011b4:	f000 fc80 	bl	8001ab8 <SUBGRF_WriteRegisters>
            break;
 80011b8:	e000      	b.n	80011bc <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80011ba:	bf00      	nop
    }
}
 80011bc:	bf00      	nop
 80011be:	3710      	adds	r7, #16
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	4603      	mov	r3, r0
 80011cc:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80011de:	f000 f9e9 	bl	80015b4 <SUBGRF_GetPacketType>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d108      	bne.n	80011fa <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80011e8:	f107 030c 	add.w	r3, r7, #12
 80011ec:	2202      	movs	r2, #2
 80011ee:	4619      	mov	r1, r3
 80011f0:	f240 60be 	movw	r0, #1726	@ 0x6be
 80011f4:	f000 fc60 	bl	8001ab8 <SUBGRF_WriteRegisters>
            break;
 80011f8:	e000      	b.n	80011fc <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 80011fa:	bf00      	nop
    }
}
 80011fc:	bf00      	nop
 80011fe:	3710      	adds	r7, #16
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}

08001204 <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 800120e:	1dfb      	adds	r3, r7, #7
 8001210:	2201      	movs	r2, #1
 8001212:	4619      	mov	r1, r3
 8001214:	2080      	movs	r0, #128	@ 0x80
 8001216:	f000 fc71 	bl	8001afc <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d103      	bne.n	8001228 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8001220:	4b05      	ldr	r3, [pc, #20]	@ (8001238 <SUBGRF_SetStandby+0x34>)
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8001226:	e002      	b.n	800122e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8001228:	4b03      	ldr	r3, [pc, #12]	@ (8001238 <SUBGRF_SetStandby+0x34>)
 800122a:	2202      	movs	r2, #2
 800122c:	701a      	strb	r2, [r3, #0]
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	2000044c 	.word	0x2000044c

0800123c <SUBGRF_SetRx>:
    buf[2] = ( uint8_t )( timeout & 0xFF );
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
}

void SUBGRF_SetRx( uint32_t timeout )
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b084      	sub	sp, #16
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8001244:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <SUBGRF_SetRx+0x3c>)
 8001246:	2205      	movs	r2, #5
 8001248:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	0c1b      	lsrs	r3, r3, #16
 800124e:	b2db      	uxtb	r3, r3
 8001250:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	0a1b      	lsrs	r3, r3, #8
 8001256:	b2db      	uxtb	r3, r3
 8001258:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	b2db      	uxtb	r3, r3
 800125e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	2203      	movs	r2, #3
 8001266:	4619      	mov	r1, r3
 8001268:	2082      	movs	r0, #130	@ 0x82
 800126a:	f000 fc47 	bl	8001afc <SUBGRF_WriteCommand>
}
 800126e:	bf00      	nop
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	2000044c 	.word	0x2000044c

0800127c <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	4603      	mov	r3, r0
 8001284:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8001286:	1dfb      	adds	r3, r7, #7
 8001288:	2201      	movs	r2, #1
 800128a:	4619      	mov	r1, r3
 800128c:	209f      	movs	r0, #159	@ 0x9f
 800128e:	f000 fc35 	bl	8001afc <SUBGRF_WriteCommand>
}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}

0800129a <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 800129a:	b580      	push	{r7, lr}
 800129c:	b082      	sub	sp, #8
 800129e:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 80012a0:	f7ff ff13 	bl	80010ca <RBI_IsDCDC>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b01      	cmp	r3, #1
 80012a8:	d102      	bne.n	80012b0 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80012aa:	2301      	movs	r3, #1
 80012ac:	71fb      	strb	r3, [r7, #7]
 80012ae:	e001      	b.n	80012b4 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80012b0:	2300      	movs	r3, #0
 80012b2:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80012b4:	1dfb      	adds	r3, r7, #7
 80012b6:	2201      	movs	r2, #1
 80012b8:	4619      	mov	r1, r3
 80012ba:	2096      	movs	r0, #150	@ 0x96
 80012bc:	f000 fc1e 	bl	8001afc <SUBGRF_WriteCommand>
}
 80012c0:	bf00      	nop
 80012c2:	3708      	adds	r7, #8
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80012d0:	793b      	ldrb	r3, [r7, #4]
 80012d2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	b25b      	sxtb	r3, r3
 80012da:	019b      	lsls	r3, r3, #6
 80012dc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80012de:	793b      	ldrb	r3, [r7, #4]
 80012e0:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80012e4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80012e6:	b25b      	sxtb	r3, r3
 80012e8:	015b      	lsls	r3, r3, #5
 80012ea:	b25b      	sxtb	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 80012f0:	793b      	ldrb	r3, [r7, #4]
 80012f2:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80012f6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80012f8:	b25b      	sxtb	r3, r3
 80012fa:	011b      	lsls	r3, r3, #4
 80012fc:	b25b      	sxtb	r3, r3
 80012fe:	4313      	orrs	r3, r2
 8001300:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8001302:	793b      	ldrb	r3, [r7, #4]
 8001304:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8001308:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800130a:	b25b      	sxtb	r3, r3
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	b25b      	sxtb	r3, r3
 8001310:	4313      	orrs	r3, r2
 8001312:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8001314:	793b      	ldrb	r3, [r7, #4]
 8001316:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800131a:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 800131c:	b25b      	sxtb	r3, r3
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	b25b      	sxtb	r3, r3
 8001322:	4313      	orrs	r3, r2
 8001324:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001326:	793b      	ldrb	r3, [r7, #4]
 8001328:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800132c:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 800132e:	b25b      	sxtb	r3, r3
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	b25b      	sxtb	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8001338:	793b      	ldrb	r3, [r7, #4]
 800133a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800133e:	b2db      	uxtb	r3, r3
 8001340:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001342:	4313      	orrs	r3, r2
 8001344:	b25b      	sxtb	r3, r3
 8001346:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8001348:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800134a:	f107 030f 	add.w	r3, r7, #15
 800134e:	2201      	movs	r2, #1
 8001350:	4619      	mov	r1, r3
 8001352:	2089      	movs	r0, #137	@ 0x89
 8001354:	f000 fbd2 	bl	8001afc <SUBGRF_WriteCommand>
}
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}

08001360 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a1d      	ldr	r2, [pc, #116]	@ (80013e0 <SUBGRF_CalibrateImage+0x80>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d904      	bls.n	800137a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8001370:	23e1      	movs	r3, #225	@ 0xe1
 8001372:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8001374:	23e9      	movs	r3, #233	@ 0xe9
 8001376:	737b      	strb	r3, [r7, #13]
 8001378:	e027      	b.n	80013ca <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a19      	ldr	r2, [pc, #100]	@ (80013e4 <SUBGRF_CalibrateImage+0x84>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d904      	bls.n	800138c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8001382:	23d7      	movs	r3, #215	@ 0xd7
 8001384:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8001386:	23db      	movs	r3, #219	@ 0xdb
 8001388:	737b      	strb	r3, [r7, #13]
 800138a:	e01e      	b.n	80013ca <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a16      	ldr	r2, [pc, #88]	@ (80013e8 <SUBGRF_CalibrateImage+0x88>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d904      	bls.n	800139e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8001394:	23c1      	movs	r3, #193	@ 0xc1
 8001396:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8001398:	23c5      	movs	r3, #197	@ 0xc5
 800139a:	737b      	strb	r3, [r7, #13]
 800139c:	e015      	b.n	80013ca <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a12      	ldr	r2, [pc, #72]	@ (80013ec <SUBGRF_CalibrateImage+0x8c>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d904      	bls.n	80013b0 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80013a6:	2375      	movs	r3, #117	@ 0x75
 80013a8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80013aa:	2381      	movs	r3, #129	@ 0x81
 80013ac:	737b      	strb	r3, [r7, #13]
 80013ae:	e00c      	b.n	80013ca <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	4a0f      	ldr	r2, [pc, #60]	@ (80013f0 <SUBGRF_CalibrateImage+0x90>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d904      	bls.n	80013c2 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 80013b8:	236b      	movs	r3, #107	@ 0x6b
 80013ba:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80013bc:	236f      	movs	r3, #111	@ 0x6f
 80013be:	737b      	strb	r3, [r7, #13]
 80013c0:	e003      	b.n	80013ca <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 80013c2:	2329      	movs	r3, #41	@ 0x29
 80013c4:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 80013c6:	232b      	movs	r3, #43	@ 0x2b
 80013c8:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80013ca:	f107 030c 	add.w	r3, r7, #12
 80013ce:	2202      	movs	r2, #2
 80013d0:	4619      	mov	r1, r3
 80013d2:	2098      	movs	r0, #152	@ 0x98
 80013d4:	f000 fb92 	bl	8001afc <SUBGRF_WriteCommand>
}
 80013d8:	bf00      	nop
 80013da:	3710      	adds	r7, #16
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	35a4e900 	.word	0x35a4e900
 80013e4:	32a9f880 	.word	0x32a9f880
 80013e8:	2de54480 	.word	0x2de54480
 80013ec:	1b6b0b00 	.word	0x1b6b0b00
 80013f0:	1954fc40 	.word	0x1954fc40

080013f4 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 80013f4:	b590      	push	{r4, r7, lr}
 80013f6:	b085      	sub	sp, #20
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	4604      	mov	r4, r0
 80013fc:	4608      	mov	r0, r1
 80013fe:	4611      	mov	r1, r2
 8001400:	461a      	mov	r2, r3
 8001402:	4623      	mov	r3, r4
 8001404:	71fb      	strb	r3, [r7, #7]
 8001406:	4603      	mov	r3, r0
 8001408:	71bb      	strb	r3, [r7, #6]
 800140a:	460b      	mov	r3, r1
 800140c:	717b      	strb	r3, [r7, #5]
 800140e:	4613      	mov	r3, r2
 8001410:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8001412:	79fb      	ldrb	r3, [r7, #7]
 8001414:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8001416:	79bb      	ldrb	r3, [r7, #6]
 8001418:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800141a:	797b      	ldrb	r3, [r7, #5]
 800141c:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 800141e:	793b      	ldrb	r3, [r7, #4]
 8001420:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	2204      	movs	r2, #4
 8001428:	4619      	mov	r1, r3
 800142a:	2095      	movs	r0, #149	@ 0x95
 800142c:	f000 fb66 	bl	8001afc <SUBGRF_WriteCommand>
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bd90      	pop	{r4, r7, pc}

08001438 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8001438:	b590      	push	{r4, r7, lr}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	4604      	mov	r4, r0
 8001440:	4608      	mov	r0, r1
 8001442:	4611      	mov	r1, r2
 8001444:	461a      	mov	r2, r3
 8001446:	4623      	mov	r3, r4
 8001448:	80fb      	strh	r3, [r7, #6]
 800144a:	4603      	mov	r3, r0
 800144c:	80bb      	strh	r3, [r7, #4]
 800144e:	460b      	mov	r3, r1
 8001450:	807b      	strh	r3, [r7, #2]
 8001452:	4613      	mov	r3, r2
 8001454:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8001456:	88fb      	ldrh	r3, [r7, #6]
 8001458:	0a1b      	lsrs	r3, r3, #8
 800145a:	b29b      	uxth	r3, r3
 800145c:	b2db      	uxtb	r3, r3
 800145e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8001460:	88fb      	ldrh	r3, [r7, #6]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8001466:	88bb      	ldrh	r3, [r7, #4]
 8001468:	0a1b      	lsrs	r3, r3, #8
 800146a:	b29b      	uxth	r3, r3
 800146c:	b2db      	uxtb	r3, r3
 800146e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001470:	88bb      	ldrh	r3, [r7, #4]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8001476:	887b      	ldrh	r3, [r7, #2]
 8001478:	0a1b      	lsrs	r3, r3, #8
 800147a:	b29b      	uxth	r3, r3
 800147c:	b2db      	uxtb	r3, r3
 800147e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001480:	887b      	ldrh	r3, [r7, #2]
 8001482:	b2db      	uxtb	r3, r3
 8001484:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8001486:	883b      	ldrh	r3, [r7, #0]
 8001488:	0a1b      	lsrs	r3, r3, #8
 800148a:	b29b      	uxth	r3, r3
 800148c:	b2db      	uxtb	r3, r3
 800148e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8001490:	883b      	ldrh	r3, [r7, #0]
 8001492:	b2db      	uxtb	r3, r3
 8001494:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8001496:	f107 0308 	add.w	r3, r7, #8
 800149a:	2208      	movs	r2, #8
 800149c:	4619      	mov	r1, r3
 800149e:	2008      	movs	r0, #8
 80014a0:	f000 fb2c 	bl	8001afc <SUBGRF_WriteCommand>
}
 80014a4:	bf00      	nop
 80014a6:	3714      	adds	r7, #20
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd90      	pop	{r4, r7, pc}

080014ac <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	6039      	str	r1, [r7, #0]
 80014b6:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80014b8:	79fb      	ldrb	r3, [r7, #7]
 80014ba:	f003 0307 	and.w	r3, r3, #7
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	0c1b      	lsrs	r3, r3, #16
 80014c6:	b2db      	uxtb	r3, r3
 80014c8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	0a1b      	lsrs	r3, r3, #8
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80014d8:	f107 030c 	add.w	r3, r7, #12
 80014dc:	2204      	movs	r2, #4
 80014de:	4619      	mov	r1, r3
 80014e0:	2097      	movs	r0, #151	@ 0x97
 80014e2:	f000 fb0b 	bl	8001afc <SUBGRF_WriteCommand>
}
 80014e6:	bf00      	nop
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 80014f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80014f4:	b084      	sub	sp, #16
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 80014fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <SUBGRF_SetRfFrequency+0x84>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	f083 0301 	eor.w	r3, r3, #1
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f7ff ff27 	bl	8001360 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8001512:	4b18      	ldr	r3, [pc, #96]	@ (8001574 <SUBGRF_SetRfFrequency+0x84>)
 8001514:	2201      	movs	r2, #1
 8001516:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2200      	movs	r2, #0
 800151c:	461c      	mov	r4, r3
 800151e:	4615      	mov	r5, r2
 8001520:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001524:	ea4f 6844 	mov.w	r8, r4, lsl #25
 8001528:	4a13      	ldr	r2, [pc, #76]	@ (8001578 <SUBGRF_SetRfFrequency+0x88>)
 800152a:	f04f 0300 	mov.w	r3, #0
 800152e:	4640      	mov	r0, r8
 8001530:	4649      	mov	r1, r9
 8001532:	f7fe fe7d 	bl	8000230 <__aeabi_uldivmod>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4613      	mov	r3, r2
 800153c:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	0e1b      	lsrs	r3, r3, #24
 8001542:	b2db      	uxtb	r3, r3
 8001544:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	0c1b      	lsrs	r3, r3, #16
 800154a:	b2db      	uxtb	r3, r3
 800154c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	0a1b      	lsrs	r3, r3, #8
 8001552:	b2db      	uxtb	r3, r3
 8001554:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 800155c:	f107 0308 	add.w	r3, r7, #8
 8001560:	2204      	movs	r2, #4
 8001562:	4619      	mov	r1, r3
 8001564:	2086      	movs	r0, #134	@ 0x86
 8001566:	f000 fac9 	bl	8001afc <SUBGRF_WriteCommand>
}
 800156a:	bf00      	nop
 800156c:	3710      	adds	r7, #16
 800156e:	46bd      	mov	sp, r7
 8001570:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001574:	2000044f 	.word	0x2000044f
 8001578:	01e84800 	.word	0x01e84800

0800157c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b082      	sub	sp, #8
 8001580:	af00      	add	r7, sp, #0
 8001582:	4603      	mov	r3, r0
 8001584:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8001586:	79fa      	ldrb	r2, [r7, #7]
 8001588:	4b09      	ldr	r3, [pc, #36]	@ (80015b0 <SUBGRF_SetPacketType+0x34>)
 800158a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d104      	bne.n	800159c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8001592:	2100      	movs	r1, #0
 8001594:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8001598:	f000 fa66 	bl	8001a68 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 800159c:	1dfb      	adds	r3, r7, #7
 800159e:	2201      	movs	r2, #1
 80015a0:	4619      	mov	r1, r3
 80015a2:	208a      	movs	r0, #138	@ 0x8a
 80015a4:	f000 faaa 	bl	8001afc <SUBGRF_WriteCommand>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	2000044d 	.word	0x2000044d

080015b4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
    return PacketType;
 80015b8:	4b02      	ldr	r3, [pc, #8]	@ (80015c4 <SUBGRF_GetPacketType+0x10>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	2000044d 	.word	0x2000044d

080015c8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
 80015d2:	460b      	mov	r3, r1
 80015d4:	71bb      	strb	r3, [r7, #6]
 80015d6:	4613      	mov	r3, r2
 80015d8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 80015da:	79fb      	ldrb	r3, [r7, #7]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d149      	bne.n	8001674 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 80015e0:	2000      	movs	r0, #0
 80015e2:	f7ff fd79 	bl	80010d8 <RBI_GetRFOMaxPowerConfig>
 80015e6:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 80015e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80015ec:	68fa      	ldr	r2, [r7, #12]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	da01      	bge.n	80015f6 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	2b0e      	cmp	r3, #14
 80015fa:	d10e      	bne.n	800161a <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 80015fc:	2301      	movs	r3, #1
 80015fe:	2201      	movs	r2, #1
 8001600:	2100      	movs	r1, #0
 8001602:	2004      	movs	r0, #4
 8001604:	f7ff fef6 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001608:	79ba      	ldrb	r2, [r7, #6]
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	b2db      	uxtb	r3, r3
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	b2db      	uxtb	r3, r3
 8001612:	330e      	adds	r3, #14
 8001614:	b2db      	uxtb	r3, r3
 8001616:	71bb      	strb	r3, [r7, #6]
 8001618:	e01f      	b.n	800165a <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	2b0a      	cmp	r3, #10
 800161e:	d10e      	bne.n	800163e <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8001620:	2301      	movs	r3, #1
 8001622:	2201      	movs	r2, #1
 8001624:	2100      	movs	r1, #0
 8001626:	2001      	movs	r0, #1
 8001628:	f7ff fee4 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 800162c:	79ba      	ldrb	r2, [r7, #6]
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	b2db      	uxtb	r3, r3
 8001632:	1ad3      	subs	r3, r2, r3
 8001634:	b2db      	uxtb	r3, r3
 8001636:	330d      	adds	r3, #13
 8001638:	b2db      	uxtb	r3, r3
 800163a:	71bb      	strb	r3, [r7, #6]
 800163c:	e00d      	b.n	800165a <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 800163e:	2301      	movs	r3, #1
 8001640:	2201      	movs	r2, #1
 8001642:	2100      	movs	r1, #0
 8001644:	2007      	movs	r0, #7
 8001646:	f7ff fed5 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800164a:	79ba      	ldrb	r2, [r7, #6]
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	b2db      	uxtb	r3, r3
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	b2db      	uxtb	r3, r3
 8001654:	330e      	adds	r3, #14
 8001656:	b2db      	uxtb	r3, r3
 8001658:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800165a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800165e:	f113 0f11 	cmn.w	r3, #17
 8001662:	da01      	bge.n	8001668 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8001664:	23ef      	movs	r3, #239	@ 0xef
 8001666:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8001668:	2118      	movs	r1, #24
 800166a:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 800166e:	f000 f9fb 	bl	8001a68 <SUBGRF_WriteRegister>
 8001672:	e067      	b.n	8001744 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8001674:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 8001678:	f000 fa0a 	bl	8001a90 <SUBGRF_ReadRegister>
 800167c:	4603      	mov	r3, r0
 800167e:	f043 031e 	orr.w	r3, r3, #30
 8001682:	b2db      	uxtb	r3, r3
 8001684:	4619      	mov	r1, r3
 8001686:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800168a:	f000 f9ed 	bl	8001a68 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 800168e:	2001      	movs	r0, #1
 8001690:	f7ff fd22 	bl	80010d8 <RBI_GetRFOMaxPowerConfig>
 8001694:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 8001696:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	429a      	cmp	r2, r3
 800169e:	da01      	bge.n	80016a4 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	2b14      	cmp	r3, #20
 80016a8:	d10e      	bne.n	80016c8 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 80016aa:	2301      	movs	r3, #1
 80016ac:	2200      	movs	r2, #0
 80016ae:	2105      	movs	r1, #5
 80016b0:	2003      	movs	r0, #3
 80016b2:	f7ff fe9f 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80016b6:	79ba      	ldrb	r2, [r7, #6]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	b2db      	uxtb	r3, r3
 80016bc:	1ad3      	subs	r3, r2, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	3316      	adds	r3, #22
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	71bb      	strb	r3, [r7, #6]
 80016c6:	e031      	b.n	800172c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2b11      	cmp	r3, #17
 80016cc:	d10e      	bne.n	80016ec <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 80016ce:	2301      	movs	r3, #1
 80016d0:	2200      	movs	r2, #0
 80016d2:	2103      	movs	r1, #3
 80016d4:	2002      	movs	r0, #2
 80016d6:	f7ff fe8d 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80016da:	79ba      	ldrb	r2, [r7, #6]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	1ad3      	subs	r3, r2, r3
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	3316      	adds	r3, #22
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	71bb      	strb	r3, [r7, #6]
 80016ea:	e01f      	b.n	800172c <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2b0e      	cmp	r3, #14
 80016f0:	d10e      	bne.n	8001710 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 80016f2:	2301      	movs	r3, #1
 80016f4:	2200      	movs	r2, #0
 80016f6:	2102      	movs	r1, #2
 80016f8:	2002      	movs	r0, #2
 80016fa:	f7ff fe7b 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 80016fe:	79ba      	ldrb	r2, [r7, #6]
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	b2db      	uxtb	r3, r3
 8001708:	330e      	adds	r3, #14
 800170a:	b2db      	uxtb	r3, r3
 800170c:	71bb      	strb	r3, [r7, #6]
 800170e:	e00d      	b.n	800172c <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8001710:	2301      	movs	r3, #1
 8001712:	2200      	movs	r2, #0
 8001714:	2107      	movs	r1, #7
 8001716:	2004      	movs	r0, #4
 8001718:	f7ff fe6c 	bl	80013f4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 800171c:	79ba      	ldrb	r2, [r7, #6]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	b2db      	uxtb	r3, r3
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	b2db      	uxtb	r3, r3
 8001726:	3316      	adds	r3, #22
 8001728:	b2db      	uxtb	r3, r3
 800172a:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 800172c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001730:	f113 0f09 	cmn.w	r3, #9
 8001734:	da01      	bge.n	800173a <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 8001736:	23f7      	movs	r3, #247	@ 0xf7
 8001738:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800173a:	2138      	movs	r1, #56	@ 0x38
 800173c:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001740:	f000 f992 	bl	8001a68 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8001744:	79bb      	ldrb	r3, [r7, #6]
 8001746:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 8001748:	797b      	ldrb	r3, [r7, #5]
 800174a:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 800174c:	f107 0308 	add.w	r3, r7, #8
 8001750:	2202      	movs	r2, #2
 8001752:	4619      	mov	r1, r3
 8001754:	208e      	movs	r0, #142	@ 0x8e
 8001756:	f000 f9d1 	bl	8001afc <SUBGRF_WriteCommand>
}
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
	...

08001764 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8001764:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001768:	b086      	sub	sp, #24
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 800176e:	2300      	movs	r3, #0
 8001770:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001772:	f107 0308 	add.w	r3, r7, #8
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	4b5c      	ldr	r3, [pc, #368]	@ (80018f4 <SUBGRF_SetModulationParams+0x190>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	429a      	cmp	r2, r3
 8001786:	d004      	beq.n	8001792 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fef5 	bl	800157c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	2b03      	cmp	r3, #3
 8001798:	f200 80a5 	bhi.w	80018e6 <SUBGRF_SetModulationParams+0x182>
 800179c:	a201      	add	r2, pc, #4	@ (adr r2, 80017a4 <SUBGRF_SetModulationParams+0x40>)
 800179e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017a2:	bf00      	nop
 80017a4:	080017b5 	.word	0x080017b5
 80017a8:	08001875 	.word	0x08001875
 80017ac:	08001837 	.word	0x08001837
 80017b0:	080018a3 	.word	0x080018a3
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 80017b4:	2308      	movs	r3, #8
 80017b6:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4a4e      	ldr	r2, [pc, #312]	@ (80018f8 <SUBGRF_SetModulationParams+0x194>)
 80017be:	fbb2 f3f3 	udiv	r3, r2, r3
 80017c2:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	0c1b      	lsrs	r3, r3, #16
 80017c8:	b2db      	uxtb	r3, r3
 80017ca:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	0a1b      	lsrs	r3, r3, #8
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7b1b      	ldrb	r3, [r3, #12]
 80017de:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	7b5b      	ldrb	r3, [r3, #13]
 80017e4:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2200      	movs	r2, #0
 80017ec:	461c      	mov	r4, r3
 80017ee:	4615      	mov	r5, r2
 80017f0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 80017f4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 80017f8:	4a40      	ldr	r2, [pc, #256]	@ (80018fc <SUBGRF_SetModulationParams+0x198>)
 80017fa:	f04f 0300 	mov.w	r3, #0
 80017fe:	4640      	mov	r0, r8
 8001800:	4649      	mov	r1, r9
 8001802:	f7fe fd15 	bl	8000230 <__aeabi_uldivmod>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4613      	mov	r3, r2
 800180c:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	0c1b      	lsrs	r3, r3, #16
 8001812:	b2db      	uxtb	r3, r3
 8001814:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	0a1b      	lsrs	r3, r3, #8
 800181a:	b2db      	uxtb	r3, r3
 800181c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	b2db      	uxtb	r3, r3
 8001822:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001824:	7cfb      	ldrb	r3, [r7, #19]
 8001826:	b29a      	uxth	r2, r3
 8001828:	f107 0308 	add.w	r3, r7, #8
 800182c:	4619      	mov	r1, r3
 800182e:	208b      	movs	r0, #139	@ 0x8b
 8001830:	f000 f964 	bl	8001afc <SUBGRF_WriteCommand>
        break;
 8001834:	e058      	b.n	80018e8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 8001836:	2304      	movs	r3, #4
 8001838:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	4a2e      	ldr	r2, [pc, #184]	@ (80018f8 <SUBGRF_SetModulationParams+0x194>)
 8001840:	fbb2 f3f3 	udiv	r3, r2, r3
 8001844:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	0c1b      	lsrs	r3, r3, #16
 800184a:	b2db      	uxtb	r3, r3
 800184c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	0a1b      	lsrs	r3, r3, #8
 8001852:	b2db      	uxtb	r3, r3
 8001854:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	b2db      	uxtb	r3, r3
 800185a:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	7d1b      	ldrb	r3, [r3, #20]
 8001860:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001862:	7cfb      	ldrb	r3, [r7, #19]
 8001864:	b29a      	uxth	r2, r3
 8001866:	f107 0308 	add.w	r3, r7, #8
 800186a:	4619      	mov	r1, r3
 800186c:	208b      	movs	r0, #139	@ 0x8b
 800186e:	f000 f945 	bl	8001afc <SUBGRF_WriteCommand>
        break;
 8001872:	e039      	b.n	80018e8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8001874:	2304      	movs	r3, #4
 8001876:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	7e1b      	ldrb	r3, [r3, #24]
 800187c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	7e5b      	ldrb	r3, [r3, #25]
 8001882:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	7e9b      	ldrb	r3, [r3, #26]
 8001888:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	7edb      	ldrb	r3, [r3, #27]
 800188e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001890:	7cfb      	ldrb	r3, [r7, #19]
 8001892:	b29a      	uxth	r2, r3
 8001894:	f107 0308 	add.w	r3, r7, #8
 8001898:	4619      	mov	r1, r3
 800189a:	208b      	movs	r0, #139	@ 0x8b
 800189c:	f000 f92e 	bl	8001afc <SUBGRF_WriteCommand>

        break;
 80018a0:	e022      	b.n	80018e8 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 80018a2:	2305      	movs	r3, #5
 80018a4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	4a13      	ldr	r2, [pc, #76]	@ (80018f8 <SUBGRF_SetModulationParams+0x194>)
 80018ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b0:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80018b2:	697b      	ldr	r3, [r7, #20]
 80018b4:	0c1b      	lsrs	r3, r3, #16
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	0a1b      	lsrs	r3, r3, #8
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	7b1b      	ldrb	r3, [r3, #12]
 80018cc:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	7b5b      	ldrb	r3, [r3, #13]
 80018d2:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80018d4:	7cfb      	ldrb	r3, [r7, #19]
 80018d6:	b29a      	uxth	r2, r3
 80018d8:	f107 0308 	add.w	r3, r7, #8
 80018dc:	4619      	mov	r1, r3
 80018de:	208b      	movs	r0, #139	@ 0x8b
 80018e0:	f000 f90c 	bl	8001afc <SUBGRF_WriteCommand>
        break;
 80018e4:	e000      	b.n	80018e8 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 80018e6:	bf00      	nop
    }
}
 80018e8:	bf00      	nop
 80018ea:	3718      	adds	r7, #24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018f2:	bf00      	nop
 80018f4:	2000044d 	.word	0x2000044d
 80018f8:	3d090000 	.word	0x3d090000
 80018fc:	01e84800 	.word	0x01e84800

08001900 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8001908:	2300      	movs	r3, #0
 800190a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 800190c:	f107 030c 	add.w	r3, r7, #12
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
 8001914:	605a      	str	r2, [r3, #4]
 8001916:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	781a      	ldrb	r2, [r3, #0]
 800191c:	4b44      	ldr	r3, [pc, #272]	@ (8001a30 <SUBGRF_SetPacketParams+0x130>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	429a      	cmp	r2, r3
 8001922:	d004      	beq.n	800192e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f7ff fe27 	bl	800157c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b03      	cmp	r3, #3
 8001934:	d878      	bhi.n	8001a28 <SUBGRF_SetPacketParams+0x128>
 8001936:	a201      	add	r2, pc, #4	@ (adr r2, 800193c <SUBGRF_SetPacketParams+0x3c>)
 8001938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800193c:	0800194d 	.word	0x0800194d
 8001940:	080019dd 	.word	0x080019dd
 8001944:	080019d1 	.word	0x080019d1
 8001948:	0800194d 	.word	0x0800194d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	7a5b      	ldrb	r3, [r3, #9]
 8001950:	2bf1      	cmp	r3, #241	@ 0xf1
 8001952:	d10a      	bne.n	800196a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8001954:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001958:	f7ff fc14 	bl	8001184 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800195c:	f248 0005 	movw	r0, #32773	@ 0x8005
 8001960:	f7ff fc30 	bl	80011c4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8001964:	2302      	movs	r3, #2
 8001966:	75bb      	strb	r3, [r7, #22]
 8001968:	e011      	b.n	800198e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	7a5b      	ldrb	r3, [r3, #9]
 800196e:	2bf2      	cmp	r3, #242	@ 0xf2
 8001970:	d10a      	bne.n	8001988 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8001972:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 8001976:	f7ff fc05 	bl	8001184 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800197a:	f241 0021 	movw	r0, #4129	@ 0x1021
 800197e:	f7ff fc21 	bl	80011c4 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8001982:	2306      	movs	r3, #6
 8001984:	75bb      	strb	r3, [r7, #22]
 8001986:	e002      	b.n	800198e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	7a5b      	ldrb	r3, [r3, #9]
 800198c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 800198e:	2309      	movs	r3, #9
 8001990:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	885b      	ldrh	r3, [r3, #2]
 8001996:	0a1b      	lsrs	r3, r3, #8
 8001998:	b29b      	uxth	r3, r3
 800199a:	b2db      	uxtb	r3, r3
 800199c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	885b      	ldrh	r3, [r3, #2]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	791b      	ldrb	r3, [r3, #4]
 80019aa:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	795b      	ldrb	r3, [r3, #5]
 80019b0:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	799b      	ldrb	r3, [r3, #6]
 80019b6:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	79db      	ldrb	r3, [r3, #7]
 80019bc:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	7a1b      	ldrb	r3, [r3, #8]
 80019c2:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80019c4:	7dbb      	ldrb	r3, [r7, #22]
 80019c6:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	7a9b      	ldrb	r3, [r3, #10]
 80019cc:	753b      	strb	r3, [r7, #20]
        break;
 80019ce:	e022      	b.n	8001a16 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 80019d0:	2301      	movs	r3, #1
 80019d2:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	7b1b      	ldrb	r3, [r3, #12]
 80019d8:	733b      	strb	r3, [r7, #12]
        break;
 80019da:	e01c      	b.n	8001a16 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 80019dc:	2306      	movs	r3, #6
 80019de:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	89db      	ldrh	r3, [r3, #14]
 80019e4:	0a1b      	lsrs	r3, r3, #8
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	89db      	ldrh	r3, [r3, #14]
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	7c1a      	ldrb	r2, [r3, #16]
 80019f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <SUBGRF_SetPacketParams+0x134>)
 80019fa:	4611      	mov	r1, r2
 80019fc:	7019      	strb	r1, [r3, #0]
 80019fe:	4613      	mov	r3, r2
 8001a00:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	7c5b      	ldrb	r3, [r3, #17]
 8001a06:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	7c9b      	ldrb	r3, [r3, #18]
 8001a0c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	7cdb      	ldrb	r3, [r3, #19]
 8001a12:	747b      	strb	r3, [r7, #17]
        break;
 8001a14:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8001a16:	7dfb      	ldrb	r3, [r7, #23]
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	f107 030c 	add.w	r3, r7, #12
 8001a1e:	4619      	mov	r1, r3
 8001a20:	208c      	movs	r0, #140	@ 0x8c
 8001a22:	f000 f86b 	bl	8001afc <SUBGRF_WriteCommand>
 8001a26:	e000      	b.n	8001a2a <SUBGRF_SetPacketParams+0x12a>
        return;
 8001a28:	bf00      	nop
}
 8001a2a:	3718      	adds	r7, #24
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	2000044d 	.word	0x2000044d
 8001a34:	2000044e 	.word	0x2000044e

08001a38 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	460a      	mov	r2, r1
 8001a42:	71fb      	strb	r3, [r7, #7]
 8001a44:	4613      	mov	r3, r2
 8001a46:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8001a4c:	79bb      	ldrb	r3, [r7, #6]
 8001a4e:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8001a50:	f107 030c 	add.w	r3, r7, #12
 8001a54:	2202      	movs	r2, #2
 8001a56:	4619      	mov	r1, r3
 8001a58:	208f      	movs	r0, #143	@ 0x8f
 8001a5a:	f000 f84f 	bl	8001afc <SUBGRF_WriteCommand>
}
 8001a5e:	bf00      	nop
 8001a60:	3710      	adds	r7, #16
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
	...

08001a68 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460a      	mov	r2, r1
 8001a72:	80fb      	strh	r3, [r7, #6]
 8001a74:	4613      	mov	r3, r2
 8001a76:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8001a78:	1d7a      	adds	r2, r7, #5
 8001a7a:	88f9      	ldrh	r1, [r7, #6]
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	4803      	ldr	r0, [pc, #12]	@ (8001a8c <SUBGRF_WriteRegister+0x24>)
 8001a80:	f002 f9b4 	bl	8003dec <HAL_SUBGHZ_WriteRegisters>
}
 8001a84:	bf00      	nop
 8001a86:	3708      	adds	r7, #8
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	200003a8 	.word	0x200003a8

08001a90 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b084      	sub	sp, #16
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8001a9a:	f107 020f 	add.w	r2, r7, #15
 8001a9e:	88f9      	ldrh	r1, [r7, #6]
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	4804      	ldr	r0, [pc, #16]	@ (8001ab4 <SUBGRF_ReadRegister+0x24>)
 8001aa4:	f002 fa01 	bl	8003eaa <HAL_SUBGHZ_ReadRegisters>
    return data;
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001aaa:	4618      	mov	r0, r3
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200003a8 	.word	0x200003a8

08001ab8 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	4603      	mov	r3, r0
 8001ac0:	6039      	str	r1, [r7, #0]
 8001ac2:	80fb      	strh	r3, [r7, #6]
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ac8:	f3ef 8310 	mrs	r3, PRIMASK
 8001acc:	60fb      	str	r3, [r7, #12]
  return(result);
 8001ace:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001ad0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad2:	b672      	cpsid	i
}
 8001ad4:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8001ad6:	88bb      	ldrh	r3, [r7, #4]
 8001ad8:	88f9      	ldrh	r1, [r7, #6]
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	4806      	ldr	r0, [pc, #24]	@ (8001af8 <SUBGRF_WriteRegisters+0x40>)
 8001ade:	f002 f985 	bl	8003dec <HAL_SUBGHZ_WriteRegisters>
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	f383 8810 	msr	PRIMASK, r3
}
 8001aec:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001aee:	bf00      	nop
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	200003a8 	.word	0x200003a8

08001afc <SUBGRF_WriteCommand>:
    CRITICAL_SECTION_END();
}

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b086      	sub	sp, #24
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	6039      	str	r1, [r7, #0]
 8001b06:	71fb      	strb	r3, [r7, #7]
 8001b08:	4613      	mov	r3, r2
 8001b0a:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b0c:	f3ef 8310 	mrs	r3, PRIMASK
 8001b10:	60fb      	str	r3, [r7, #12]
  return(result);
 8001b12:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001b14:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001b16:	b672      	cpsid	i
}
 8001b18:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 8001b1a:	88bb      	ldrh	r3, [r7, #4]
 8001b1c:	79f9      	ldrb	r1, [r7, #7]
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	4806      	ldr	r0, [pc, #24]	@ (8001b3c <SUBGRF_WriteCommand+0x40>)
 8001b22:	f002 fa23 	bl	8003f6c <HAL_SUBGHZ_ExecSetCmd>
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	f383 8810 	msr	PRIMASK, r3
}
 8001b30:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001b32:	bf00      	nop
 8001b34:	3718      	adds	r7, #24
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200003a8 	.word	0x200003a8

08001b40 <SUBGRF_SetSwitch>:
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
    CRITICAL_SECTION_END();
}

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	4603      	mov	r3, r0
 8001b48:	460a      	mov	r2, r1
 8001b4a:	71fb      	strb	r3, [r7, #7]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8001b50:	2301      	movs	r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8001b54:	79bb      	ldrb	r3, [r7, #6]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d10d      	bne.n	8001b76 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d104      	bne.n	8001b6a <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8001b60:	2302      	movs	r3, #2
 8001b62:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8001b64:	2004      	movs	r0, #4
 8001b66:	f000 f8e7 	bl	8001d38 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d107      	bne.n	8001b80 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8001b70:	2303      	movs	r3, #3
 8001b72:	73fb      	strb	r3, [r7, #15]
 8001b74:	e004      	b.n	8001b80 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d101      	bne.n	8001b80 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff fa85 	bl	8001092 <RBI_ConfigRFSwitch>
}
 8001b88:	bf00      	nop
 8001b8a:	3710      	adds	r7, #16
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8001b9e:	f7ff fa86 	bl	80010ae <RBI_GetTxConfig>
 8001ba2:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d016      	beq.n	8001bd8 <SUBGRF_SetRfTxPower+0x48>
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	dc16      	bgt.n	8001bde <SUBGRF_SetRfTxPower+0x4e>
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d003      	beq.n	8001bbe <SUBGRF_SetRfTxPower+0x2e>
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d00a      	beq.n	8001bd2 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8001bbc:	e00f      	b.n	8001bde <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8001bbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc2:	2b0f      	cmp	r3, #15
 8001bc4:	dd02      	ble.n	8001bcc <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8001bc6:	2302      	movs	r3, #2
 8001bc8:	73fb      	strb	r3, [r7, #15]
            break;
 8001bca:	e009      	b.n	8001be0 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	73fb      	strb	r3, [r7, #15]
            break;
 8001bd0:	e006      	b.n	8001be0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	73fb      	strb	r3, [r7, #15]
            break;
 8001bd6:	e003      	b.n	8001be0 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	73fb      	strb	r3, [r7, #15]
            break;
 8001bdc:	e000      	b.n	8001be0 <SUBGRF_SetRfTxPower+0x50>
            break;
 8001bde:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8001be0:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001be4:	7bfb      	ldrb	r3, [r7, #15]
 8001be6:	2202      	movs	r2, #2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fced 	bl	80015c8 <SUBGRF_SetTxParams>

    return paSelect;
 8001bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}

08001bf8 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8001c00:	4b03      	ldr	r3, [pc, #12]	@ (8001c10 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2001      	movs	r0, #1
 8001c06:	4798      	blx	r3
}
 8001c08:	bf00      	nop
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	20000450 	.word	0x20000450

08001c14 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8001c1c:	4b03      	ldr	r3, [pc, #12]	@ (8001c2c <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2002      	movs	r0, #2
 8001c22:	4798      	blx	r3
}
 8001c24:	bf00      	nop
 8001c26:	3708      	adds	r7, #8
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bd80      	pop	{r7, pc}
 8001c2c:	20000450 	.word	0x20000450

08001c30 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8001c38:	4b03      	ldr	r3, [pc, #12]	@ (8001c48 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2040      	movs	r0, #64	@ 0x40
 8001c3e:	4798      	blx	r3
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	20000450 	.word	0x20000450

08001c4c <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	460b      	mov	r3, r1
 8001c56:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8001c58:	78fb      	ldrb	r3, [r7, #3]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d002      	beq.n	8001c64 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d005      	beq.n	8001c6e <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8001c62:	e00a      	b.n	8001c7a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8001c64:	4b07      	ldr	r3, [pc, #28]	@ (8001c84 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2080      	movs	r0, #128	@ 0x80
 8001c6a:	4798      	blx	r3
            break;
 8001c6c:	e005      	b.n	8001c7a <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8001c6e:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001c76:	4798      	blx	r3
            break;
 8001c78:	bf00      	nop
    }
}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	20000450 	.word	0x20000450

08001c88 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8001c90:	4b04      	ldr	r3, [pc, #16]	@ (8001ca4 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001c98:	4798      	blx	r3
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000450 	.word	0x20000450

08001ca8 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8001cb0:	4b03      	ldr	r3, [pc, #12]	@ (8001cc0 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2020      	movs	r0, #32
 8001cb6:	4798      	blx	r3
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000450 	.word	0x20000450

08001cc4 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8001ccc:	4b03      	ldr	r3, [pc, #12]	@ (8001cdc <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	2004      	movs	r0, #4
 8001cd2:	4798      	blx	r3
}
 8001cd4:	bf00      	nop
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20000450 	.word	0x20000450

08001ce0 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8001ce8:	4b03      	ldr	r3, [pc, #12]	@ (8001cf8 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	2008      	movs	r0, #8
 8001cee:	4798      	blx	r3
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20000450 	.word	0x20000450

08001cfc <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8001d04:	4b03      	ldr	r3, [pc, #12]	@ (8001d14 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2010      	movs	r0, #16
 8001d0a:	4798      	blx	r3
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	20000450 	.word	0x20000450

08001d18 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8001d20:	4b04      	ldr	r3, [pc, #16]	@ (8001d34 <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001d28:	4798      	blx	r3
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000450 	.word	0x20000450

08001d38 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b084      	sub	sp, #16
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8001d42:	f7ff f9c2 	bl	80010ca <RBI_IsDCDC>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d112      	bne.n	8001d72 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8001d4c:	f640 1023 	movw	r0, #2339	@ 0x923
 8001d50:	f7ff fe9e 	bl	8001a90 <SUBGRF_ReadRegister>
 8001d54:	4603      	mov	r3, r0
 8001d56:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	f023 0306 	bic.w	r3, r3, #6
 8001d5e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8001d60:	7bfa      	ldrb	r2, [r7, #15]
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f640 1023 	movw	r0, #2339	@ 0x923
 8001d6e:	f7ff fe7b 	bl	8001a68 <SUBGRF_WriteRegister>
  }
}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
	...

08001d7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b082      	sub	sp, #8
 8001d80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d86:	2003      	movs	r0, #3
 8001d88:	f000 f982 	bl	8002090 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001d8c:	f001 fc38 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8001d90:	4603      	mov	r3, r0
 8001d92:	4a09      	ldr	r2, [pc, #36]	@ (8001db8 <HAL_Init+0x3c>)
 8001d94:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d96:	2000      	movs	r0, #0
 8001d98:	f000 f810 	bl	8001dbc <HAL_InitTick>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	71fb      	strb	r3, [r7, #7]
 8001da6:	e001      	b.n	8001dac <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001da8:	f7fe fe72 	bl	8000a90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dac:	79fb      	ldrb	r3, [r7, #7]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3708      	adds	r7, #8
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000104 	.word	0x20000104

08001dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b084      	sub	sp, #16
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001dc8:	4b17      	ldr	r3, [pc, #92]	@ (8001e28 <HAL_InitTick+0x6c>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d024      	beq.n	8001e1a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001dd0:	f001 fc16 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	4b14      	ldr	r3, [pc, #80]	@ (8001e28 <HAL_InitTick+0x6c>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001de0:	fbb3 f3f1 	udiv	r3, r3, r1
 8001de4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 f992 	bl	8002112 <HAL_SYSTICK_Config>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d10f      	bne.n	8001e14 <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	2b0f      	cmp	r3, #15
 8001df8:	d809      	bhi.n	8001e0e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	6879      	ldr	r1, [r7, #4]
 8001dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8001e02:	f000 f950 	bl	80020a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e06:	4a09      	ldr	r2, [pc, #36]	@ (8001e2c <HAL_InitTick+0x70>)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6013      	str	r3, [r2, #0]
 8001e0c:	e007      	b.n	8001e1e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
 8001e12:	e004      	b.n	8001e1e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	73fb      	strb	r3, [r7, #15]
 8001e18:	e001      	b.n	8001e1e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000118 	.word	0x20000118
 8001e2c:	20000114 	.word	0x20000114

08001e30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e34:	4b05      	ldr	r3, [pc, #20]	@ (8001e4c <HAL_IncTick+0x1c>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	461a      	mov	r2, r3
 8001e3a:	4b05      	ldr	r3, [pc, #20]	@ (8001e50 <HAL_IncTick+0x20>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4413      	add	r3, r2
 8001e40:	4a03      	ldr	r2, [pc, #12]	@ (8001e50 <HAL_IncTick+0x20>)
 8001e42:	6013      	str	r3, [r2, #0]
}
 8001e44:	bf00      	nop
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	20000118 	.word	0x20000118
 8001e50:	20000454 	.word	0x20000454

08001e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return uwTick;
 8001e58:	4b02      	ldr	r3, [pc, #8]	@ (8001e64 <HAL_GetTick+0x10>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr
 8001e64:	20000454 	.word	0x20000454

08001e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b084      	sub	sp, #16
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e70:	f7ff fff0 	bl	8001e54 <HAL_GetTick>
 8001e74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e80:	d005      	beq.n	8001e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e82:	4b0a      	ldr	r3, [pc, #40]	@ (8001eac <HAL_Delay+0x44>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	461a      	mov	r2, r3
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	4413      	add	r3, r2
 8001e8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e8e:	bf00      	nop
 8001e90:	f7ff ffe0 	bl	8001e54 <HAL_GetTick>
 8001e94:	4602      	mov	r2, r0
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	68fa      	ldr	r2, [r7, #12]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d8f7      	bhi.n	8001e90 <HAL_Delay+0x28>
  {
  }
}
 8001ea0:	bf00      	nop
 8001ea2:	bf00      	nop
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000118 	.word	0x20000118

08001eb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f003 0307 	and.w	r3, r3, #7
 8001ebe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec2:	68db      	ldr	r3, [r3, #12]
 8001ec4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ec6:	68ba      	ldr	r2, [r7, #8]
 8001ec8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ecc:	4013      	ands	r3, r2
 8001ece:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ed8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001edc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ee0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ee2:	4a04      	ldr	r2, [pc, #16]	@ (8001ef4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	60d3      	str	r3, [r2, #12]
}
 8001ee8:	bf00      	nop
 8001eea:	3714      	adds	r7, #20
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bc80      	pop	{r7}
 8001ef0:	4770      	bx	lr
 8001ef2:	bf00      	nop
 8001ef4:	e000ed00 	.word	0xe000ed00

08001ef8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001efc:	4b04      	ldr	r3, [pc, #16]	@ (8001f10 <__NVIC_GetPriorityGrouping+0x18>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	f003 0307 	and.w	r3, r3, #7
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bc80      	pop	{r7}
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	db0b      	blt.n	8001f3e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f26:	79fb      	ldrb	r3, [r7, #7]
 8001f28:	f003 021f 	and.w	r2, r3, #31
 8001f2c:	4906      	ldr	r1, [pc, #24]	@ (8001f48 <__NVIC_EnableIRQ+0x34>)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	095b      	lsrs	r3, r3, #5
 8001f34:	2001      	movs	r0, #1
 8001f36:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr
 8001f48:	e000e100 	.word	0xe000e100

08001f4c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	db12      	blt.n	8001f84 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	f003 021f 	and.w	r2, r3, #31
 8001f64:	490a      	ldr	r1, [pc, #40]	@ (8001f90 <__NVIC_DisableIRQ+0x44>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f72:	3320      	adds	r3, #32
 8001f74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001f78:	f3bf 8f4f 	dsb	sy
}
 8001f7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001f7e:	f3bf 8f6f 	isb	sy
}
 8001f82:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001f84:	bf00      	nop
 8001f86:	370c      	adds	r7, #12
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bc80      	pop	{r7}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	e000e100 	.word	0xe000e100

08001f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	6039      	str	r1, [r7, #0]
 8001f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	db0a      	blt.n	8001fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	490c      	ldr	r1, [pc, #48]	@ (8001fe0 <__NVIC_SetPriority+0x4c>)
 8001fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb2:	0112      	lsls	r2, r2, #4
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fbc:	e00a      	b.n	8001fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4908      	ldr	r1, [pc, #32]	@ (8001fe4 <__NVIC_SetPriority+0x50>)
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	3b04      	subs	r3, #4
 8001fcc:	0112      	lsls	r2, r2, #4
 8001fce:	b2d2      	uxtb	r2, r2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	761a      	strb	r2, [r3, #24]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bc80      	pop	{r7}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000e100 	.word	0xe000e100
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b089      	sub	sp, #36	@ 0x24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f1c3 0307 	rsb	r3, r3, #7
 8002002:	2b04      	cmp	r3, #4
 8002004:	bf28      	it	cs
 8002006:	2304      	movcs	r3, #4
 8002008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	3304      	adds	r3, #4
 800200e:	2b06      	cmp	r3, #6
 8002010:	d902      	bls.n	8002018 <NVIC_EncodePriority+0x30>
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3b03      	subs	r3, #3
 8002016:	e000      	b.n	800201a <NVIC_EncodePriority+0x32>
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800201c:	f04f 32ff 	mov.w	r2, #4294967295
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	401a      	ands	r2, r3
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002030:	f04f 31ff 	mov.w	r1, #4294967295
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	fa01 f303 	lsl.w	r3, r1, r3
 800203a:	43d9      	mvns	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	4313      	orrs	r3, r2
         );
}
 8002042:	4618      	mov	r0, r3
 8002044:	3724      	adds	r7, #36	@ 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	bc80      	pop	{r7}
 800204a:	4770      	bx	lr

0800204c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	3b01      	subs	r3, #1
 8002058:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800205c:	d301      	bcc.n	8002062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800205e:	2301      	movs	r3, #1
 8002060:	e00f      	b.n	8002082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002062:	4a0a      	ldr	r2, [pc, #40]	@ (800208c <SysTick_Config+0x40>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	3b01      	subs	r3, #1
 8002068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800206a:	210f      	movs	r1, #15
 800206c:	f04f 30ff 	mov.w	r0, #4294967295
 8002070:	f7ff ff90 	bl	8001f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002074:	4b05      	ldr	r3, [pc, #20]	@ (800208c <SysTick_Config+0x40>)
 8002076:	2200      	movs	r2, #0
 8002078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800207a:	4b04      	ldr	r3, [pc, #16]	@ (800208c <SysTick_Config+0x40>)
 800207c:	2207      	movs	r2, #7
 800207e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002080:	2300      	movs	r3, #0
}
 8002082:	4618      	mov	r0, r3
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	e000e010 	.word	0xe000e010

08002090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff ff09 	bl	8001eb0 <__NVIC_SetPriorityGrouping>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b086      	sub	sp, #24
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	4603      	mov	r3, r0
 80020ae:	60b9      	str	r1, [r7, #8]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020b4:	f7ff ff20 	bl	8001ef8 <__NVIC_GetPriorityGrouping>
 80020b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	6978      	ldr	r0, [r7, #20]
 80020c0:	f7ff ff92 	bl	8001fe8 <NVIC_EncodePriority>
 80020c4:	4602      	mov	r2, r0
 80020c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ca:	4611      	mov	r1, r2
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff ff61 	bl	8001f94 <__NVIC_SetPriority>
}
 80020d2:	bf00      	nop
 80020d4:	3718      	adds	r7, #24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}

080020da <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020da:	b580      	push	{r7, lr}
 80020dc:	b082      	sub	sp, #8
 80020de:	af00      	add	r7, sp, #0
 80020e0:	4603      	mov	r3, r0
 80020e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff ff13 	bl	8001f14 <__NVIC_EnableIRQ>
}
 80020ee:	bf00      	nop
 80020f0:	3708      	adds	r7, #8
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}

080020f6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80020f6:	b580      	push	{r7, lr}
 80020f8:	b082      	sub	sp, #8
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	4603      	mov	r3, r0
 80020fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff ff21 	bl	8001f4c <__NVIC_DisableIRQ>
}
 800210a:	bf00      	nop
 800210c:	3708      	adds	r7, #8
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7ff ff96 	bl	800204c <SysTick_Config>
 8002120:	4603      	mov	r3, r0
}
 8002122:	4618      	mov	r0, r3
 8002124:	3708      	adds	r7, #8
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}

0800212a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d101      	bne.n	800213c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8002138:	2301      	movs	r3, #1
 800213a:	e04f      	b.n	80021dc <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d008      	beq.n	800215a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2204      	movs	r2, #4
 800214c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002156:	2301      	movs	r3, #1
 8002158:	e040      	b.n	80021dc <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681a      	ldr	r2, [r3, #0]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f022 020e 	bic.w	r2, r2, #14
 8002168:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002174:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002178:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0201 	bic.w	r2, r2, #1
 8002188:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	f003 021c 	and.w	r2, r3, #28
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	2101      	movs	r1, #1
 8002198:	fa01 f202 	lsl.w	r2, r1, r2
 800219c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a2:	687a      	ldr	r2, [r7, #4]
 80021a4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021a6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00c      	beq.n	80021ca <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021c8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	370c      	adds	r7, #12
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bc80      	pop	{r7}
 80021e4:	4770      	bx	lr

080021e6 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b084      	sub	sp, #16
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021ee:	2300      	movs	r3, #0
 80021f0:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d005      	beq.n	800220a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2204      	movs	r2, #4
 8002202:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	e047      	b.n	800229a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 020e 	bic.w	r2, r2, #14
 8002218:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f022 0201 	bic.w	r2, r2, #1
 8002228:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002238:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800223e:	f003 021c 	and.w	r2, r3, #28
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	2101      	movs	r1, #1
 8002248:	fa01 f202 	lsl.w	r2, r1, r2
 800224c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002252:	687a      	ldr	r2, [r7, #4]
 8002254:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002256:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800225c:	2b00      	cmp	r3, #0
 800225e:	d00c      	beq.n	800227a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800226a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800226e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002278:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2201      	movs	r2, #1
 800227e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2200      	movs	r2, #0
 8002286:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002296:	6878      	ldr	r0, [r7, #4]
 8002298:	4798      	blx	r3
    }
  }
  return status;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b087      	sub	sp, #28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b2:	e140      	b.n	8002536 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	2101      	movs	r1, #1
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	fa01 f303 	lsl.w	r3, r1, r3
 80022c0:	4013      	ands	r3, r2
 80022c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f000 8132 	beq.w	8002530 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f003 0303 	and.w	r3, r3, #3
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d005      	beq.n	80022e4 <HAL_GPIO_Init+0x40>
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f003 0303 	and.w	r3, r3, #3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d130      	bne.n	8002346 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80022ea:	697b      	ldr	r3, [r7, #20]
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	2203      	movs	r2, #3
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43db      	mvns	r3, r3
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	4013      	ands	r3, r2
 80022fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	68da      	ldr	r2, [r3, #12]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	fa02 f303 	lsl.w	r3, r2, r3
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	4313      	orrs	r3, r2
 800230c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	693a      	ldr	r2, [r7, #16]
 8002312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800231a:	2201      	movs	r2, #1
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	fa02 f303 	lsl.w	r3, r2, r3
 8002322:	43db      	mvns	r3, r3
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	4013      	ands	r3, r2
 8002328:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	091b      	lsrs	r3, r3, #4
 8002330:	f003 0201 	and.w	r2, r3, #1
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	fa02 f303 	lsl.w	r3, r2, r3
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4313      	orrs	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	693a      	ldr	r2, [r7, #16]
 8002344:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	685b      	ldr	r3, [r3, #4]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	2b03      	cmp	r3, #3
 8002350:	d017      	beq.n	8002382 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	2203      	movs	r2, #3
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	689a      	ldr	r2, [r3, #8]
 800236e:	697b      	ldr	r3, [r7, #20]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	4313      	orrs	r3, r2
 800237a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	693a      	ldr	r2, [r7, #16]
 8002380:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	2b02      	cmp	r3, #2
 800238c:	d123      	bne.n	80023d6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	08da      	lsrs	r2, r3, #3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3208      	adds	r2, #8
 8002396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800239a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	f003 0307 	and.w	r3, r3, #7
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	220f      	movs	r2, #15
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	43db      	mvns	r3, r3
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	4013      	ands	r3, r2
 80023b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	691a      	ldr	r2, [r3, #16]
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	fa02 f303 	lsl.w	r3, r2, r3
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	08da      	lsrs	r2, r3, #3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	3208      	adds	r2, #8
 80023d0:	6939      	ldr	r1, [r7, #16]
 80023d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	2203      	movs	r2, #3
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f003 0203 	and.w	r2, r3, #3
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	fa02 f303 	lsl.w	r3, r2, r3
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	4313      	orrs	r3, r2
 8002402:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	693a      	ldr	r2, [r7, #16]
 8002408:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 808c 	beq.w	8002530 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002418:	4a4e      	ldr	r2, [pc, #312]	@ (8002554 <HAL_GPIO_Init+0x2b0>)
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	089b      	lsrs	r3, r3, #2
 800241e:	3302      	adds	r3, #2
 8002420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002424:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f003 0303 	and.w	r3, r3, #3
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	2207      	movs	r2, #7
 8002430:	fa02 f303 	lsl.w	r3, r2, r3
 8002434:	43db      	mvns	r3, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4013      	ands	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002442:	d00d      	beq.n	8002460 <HAL_GPIO_Init+0x1bc>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a44      	ldr	r2, [pc, #272]	@ (8002558 <HAL_GPIO_Init+0x2b4>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d007      	beq.n	800245c <HAL_GPIO_Init+0x1b8>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a43      	ldr	r2, [pc, #268]	@ (800255c <HAL_GPIO_Init+0x2b8>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d101      	bne.n	8002458 <HAL_GPIO_Init+0x1b4>
 8002454:	2302      	movs	r3, #2
 8002456:	e004      	b.n	8002462 <HAL_GPIO_Init+0x1be>
 8002458:	2307      	movs	r3, #7
 800245a:	e002      	b.n	8002462 <HAL_GPIO_Init+0x1be>
 800245c:	2301      	movs	r3, #1
 800245e:	e000      	b.n	8002462 <HAL_GPIO_Init+0x1be>
 8002460:	2300      	movs	r3, #0
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	f002 0203 	and.w	r2, r2, #3
 8002468:	0092      	lsls	r2, r2, #2
 800246a:	4093      	lsls	r3, r2
 800246c:	693a      	ldr	r2, [r7, #16]
 800246e:	4313      	orrs	r3, r2
 8002470:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002472:	4938      	ldr	r1, [pc, #224]	@ (8002554 <HAL_GPIO_Init+0x2b0>)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	089b      	lsrs	r3, r3, #2
 8002478:	3302      	adds	r3, #2
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002480:	4b37      	ldr	r3, [pc, #220]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	43db      	mvns	r3, r3
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	4013      	ands	r3, r2
 800248e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002498:	2b00      	cmp	r3, #0
 800249a:	d003      	beq.n	80024a4 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024a4:	4a2e      	ldr	r2, [pc, #184]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	43db      	mvns	r3, r3
 80024b4:	693a      	ldr	r2, [r7, #16]
 80024b6:	4013      	ands	r3, r2
 80024b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 80024c6:	693a      	ldr	r2, [r7, #16]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024ce:	4a24      	ldr	r2, [pc, #144]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80024d4:	4b22      	ldr	r3, [pc, #136]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 80024d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024da:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	43db      	mvns	r3, r3
 80024e0:	693a      	ldr	r2, [r7, #16]
 80024e2:	4013      	ands	r3, r2
 80024e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d003      	beq.n	80024fa <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80024fa:	4a19      	ldr	r2, [pc, #100]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8002502:	4b17      	ldr	r3, [pc, #92]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 8002504:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002508:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	43db      	mvns	r3, r3
 800250e:	693a      	ldr	r2, [r7, #16]
 8002510:	4013      	ands	r3, r2
 8002512:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800251c:	2b00      	cmp	r3, #0
 800251e:	d003      	beq.n	8002528 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	4313      	orrs	r3, r2
 8002526:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8002528:	4a0d      	ldr	r2, [pc, #52]	@ (8002560 <HAL_GPIO_Init+0x2bc>)
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	3301      	adds	r3, #1
 8002534:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	fa22 f303 	lsr.w	r3, r2, r3
 8002540:	2b00      	cmp	r3, #0
 8002542:	f47f aeb7 	bne.w	80022b4 <HAL_GPIO_Init+0x10>
  }
}
 8002546:	bf00      	nop
 8002548:	bf00      	nop
 800254a:	371c      	adds	r7, #28
 800254c:	46bd      	mov	sp, r7
 800254e:	bc80      	pop	{r7}
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	40010000 	.word	0x40010000
 8002558:	48000400 	.word	0x48000400
 800255c:	48000800 	.word	0x48000800
 8002560:	58000800 	.word	0x58000800

08002564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
 800256c:	460b      	mov	r3, r1
 800256e:	807b      	strh	r3, [r7, #2]
 8002570:	4613      	mov	r3, r2
 8002572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002574:	787b      	ldrb	r3, [r7, #1]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d003      	beq.n	8002582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800257a:	887a      	ldrh	r2, [r7, #2]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002580:	e002      	b.n	8002588 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002582:	887a      	ldrh	r2, [r7, #2]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
	...

08002594 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002598:	4b04      	ldr	r3, [pc, #16]	@ (80025ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a03      	ldr	r2, [pc, #12]	@ (80025ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800259e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025a2:	6013      	str	r3, [r2, #0]
}
 80025a4:	bf00      	nop
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bc80      	pop	{r7}
 80025aa:	4770      	bx	lr
 80025ac:	58000400 	.word	0x58000400

080025b0 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80025b4:	4b03      	ldr	r3, [pc, #12]	@ (80025c4 <HAL_PWREx_GetVoltageRange+0x14>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80025bc:	4618      	mov	r0, r3
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	58000400 	.word	0x58000400

080025c8 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 80025c8:	b480      	push	{r7}
 80025ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025d8:	d101      	bne.n	80025de <LL_PWR_IsEnabledBkUpAccess+0x16>
 80025da:	2301      	movs	r3, #1
 80025dc:	e000      	b.n	80025e0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr
 80025e8:	58000400 	.word	0x58000400

080025ec <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80025f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80025fa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025fe:	6013      	str	r3, [r2, #0]
}
 8002600:	bf00      	nop
 8002602:	46bd      	mov	sp, r7
 8002604:	bc80      	pop	{r7}
 8002606:	4770      	bx	lr

08002608 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 800260c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002616:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800261a:	6013      	str	r3, [r2, #0]
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr

08002624 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002628:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002632:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002636:	d101      	bne.n	800263c <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8002638:	2301      	movs	r3, #1
 800263a:	e000      	b.n	800263e <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	46bd      	mov	sp, r7
 8002642:	bc80      	pop	{r7}
 8002644:	4770      	bx	lr

08002646 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002646:	b480      	push	{r7}
 8002648:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800264a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002658:	6013      	str	r3, [r2, #0]
}
 800265a:	bf00      	nop
 800265c:	46bd      	mov	sp, r7
 800265e:	bc80      	pop	{r7}
 8002660:	4770      	bx	lr

08002662 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8002662:	b480      	push	{r7}
 8002664:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002666:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002670:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002674:	6013      	str	r3, [r2, #0]
}
 8002676:	bf00      	nop
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002682:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800268c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002690:	d101      	bne.n	8002696 <LL_RCC_HSE_IsReady+0x18>
 8002692:	2301      	movs	r3, #1
 8002694:	e000      	b.n	8002698 <LL_RCC_HSE_IsReady+0x1a>
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	46bd      	mov	sp, r7
 800269c:	bc80      	pop	{r7}
 800269e:	4770      	bx	lr

080026a0 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80026a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80026b2:	6013      	str	r3, [r2, #0]
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80026c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026ce:	6013      	str	r3, [r2, #0]
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bc80      	pop	{r7}
 80026d6:	4770      	bx	lr

080026d8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80026d8:	b480      	push	{r7}
 80026da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80026dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026ea:	d101      	bne.n	80026f0 <LL_RCC_HSI_IsReady+0x18>
 80026ec:	2301      	movs	r3, #1
 80026ee:	e000      	b.n	80026f2 <LL_RCC_HSI_IsReady+0x1a>
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bc80      	pop	{r7}
 80026f8:	4770      	bx	lr

080026fa <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80026fa:	b480      	push	{r7}
 80026fc:	b083      	sub	sp, #12
 80026fe:	af00      	add	r7, sp, #0
 8002700:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8002702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	061b      	lsls	r3, r3, #24
 8002710:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002714:	4313      	orrs	r3, r2
 8002716:	604b      	str	r3, [r1, #4]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	bc80      	pop	{r7}
 8002720:	4770      	bx	lr

08002722 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002722:	b480      	push	{r7}
 8002724:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800272a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800272e:	f003 0302 	and.w	r3, r3, #2
 8002732:	2b02      	cmp	r3, #2
 8002734:	d101      	bne.n	800273a <LL_RCC_LSE_IsReady+0x18>
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <LL_RCC_LSE_IsReady+0x1a>
 800273a:	2300      	movs	r3, #0
}
 800273c:	4618      	mov	r0, r3
 800273e:	46bd      	mov	sp, r7
 8002740:	bc80      	pop	{r7}
 8002742:	4770      	bx	lr

08002744 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800274c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002750:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002754:	f043 0301 	orr.w	r3, r3, #1
 8002758:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	bc80      	pop	{r7}
 8002762:	4770      	bx	lr

08002764 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002768:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800276c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002770:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002774:	f023 0301 	bic.w	r3, r3, #1
 8002778:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800277c:	bf00      	nop
 800277e:	46bd      	mov	sp, r7
 8002780:	bc80      	pop	{r7}
 8002782:	4770      	bx	lr

08002784 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002788:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800278c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b02      	cmp	r3, #2
 8002796:	d101      	bne.n	800279c <LL_RCC_LSI_IsReady+0x18>
 8002798:	2301      	movs	r3, #1
 800279a:	e000      	b.n	800279e <LL_RCC_LSI_IsReady+0x1a>
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80027aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6013      	str	r3, [r2, #0]
}
 80027ba:	bf00      	nop
 80027bc:	46bd      	mov	sp, r7
 80027be:	bc80      	pop	{r7}
 80027c0:	4770      	bx	lr

080027c2 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 80027c2:	b480      	push	{r7}
 80027c4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 80027c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	6013      	str	r3, [r2, #0]
}
 80027d6:	bf00      	nop
 80027d8:	46bd      	mov	sp, r7
 80027da:	bc80      	pop	{r7}
 80027dc:	4770      	bx	lr

080027de <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 80027de:	b480      	push	{r7}
 80027e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80027e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 0302 	and.w	r3, r3, #2
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	d101      	bne.n	80027f4 <LL_RCC_MSI_IsReady+0x16>
 80027f0:	2301      	movs	r3, #1
 80027f2:	e000      	b.n	80027f6 <LL_RCC_MSI_IsReady+0x18>
 80027f4:	2300      	movs	r3, #0
}
 80027f6:	4618      	mov	r0, r3
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr

080027fe <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80027fe:	b480      	push	{r7}
 8002800:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002802:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0308 	and.w	r3, r3, #8
 800280c:	2b08      	cmp	r3, #8
 800280e:	d101      	bne.n	8002814 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8002810:	2301      	movs	r3, #1
 8002812:	e000      	b.n	8002816 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8002814:	2300      	movs	r3, #0
}
 8002816:	4618      	mov	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	bc80      	pop	{r7}
 800281c:	4770      	bx	lr

0800281e <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 800281e:	b480      	push	{r7}
 8002820:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8002822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800282c:	4618      	mov	r0, r3
 800282e:	46bd      	mov	sp, r7
 8002830:	bc80      	pop	{r7}
 8002832:	4770      	bx	lr

08002834 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8002838:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800283c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002840:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002844:	4618      	mov	r0, r3
 8002846:	46bd      	mov	sp, r7
 8002848:	bc80      	pop	{r7}
 800284a:	4770      	bx	lr

0800284c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	021b      	lsls	r3, r3, #8
 8002862:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002866:	4313      	orrs	r3, r2
 8002868:	604b      	str	r3, [r1, #4]
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	bc80      	pop	{r7}
 8002872:	4770      	bx	lr

08002874 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800287c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f023 0203 	bic.w	r2, r3, #3
 8002886:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4313      	orrs	r3, r2
 800288e:	608b      	str	r3, [r1, #8]
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800289a:	b480      	push	{r7}
 800289c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800289e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f003 030c 	and.w	r3, r3, #12
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bc80      	pop	{r7}
 80028ae:	4770      	bx	lr

080028b0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80028b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	608b      	str	r3, [r1, #8]
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr

080028d6 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80028d6:	b480      	push	{r7}
 80028d8:	b083      	sub	sp, #12
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 80028de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028e2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80028e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80028f6:	bf00      	nop
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bc80      	pop	{r7}
 80028fe:	4770      	bx	lr

08002900 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002908:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800290c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002910:	f023 020f 	bic.w	r2, r3, #15
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	091b      	lsrs	r3, r3, #4
 8002918:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800291c:	4313      	orrs	r3, r2
 800291e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8002922:	bf00      	nop
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	bc80      	pop	{r7}
 800292a:	4770      	bx	lr

0800292c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002934:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800293e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4313      	orrs	r3, r2
 8002946:	608b      	str	r3, [r1, #8]
}
 8002948:	bf00      	nop
 800294a:	370c      	adds	r7, #12
 800294c:	46bd      	mov	sp, r7
 800294e:	bc80      	pop	{r7}
 8002950:	4770      	bx	lr

08002952 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002952:	b480      	push	{r7}
 8002954:	b083      	sub	sp, #12
 8002956:	af00      	add	r7, sp, #0
 8002958:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800295a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002964:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4313      	orrs	r3, r2
 800296c:	608b      	str	r3, [r1, #8]
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800297c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002986:	4618      	mov	r0, r3
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 800298e:	b480      	push	{r7}
 8002990:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002996:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80029a0:	4618      	mov	r0, r3
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bc80      	pop	{r7}
 80029a6:	4770      	bx	lr

080029a8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80029a8:	b480      	push	{r7}
 80029aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80029ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bc80      	pop	{r7}
 80029bc:	4770      	bx	lr

080029be <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80029be:	b480      	push	{r7}
 80029c0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80029c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 80029cc:	4618      	mov	r0, r3
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80029d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bc80      	pop	{r7}
 80029ee:	4770      	bx	lr

080029f0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80029f0:	b480      	push	{r7}
 80029f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80029f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80029fe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	6013      	str	r3, [r2, #0]
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002a10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002a1e:	d101      	bne.n	8002a24 <LL_RCC_PLL_IsReady+0x18>
 8002a20:	2301      	movs	r3, #1
 8002a22:	e000      	b.n	8002a26 <LL_RCC_PLL_IsReady+0x1a>
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	4618      	mov	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bc80      	pop	{r7}
 8002a2c:	4770      	bx	lr

08002a2e <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002a32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a36:	68db      	ldr	r3, [r3, #12]
 8002a38:	0a1b      	lsrs	r3, r3, #8
 8002a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr

08002a46 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002a46:	b480      	push	{r7}
 8002a48:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002a4a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bc80      	pop	{r7}
 8002a5a:	4770      	bx	lr

08002a5c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002a60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bc80      	pop	{r7}
 8002a70:	4770      	bx	lr

08002a72 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002a72:	b480      	push	{r7}
 8002a74:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002a76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a7a:	68db      	ldr	r3, [r3, #12]
 8002a7c:	f003 0303 	and.w	r3, r3, #3
}
 8002a80:	4618      	mov	r0, r3
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bc80      	pop	{r7}
 8002a86:	4770      	bx	lr

08002a88 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002a8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a9a:	d101      	bne.n	8002aa0 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	e000      	b.n	8002aa2 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bc80      	pop	{r7}
 8002aa8:	4770      	bx	lr

08002aaa <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002aae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ab2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002ab6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002abe:	d101      	bne.n	8002ac4 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e000      	b.n	8002ac6 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	bc80      	pop	{r7}
 8002acc:	4770      	bx	lr

08002ace <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002ace:	b480      	push	{r7}
 8002ad0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ad6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002ada:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ade:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ae2:	d101      	bne.n	8002ae8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	e000      	b.n	8002aea <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr

08002af2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002af2:	b480      	push	{r7}
 8002af4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002af6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b00:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002b04:	d101      	bne.n	8002b0a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002b06:	2301      	movs	r3, #1
 8002b08:	e000      	b.n	8002b0c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002b0a:	2300      	movs	r3, #0
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bc80      	pop	{r7}
 8002b12:	4770      	bx	lr

08002b14 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002b26:	d101      	bne.n	8002b2c <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr
	...

08002b38 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b088      	sub	sp, #32
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d101      	bne.n	8002b4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e36f      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b4a:	f7ff fea6 	bl	800289a <LL_RCC_GetSysClkSource>
 8002b4e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b50:	f7ff ff8f 	bl	8002a72 <LL_RCC_PLL_GetMainSource>
 8002b54:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0320 	and.w	r3, r3, #32
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80c4 	beq.w	8002cec <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d005      	beq.n	8002b76 <HAL_RCC_OscConfig+0x3e>
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	2b0c      	cmp	r3, #12
 8002b6e:	d176      	bne.n	8002c5e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b70:	69bb      	ldr	r3, [r7, #24]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d173      	bne.n	8002c5e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a1b      	ldr	r3, [r3, #32]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d101      	bne.n	8002b82 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e353      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0308 	and.w	r3, r3, #8
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d005      	beq.n	8002ba0 <HAL_RCC_OscConfig+0x68>
 8002b94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b9e:	e006      	b.n	8002bae <HAL_RCC_OscConfig+0x76>
 8002ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ba4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d222      	bcs.n	8002bf8 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f000 fd5a 	bl	8003670 <RCC_SetFlashLatencyFromMSIRange>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d001      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e331      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bc6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002bd0:	f043 0308 	orr.w	r3, r3, #8
 8002bd4:	6013      	str	r3, [r2, #0]
 8002bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002be8:	4313      	orrs	r3, r2
 8002bea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7ff fe2b 	bl	800284c <LL_RCC_MSI_SetCalibTrimming>
 8002bf6:	e021      	b.n	8002c3c <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c02:	f043 0308 	orr.w	r3, r3, #8
 8002c06:	6013      	str	r3, [r2, #0]
 8002c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff fe12 	bl	800284c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f000 fd1f 	bl	8003670 <RCC_SetFlashLatencyFromMSIRange>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e2f6      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002c3c:	f000 fce0 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8002c40:	4603      	mov	r3, r0
 8002c42:	4aa7      	ldr	r2, [pc, #668]	@ (8002ee0 <HAL_RCC_OscConfig+0x3a8>)
 8002c44:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002c46:	4ba7      	ldr	r3, [pc, #668]	@ (8002ee4 <HAL_RCC_OscConfig+0x3ac>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7ff f8b6 	bl	8001dbc <HAL_InitTick>
 8002c50:	4603      	mov	r3, r0
 8002c52:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002c54:	7cfb      	ldrb	r3, [r7, #19]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d047      	beq.n	8002cea <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8002c5a:	7cfb      	ldrb	r3, [r7, #19]
 8002c5c:	e2e5      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d02c      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c66:	f7ff fd9e 	bl	80027a6 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c6a:	f7ff f8f3 	bl	8001e54 <HAL_GetTick>
 8002c6e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c72:	f7ff f8ef 	bl	8001e54 <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e2d2      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002c84:	f7ff fdab 	bl	80027de <LL_RCC_MSI_IsReady>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d0f1      	beq.n	8002c72 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c98:	f043 0308 	orr.w	r3, r3, #8
 8002c9c:	6013      	str	r3, [r2, #0]
 8002c9e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff fdc7 	bl	800284c <LL_RCC_MSI_SetCalibTrimming>
 8002cbe:	e015      	b.n	8002cec <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002cc0:	f7ff fd7f 	bl	80027c2 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cc4:	f7ff f8c6 	bl	8001e54 <HAL_GetTick>
 8002cc8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8002cca:	e008      	b.n	8002cde <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ccc:	f7ff f8c2 	bl	8001e54 <HAL_GetTick>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	1ad3      	subs	r3, r2, r3
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e2a5      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8002cde:	f7ff fd7e 	bl	80027de <LL_RCC_MSI_IsReady>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1f1      	bne.n	8002ccc <HAL_RCC_OscConfig+0x194>
 8002ce8:	e000      	b.n	8002cec <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002cea:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d058      	beq.n	8002daa <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	2b08      	cmp	r3, #8
 8002cfc:	d005      	beq.n	8002d0a <HAL_RCC_OscConfig+0x1d2>
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	2b0c      	cmp	r3, #12
 8002d02:	d108      	bne.n	8002d16 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	2b03      	cmp	r3, #3
 8002d08:	d105      	bne.n	8002d16 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d14b      	bne.n	8002daa <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e289      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8002d16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d34:	d102      	bne.n	8002d3c <HAL_RCC_OscConfig+0x204>
 8002d36:	f7ff fc86 	bl	8002646 <LL_RCC_HSE_Enable>
 8002d3a:	e00d      	b.n	8002d58 <HAL_RCC_OscConfig+0x220>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002d44:	d104      	bne.n	8002d50 <HAL_RCC_OscConfig+0x218>
 8002d46:	f7ff fc51 	bl	80025ec <LL_RCC_HSE_EnableTcxo>
 8002d4a:	f7ff fc7c 	bl	8002646 <LL_RCC_HSE_Enable>
 8002d4e:	e003      	b.n	8002d58 <HAL_RCC_OscConfig+0x220>
 8002d50:	f7ff fc87 	bl	8002662 <LL_RCC_HSE_Disable>
 8002d54:	f7ff fc58 	bl	8002608 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d012      	beq.n	8002d86 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d60:	f7ff f878 	bl	8001e54 <HAL_GetTick>
 8002d64:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002d66:	e008      	b.n	8002d7a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d68:	f7ff f874 	bl	8001e54 <HAL_GetTick>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	1ad3      	subs	r3, r2, r3
 8002d72:	2b64      	cmp	r3, #100	@ 0x64
 8002d74:	d901      	bls.n	8002d7a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002d76:	2303      	movs	r3, #3
 8002d78:	e257      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002d7a:	f7ff fc80 	bl	800267e <LL_RCC_HSE_IsReady>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f1      	beq.n	8002d68 <HAL_RCC_OscConfig+0x230>
 8002d84:	e011      	b.n	8002daa <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d86:	f7ff f865 	bl	8001e54 <HAL_GetTick>
 8002d8a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002d8c:	e008      	b.n	8002da0 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d8e:	f7ff f861 	bl	8001e54 <HAL_GetTick>
 8002d92:	4602      	mov	r2, r0
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	1ad3      	subs	r3, r2, r3
 8002d98:	2b64      	cmp	r3, #100	@ 0x64
 8002d9a:	d901      	bls.n	8002da0 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002d9c:	2303      	movs	r3, #3
 8002d9e:	e244      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002da0:	f7ff fc6d 	bl	800267e <LL_RCC_HSE_IsReady>
 8002da4:	4603      	mov	r3, r0
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f1      	bne.n	8002d8e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 0302 	and.w	r3, r3, #2
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d046      	beq.n	8002e44 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d005      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x290>
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	2b0c      	cmp	r3, #12
 8002dc0:	d10e      	bne.n	8002de0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d10b      	bne.n	8002de0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e22a      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	695b      	ldr	r3, [r3, #20]
 8002dd8:	4618      	mov	r0, r3
 8002dda:	f7ff fc8e 	bl	80026fa <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002dde:	e031      	b.n	8002e44 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	691b      	ldr	r3, [r3, #16]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d019      	beq.n	8002e1c <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002de8:	f7ff fc5a 	bl	80026a0 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dec:	f7ff f832 	bl	8001e54 <HAL_GetTick>
 8002df0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002df2:	e008      	b.n	8002e06 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df4:	f7ff f82e 	bl	8001e54 <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e211      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002e06:	f7ff fc67 	bl	80026d8 <LL_RCC_HSI_IsReady>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0f1      	beq.n	8002df4 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fc70 	bl	80026fa <LL_RCC_HSI_SetCalibTrimming>
 8002e1a:	e013      	b.n	8002e44 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e1c:	f7ff fc4e 	bl	80026bc <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e20:	f7ff f818 	bl	8001e54 <HAL_GetTick>
 8002e24:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e28:	f7ff f814 	bl	8001e54 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e1f7      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002e3a:	f7ff fc4d 	bl	80026d8 <LL_RCC_HSI_IsReady>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d1f1      	bne.n	8002e28 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0308 	and.w	r3, r3, #8
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d06e      	beq.n	8002f2e <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d056      	beq.n	8002f06 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002e58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e60:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69da      	ldr	r2, [r3, #28]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f003 0310 	and.w	r3, r3, #16
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d031      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d006      	beq.n	8002e88 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d101      	bne.n	8002e88 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e1d0      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	f003 0301 	and.w	r3, r3, #1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d013      	beq.n	8002eba <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002e92:	f7ff fc67 	bl	8002764 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e96:	f7fe ffdd 	bl	8001e54 <HAL_GetTick>
 8002e9a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002e9c:	e008      	b.n	8002eb0 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e9e:	f7fe ffd9 	bl	8001e54 <HAL_GetTick>
 8002ea2:	4602      	mov	r2, r0
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	1ad3      	subs	r3, r2, r3
 8002ea8:	2b11      	cmp	r3, #17
 8002eaa:	d901      	bls.n	8002eb0 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002eac:	2303      	movs	r3, #3
 8002eae:	e1bc      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002eb0:	f7ff fc68 	bl	8002784 <LL_RCC_LSI_IsReady>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d1f1      	bne.n	8002e9e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002eba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ebe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ec2:	f023 0210 	bic.w	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ed4:	f7ff fc36 	bl	8002744 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ed8:	f7fe ffbc 	bl	8001e54 <HAL_GetTick>
 8002edc:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002ede:	e00c      	b.n	8002efa <HAL_RCC_OscConfig+0x3c2>
 8002ee0:	20000104 	.word	0x20000104
 8002ee4:	20000114 	.word	0x20000114
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ee8:	f7fe ffb4 	bl	8001e54 <HAL_GetTick>
 8002eec:	4602      	mov	r2, r0
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	1ad3      	subs	r3, r2, r3
 8002ef2:	2b11      	cmp	r3, #17
 8002ef4:	d901      	bls.n	8002efa <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	e197      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002efa:	f7ff fc43 	bl	8002784 <LL_RCC_LSI_IsReady>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d0f1      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x3b0>
 8002f04:	e013      	b.n	8002f2e <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f06:	f7ff fc2d 	bl	8002764 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f0a:	f7fe ffa3 	bl	8001e54 <HAL_GetTick>
 8002f0e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f12:	f7fe ff9f 	bl	8001e54 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b11      	cmp	r3, #17
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e182      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002f24:	f7ff fc2e 	bl	8002784 <LL_RCC_LSI_IsReady>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d1f1      	bne.n	8002f12 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 80d8 	beq.w	80030ec <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002f3c:	f7ff fb44 	bl	80025c8 <LL_PWR_IsEnabledBkUpAccess>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d113      	bne.n	8002f6e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002f46:	f7ff fb25 	bl	8002594 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f4a:	f7fe ff83 	bl	8001e54 <HAL_GetTick>
 8002f4e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002f50:	e008      	b.n	8002f64 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f52:	f7fe ff7f 	bl	8001e54 <HAL_GetTick>
 8002f56:	4602      	mov	r2, r0
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d901      	bls.n	8002f64 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002f60:	2303      	movs	r3, #3
 8002f62:	e162      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002f64:	f7ff fb30 	bl	80025c8 <LL_PWR_IsEnabledBkUpAccess>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d0f1      	beq.n	8002f52 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d07b      	beq.n	800306e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2b85      	cmp	r3, #133	@ 0x85
 8002f7c:	d003      	beq.n	8002f86 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	2b05      	cmp	r3, #5
 8002f84:	d109      	bne.n	8002f9a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002f8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002f92:	f043 0304 	orr.w	r3, r3, #4
 8002f96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f9a:	f7fe ff5b 	bl	8001e54 <HAL_GetTick>
 8002f9e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fa0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fa8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002fb4:	e00a      	b.n	8002fcc <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fb6:	f7fe ff4d 	bl	8001e54 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d901      	bls.n	8002fcc <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	e12e      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002fcc:	f7ff fba9 	bl	8002722 <LL_RCC_LSE_IsReady>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0ef      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	2b81      	cmp	r3, #129	@ 0x81
 8002fdc:	d003      	beq.n	8002fe6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b85      	cmp	r3, #133	@ 0x85
 8002fe4:	d121      	bne.n	800302a <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fe6:	f7fe ff35 	bl	8001e54 <HAL_GetTick>
 8002fea:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002fec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ff0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002ff8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ffc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003000:	e00a      	b.n	8003018 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003002:	f7fe ff27 	bl	8001e54 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003010:	4293      	cmp	r3, r2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e108      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003018:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800301c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003020:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003024:	2b00      	cmp	r3, #0
 8003026:	d0ec      	beq.n	8003002 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8003028:	e060      	b.n	80030ec <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302a:	f7fe ff13 	bl	8001e54 <HAL_GetTick>
 800302e:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003030:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003038:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800303c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003040:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003044:	e00a      	b.n	800305c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003046:	f7fe ff05 	bl	8001e54 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	697b      	ldr	r3, [r7, #20]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003054:	4293      	cmp	r3, r2
 8003056:	d901      	bls.n	800305c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8003058:	2303      	movs	r3, #3
 800305a:	e0e6      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800305c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003060:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003064:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1ec      	bne.n	8003046 <HAL_RCC_OscConfig+0x50e>
 800306c:	e03e      	b.n	80030ec <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800306e:	f7fe fef1 	bl	8001e54 <HAL_GetTick>
 8003072:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800307c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003080:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003088:	e00a      	b.n	80030a0 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308a:	f7fe fee3 	bl	8001e54 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003098:	4293      	cmp	r3, r2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e0c4      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d1ec      	bne.n	800308a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b0:	f7fe fed0 	bl	8001e54 <HAL_GetTick>
 80030b4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80030b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80030c2:	f023 0301 	bic.w	r3, r3, #1
 80030c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80030ca:	e00a      	b.n	80030e2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030cc:	f7fe fec2 	bl	8001e54 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030da:	4293      	cmp	r3, r2
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e0a3      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 80030e2:	f7ff fb1e 	bl	8002722 <LL_RCC_LSE_IsReady>
 80030e6:	4603      	mov	r3, r0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d1ef      	bne.n	80030cc <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	f000 8099 	beq.w	8003228 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	2b0c      	cmp	r3, #12
 80030fa:	d06c      	beq.n	80031d6 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003100:	2b02      	cmp	r3, #2
 8003102:	d14b      	bne.n	800319c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003104:	f7ff fc74 	bl	80029f0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003108:	f7fe fea4 	bl	8001e54 <HAL_GetTick>
 800310c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 800310e:	e008      	b.n	8003122 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003110:	f7fe fea0 	bl	8001e54 <HAL_GetTick>
 8003114:	4602      	mov	r2, r0
 8003116:	697b      	ldr	r3, [r7, #20]
 8003118:	1ad3      	subs	r3, r2, r3
 800311a:	2b0a      	cmp	r3, #10
 800311c:	d901      	bls.n	8003122 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 800311e:	2303      	movs	r3, #3
 8003120:	e083      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8003122:	f7ff fc73 	bl	8002a0c <LL_RCC_PLL_IsReady>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d1f1      	bne.n	8003110 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800312c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003130:	68da      	ldr	r2, [r3, #12]
 8003132:	4b40      	ldr	r3, [pc, #256]	@ (8003234 <HAL_RCC_OscConfig+0x6fc>)
 8003134:	4013      	ands	r3, r2
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800313e:	4311      	orrs	r1, r2
 8003140:	687a      	ldr	r2, [r7, #4]
 8003142:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003144:	0212      	lsls	r2, r2, #8
 8003146:	4311      	orrs	r1, r2
 8003148:	687a      	ldr	r2, [r7, #4]
 800314a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800314c:	4311      	orrs	r1, r2
 800314e:	687a      	ldr	r2, [r7, #4]
 8003150:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003152:	4311      	orrs	r1, r2
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003158:	430a      	orrs	r2, r1
 800315a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800315e:	4313      	orrs	r3, r2
 8003160:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003162:	f7ff fc37 	bl	80029d4 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003170:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003174:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003176:	f7fe fe6d 	bl	8001e54 <HAL_GetTick>
 800317a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317e:	f7fe fe69 	bl	8001e54 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	697b      	ldr	r3, [r7, #20]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b0a      	cmp	r3, #10
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e04c      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8003190:	f7ff fc3c 	bl	8002a0c <LL_RCC_PLL_IsReady>
 8003194:	4603      	mov	r3, r0
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f1      	beq.n	800317e <HAL_RCC_OscConfig+0x646>
 800319a:	e045      	b.n	8003228 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319c:	f7ff fc28 	bl	80029f0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a0:	f7fe fe58 	bl	8001e54 <HAL_GetTick>
 80031a4:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80031a6:	e008      	b.n	80031ba <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a8:	f7fe fe54 	bl	8001e54 <HAL_GetTick>
 80031ac:	4602      	mov	r2, r0
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	1ad3      	subs	r3, r2, r3
 80031b2:	2b0a      	cmp	r3, #10
 80031b4:	d901      	bls.n	80031ba <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80031b6:	2303      	movs	r3, #3
 80031b8:	e037      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80031ba:	f7ff fc27 	bl	8002a0c <LL_RCC_PLL_IsReady>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1f1      	bne.n	80031a8 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80031c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031c8:	68da      	ldr	r2, [r3, #12]
 80031ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003238 <HAL_RCC_OscConfig+0x700>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	60cb      	str	r3, [r1, #12]
 80031d4:	e028      	b.n	8003228 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d101      	bne.n	80031e2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e023      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 80031ea:	69bb      	ldr	r3, [r7, #24]
 80031ec:	f003 0203 	and.w	r2, r3, #3
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d115      	bne.n	8003224 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003202:	429a      	cmp	r2, r3
 8003204:	d10e      	bne.n	8003224 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8003206:	69bb      	ldr	r3, [r7, #24]
 8003208:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003210:	021b      	lsls	r3, r3, #8
 8003212:	429a      	cmp	r2, r3
 8003214:	d106      	bne.n	8003224 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8003216:	69bb      	ldr	r3, [r7, #24]
 8003218:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3720      	adds	r7, #32
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	11c1808c 	.word	0x11c1808c
 8003238:	eefefffc 	.word	0xeefefffc

0800323c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
 8003244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d101      	bne.n	8003250 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e12c      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003250:	4b98      	ldr	r3, [pc, #608]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0307 	and.w	r3, r3, #7
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	429a      	cmp	r2, r3
 800325c:	d91b      	bls.n	8003296 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325e:	4b95      	ldr	r3, [pc, #596]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f023 0207 	bic.w	r2, r3, #7
 8003266:	4993      	ldr	r1, [pc, #588]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	4313      	orrs	r3, r2
 800326c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800326e:	f7fe fdf1 	bl	8001e54 <HAL_GetTick>
 8003272:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003274:	e008      	b.n	8003288 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003276:	f7fe fded 	bl	8001e54 <HAL_GetTick>
 800327a:	4602      	mov	r2, r0
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	1ad3      	subs	r3, r2, r3
 8003280:	2b02      	cmp	r3, #2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e110      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003288:	4b8a      	ldr	r3, [pc, #552]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	683a      	ldr	r2, [r7, #0]
 8003292:	429a      	cmp	r2, r3
 8003294:	d1ef      	bne.n	8003276 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0302 	and.w	r3, r3, #2
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	689b      	ldr	r3, [r3, #8]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fb02 	bl	80028b0 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80032ac:	f7fe fdd2 	bl	8001e54 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80032b4:	f7fe fdce 	bl	8001e54 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e0f1      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80032c6:	f7ff fbdf 	bl	8002a88 <LL_RCC_IsActiveFlag_HPRE>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f1      	beq.n	80032b4 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0320 	and.w	r3, r3, #32
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d016      	beq.n	800330a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	695b      	ldr	r3, [r3, #20]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f7ff faf8 	bl	80028d6 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80032e6:	f7fe fdb5 	bl	8001e54 <HAL_GetTick>
 80032ea:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80032ec:	e008      	b.n	8003300 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80032ee:	f7fe fdb1 	bl	8001e54 <HAL_GetTick>
 80032f2:	4602      	mov	r2, r0
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e0d4      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8003300:	f7ff fbd3 	bl	8002aaa <LL_RCC_IsActiveFlag_C2HPRE>
 8003304:	4603      	mov	r3, r0
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f1      	beq.n	80032ee <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003312:	2b00      	cmp	r3, #0
 8003314:	d016      	beq.n	8003344 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	4618      	mov	r0, r3
 800331c:	f7ff faf0 	bl	8002900 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003320:	f7fe fd98 	bl	8001e54 <HAL_GetTick>
 8003324:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8003326:	e008      	b.n	800333a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003328:	f7fe fd94 	bl	8001e54 <HAL_GetTick>
 800332c:	4602      	mov	r2, r0
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	1ad3      	subs	r3, r2, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d901      	bls.n	800333a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e0b7      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800333a:	f7ff fbc8 	bl	8002ace <LL_RCC_IsActiveFlag_SHDHPRE>
 800333e:	4603      	mov	r3, r0
 8003340:	2b00      	cmp	r3, #0
 8003342:	d0f1      	beq.n	8003328 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	d016      	beq.n	800337e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	4618      	mov	r0, r3
 8003356:	f7ff fae9 	bl	800292c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800335a:	f7fe fd7b 	bl	8001e54 <HAL_GetTick>
 800335e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003360:	e008      	b.n	8003374 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003362:	f7fe fd77 	bl	8001e54 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e09a      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003374:	f7ff fbbd 	bl	8002af2 <LL_RCC_IsActiveFlag_PPRE1>
 8003378:	4603      	mov	r3, r0
 800337a:	2b00      	cmp	r3, #0
 800337c:	d0f1      	beq.n	8003362 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 0308 	and.w	r3, r3, #8
 8003386:	2b00      	cmp	r3, #0
 8003388:	d017      	beq.n	80033ba <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	691b      	ldr	r3, [r3, #16]
 800338e:	00db      	lsls	r3, r3, #3
 8003390:	4618      	mov	r0, r3
 8003392:	f7ff fade 	bl	8002952 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003396:	f7fe fd5d 	bl	8001e54 <HAL_GetTick>
 800339a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800339c:	e008      	b.n	80033b0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800339e:	f7fe fd59 	bl	8001e54 <HAL_GetTick>
 80033a2:	4602      	mov	r2, r0
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e07c      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80033b0:	f7ff fbb0 	bl	8002b14 <LL_RCC_IsActiveFlag_PPRE2>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f1      	beq.n	800339e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d043      	beq.n	800344e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d106      	bne.n	80033dc <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80033ce:	f7ff f956 	bl	800267e <LL_RCC_HSE_IsReady>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d11e      	bne.n	8003416 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80033d8:	2301      	movs	r3, #1
 80033da:	e066      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2b03      	cmp	r3, #3
 80033e2:	d106      	bne.n	80033f2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80033e4:	f7ff fb12 	bl	8002a0c <LL_RCC_PLL_IsReady>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d113      	bne.n	8003416 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e05b      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d106      	bne.n	8003408 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80033fa:	f7ff f9f0 	bl	80027de <LL_RCC_MSI_IsReady>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d108      	bne.n	8003416 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e050      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8003408:	f7ff f966 	bl	80026d8 <LL_RCC_HSI_IsReady>
 800340c:	4603      	mov	r3, r0
 800340e:	2b00      	cmp	r3, #0
 8003410:	d101      	bne.n	8003416 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e049      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	4618      	mov	r0, r3
 800341c:	f7ff fa2a 	bl	8002874 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003420:	f7fe fd18 	bl	8001e54 <HAL_GetTick>
 8003424:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003426:	e00a      	b.n	800343e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003428:	f7fe fd14 	bl	8001e54 <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	1ad3      	subs	r3, r2, r3
 8003432:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003436:	4293      	cmp	r3, r2
 8003438:	d901      	bls.n	800343e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800343a:	2303      	movs	r3, #3
 800343c:	e035      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800343e:	f7ff fa2c 	bl	800289a <LL_RCC_GetSysClkSource>
 8003442:	4602      	mov	r2, r0
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	009b      	lsls	r3, r3, #2
 800344a:	429a      	cmp	r2, r3
 800344c:	d1ec      	bne.n	8003428 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800344e:	4b19      	ldr	r3, [pc, #100]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d21b      	bcs.n	8003494 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345c:	4b15      	ldr	r3, [pc, #84]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f023 0207 	bic.w	r2, r3, #7
 8003464:	4913      	ldr	r1, [pc, #76]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	4313      	orrs	r3, r2
 800346a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800346c:	f7fe fcf2 	bl	8001e54 <HAL_GetTick>
 8003470:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003472:	e008      	b.n	8003486 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003474:	f7fe fcee 	bl	8001e54 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	2b02      	cmp	r3, #2
 8003480:	d901      	bls.n	8003486 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	e011      	b.n	80034aa <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003486:	4b0b      	ldr	r3, [pc, #44]	@ (80034b4 <HAL_RCC_ClockConfig+0x278>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0307 	and.w	r3, r3, #7
 800348e:	683a      	ldr	r2, [r7, #0]
 8003490:	429a      	cmp	r2, r3
 8003492:	d1ef      	bne.n	8003474 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003494:	f000 f8b4 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003498:	4603      	mov	r3, r0
 800349a:	4a07      	ldr	r2, [pc, #28]	@ (80034b8 <HAL_RCC_ClockConfig+0x27c>)
 800349c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800349e:	4b07      	ldr	r3, [pc, #28]	@ (80034bc <HAL_RCC_ClockConfig+0x280>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7fe fc8a 	bl	8001dbc <HAL_InitTick>
 80034a8:	4603      	mov	r3, r0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3710      	adds	r7, #16
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	58004000 	.word	0x58004000
 80034b8:	20000104 	.word	0x20000104
 80034bc:	20000114 	.word	0x20000114

080034c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034c0:	b590      	push	{r4, r7, lr}
 80034c2:	b087      	sub	sp, #28
 80034c4:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80034ca:	2300      	movs	r3, #0
 80034cc:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ce:	f7ff f9e4 	bl	800289a <LL_RCC_GetSysClkSource>
 80034d2:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034d4:	f7ff facd 	bl	8002a72 <LL_RCC_PLL_GetMainSource>
 80034d8:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d005      	beq.n	80034ec <HAL_RCC_GetSysClockFreq+0x2c>
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b0c      	cmp	r3, #12
 80034e4:	d139      	bne.n	800355a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d136      	bne.n	800355a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80034ec:	f7ff f987 	bl	80027fe <LL_RCC_MSI_IsEnabledRangeSelect>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d115      	bne.n	8003522 <HAL_RCC_GetSysClockFreq+0x62>
 80034f6:	f7ff f982 	bl	80027fe <LL_RCC_MSI_IsEnabledRangeSelect>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d106      	bne.n	800350e <HAL_RCC_GetSysClockFreq+0x4e>
 8003500:	f7ff f98d 	bl	800281e <LL_RCC_MSI_GetRange>
 8003504:	4603      	mov	r3, r0
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	f003 030f 	and.w	r3, r3, #15
 800350c:	e005      	b.n	800351a <HAL_RCC_GetSysClockFreq+0x5a>
 800350e:	f7ff f991 	bl	8002834 <LL_RCC_MSI_GetRangeAfterStandby>
 8003512:	4603      	mov	r3, r0
 8003514:	0a1b      	lsrs	r3, r3, #8
 8003516:	f003 030f 	and.w	r3, r3, #15
 800351a:	4a36      	ldr	r2, [pc, #216]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x134>)
 800351c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003520:	e014      	b.n	800354c <HAL_RCC_GetSysClockFreq+0x8c>
 8003522:	f7ff f96c 	bl	80027fe <LL_RCC_MSI_IsEnabledRangeSelect>
 8003526:	4603      	mov	r3, r0
 8003528:	2b01      	cmp	r3, #1
 800352a:	d106      	bne.n	800353a <HAL_RCC_GetSysClockFreq+0x7a>
 800352c:	f7ff f977 	bl	800281e <LL_RCC_MSI_GetRange>
 8003530:	4603      	mov	r3, r0
 8003532:	091b      	lsrs	r3, r3, #4
 8003534:	f003 030f 	and.w	r3, r3, #15
 8003538:	e005      	b.n	8003546 <HAL_RCC_GetSysClockFreq+0x86>
 800353a:	f7ff f97b 	bl	8002834 <LL_RCC_MSI_GetRangeAfterStandby>
 800353e:	4603      	mov	r3, r0
 8003540:	091b      	lsrs	r3, r3, #4
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	4a2b      	ldr	r2, [pc, #172]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x134>)
 8003548:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800354c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800354e:	68bb      	ldr	r3, [r7, #8]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d115      	bne.n	8003580 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003558:	e012      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	2b04      	cmp	r3, #4
 800355e:	d102      	bne.n	8003566 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003560:	4b25      	ldr	r3, [pc, #148]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003562:	617b      	str	r3, [r7, #20]
 8003564:	e00c      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003566:	68bb      	ldr	r3, [r7, #8]
 8003568:	2b08      	cmp	r3, #8
 800356a:	d109      	bne.n	8003580 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800356c:	f7ff f85a 	bl	8002624 <LL_RCC_HSE_IsEnabledDiv2>
 8003570:	4603      	mov	r3, r0
 8003572:	2b01      	cmp	r3, #1
 8003574:	d102      	bne.n	800357c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003576:	4b20      	ldr	r3, [pc, #128]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003578:	617b      	str	r3, [r7, #20]
 800357a:	e001      	b.n	8003580 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800357c:	4b1f      	ldr	r3, [pc, #124]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x13c>)
 800357e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003580:	f7ff f98b 	bl	800289a <LL_RCC_GetSysClkSource>
 8003584:	4603      	mov	r3, r0
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d12f      	bne.n	80035ea <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800358a:	f7ff fa72 	bl	8002a72 <LL_RCC_PLL_GetMainSource>
 800358e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b02      	cmp	r3, #2
 8003594:	d003      	beq.n	800359e <HAL_RCC_GetSysClockFreq+0xde>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b03      	cmp	r3, #3
 800359a:	d003      	beq.n	80035a4 <HAL_RCC_GetSysClockFreq+0xe4>
 800359c:	e00d      	b.n	80035ba <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800359e:	4b16      	ldr	r3, [pc, #88]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x138>)
 80035a0:	60fb      	str	r3, [r7, #12]
        break;
 80035a2:	e00d      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80035a4:	f7ff f83e 	bl	8002624 <LL_RCC_HSE_IsEnabledDiv2>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b01      	cmp	r3, #1
 80035ac:	d102      	bne.n	80035b4 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80035ae:	4b12      	ldr	r3, [pc, #72]	@ (80035f8 <HAL_RCC_GetSysClockFreq+0x138>)
 80035b0:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80035b2:	e005      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 80035b4:	4b11      	ldr	r3, [pc, #68]	@ (80035fc <HAL_RCC_GetSysClockFreq+0x13c>)
 80035b6:	60fb      	str	r3, [r7, #12]
        break;
 80035b8:	e002      	b.n	80035c0 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	60fb      	str	r3, [r7, #12]
        break;
 80035be:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80035c0:	f7ff fa35 	bl	8002a2e <LL_RCC_PLL_GetN>
 80035c4:	4602      	mov	r2, r0
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	fb03 f402 	mul.w	r4, r3, r2
 80035cc:	f7ff fa46 	bl	8002a5c <LL_RCC_PLL_GetDivider>
 80035d0:	4603      	mov	r3, r0
 80035d2:	091b      	lsrs	r3, r3, #4
 80035d4:	3301      	adds	r3, #1
 80035d6:	fbb4 f4f3 	udiv	r4, r4, r3
 80035da:	f7ff fa34 	bl	8002a46 <LL_RCC_PLL_GetR>
 80035de:	4603      	mov	r3, r0
 80035e0:	0f5b      	lsrs	r3, r3, #29
 80035e2:	3301      	adds	r3, #1
 80035e4:	fbb4 f3f3 	udiv	r3, r4, r3
 80035e8:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80035ea:	697b      	ldr	r3, [r7, #20]
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd90      	pop	{r4, r7, pc}
 80035f4:	08007068 	.word	0x08007068
 80035f8:	00f42400 	.word	0x00f42400
 80035fc:	01e84800 	.word	0x01e84800

08003600 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003600:	b598      	push	{r3, r4, r7, lr}
 8003602:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003604:	f7ff ff5c 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 8003608:	4604      	mov	r4, r0
 800360a:	f7ff f9b5 	bl	8002978 <LL_RCC_GetAHBPrescaler>
 800360e:	4603      	mov	r3, r0
 8003610:	091b      	lsrs	r3, r3, #4
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	4a03      	ldr	r2, [pc, #12]	@ (8003624 <HAL_RCC_GetHCLKFreq+0x24>)
 8003618:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800361c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003620:	4618      	mov	r0, r3
 8003622:	bd98      	pop	{r3, r4, r7, pc}
 8003624:	08007008 	.word	0x08007008

08003628 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003628:	b598      	push	{r3, r4, r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800362c:	f7ff ffe8 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003630:	4604      	mov	r4, r0
 8003632:	f7ff f9b9 	bl	80029a8 <LL_RCC_GetAPB1Prescaler>
 8003636:	4603      	mov	r3, r0
 8003638:	0a1b      	lsrs	r3, r3, #8
 800363a:	4a03      	ldr	r2, [pc, #12]	@ (8003648 <HAL_RCC_GetPCLK1Freq+0x20>)
 800363c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003640:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	bd98      	pop	{r3, r4, r7, pc}
 8003648:	08007048 	.word	0x08007048

0800364c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800364c:	b598      	push	{r3, r4, r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003650:	f7ff ffd6 	bl	8003600 <HAL_RCC_GetHCLKFreq>
 8003654:	4604      	mov	r4, r0
 8003656:	f7ff f9b2 	bl	80029be <LL_RCC_GetAPB2Prescaler>
 800365a:	4603      	mov	r3, r0
 800365c:	0adb      	lsrs	r3, r3, #11
 800365e:	4a03      	ldr	r2, [pc, #12]	@ (800366c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003664:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd98      	pop	{r3, r4, r7, pc}
 800366c:	08007048 	.word	0x08007048

08003670 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003670:	b590      	push	{r4, r7, lr}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	091b      	lsrs	r3, r3, #4
 800367c:	f003 030f 	and.w	r3, r3, #15
 8003680:	4a10      	ldr	r2, [pc, #64]	@ (80036c4 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003682:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003686:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003688:	f7ff f981 	bl	800298e <LL_RCC_GetAHB3Prescaler>
 800368c:	4603      	mov	r3, r0
 800368e:	091b      	lsrs	r3, r3, #4
 8003690:	f003 030f 	and.w	r3, r3, #15
 8003694:	4a0c      	ldr	r2, [pc, #48]	@ (80036c8 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003696:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	fbb2 f3f3 	udiv	r3, r2, r3
 80036a0:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80036a2:	68bb      	ldr	r3, [r7, #8]
 80036a4:	4a09      	ldr	r2, [pc, #36]	@ (80036cc <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80036a6:	fba2 2303 	umull	r2, r3, r2, r3
 80036aa:	0c9c      	lsrs	r4, r3, #18
 80036ac:	f7fe ff80 	bl	80025b0 <HAL_PWREx_GetVoltageRange>
 80036b0:	4603      	mov	r3, r0
 80036b2:	4619      	mov	r1, r3
 80036b4:	4620      	mov	r0, r4
 80036b6:	f000 f80b 	bl	80036d0 <RCC_SetFlashLatency>
 80036ba:	4603      	mov	r3, r0
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3714      	adds	r7, #20
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd90      	pop	{r4, r7, pc}
 80036c4:	08007068 	.word	0x08007068
 80036c8:	08007008 	.word	0x08007008
 80036cc:	431bde83 	.word	0x431bde83

080036d0 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08e      	sub	sp, #56	@ 0x38
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 80036da:	4a3a      	ldr	r2, [pc, #232]	@ (80037c4 <RCC_SetFlashLatency+0xf4>)
 80036dc:	f107 0320 	add.w	r3, r7, #32
 80036e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036e4:	6018      	str	r0, [r3, #0]
 80036e6:	3304      	adds	r3, #4
 80036e8:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80036ea:	4a37      	ldr	r2, [pc, #220]	@ (80037c8 <RCC_SetFlashLatency+0xf8>)
 80036ec:	f107 0318 	add.w	r3, r7, #24
 80036f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036f4:	6018      	str	r0, [r3, #0]
 80036f6:	3304      	adds	r3, #4
 80036f8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80036fa:	4a34      	ldr	r2, [pc, #208]	@ (80037cc <RCC_SetFlashLatency+0xfc>)
 80036fc:	f107 030c 	add.w	r3, r7, #12
 8003700:	ca07      	ldmia	r2, {r0, r1, r2}
 8003702:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003706:	2300      	movs	r3, #0
 8003708:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003710:	d11b      	bne.n	800374a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003712:	2300      	movs	r3, #0
 8003714:	633b      	str	r3, [r7, #48]	@ 0x30
 8003716:	e014      	b.n	8003742 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800371a:	005b      	lsls	r3, r3, #1
 800371c:	3338      	adds	r3, #56	@ 0x38
 800371e:	443b      	add	r3, r7
 8003720:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8003724:	461a      	mov	r2, r3
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4293      	cmp	r3, r2
 800372a:	d807      	bhi.n	800373c <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800372c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	3338      	adds	r3, #56	@ 0x38
 8003732:	443b      	add	r3, r7
 8003734:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003738:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800373a:	e021      	b.n	8003780 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800373c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800373e:	3301      	adds	r3, #1
 8003740:	633b      	str	r3, [r7, #48]	@ 0x30
 8003742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003744:	2b02      	cmp	r3, #2
 8003746:	d9e7      	bls.n	8003718 <RCC_SetFlashLatency+0x48>
 8003748:	e01a      	b.n	8003780 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800374a:	2300      	movs	r3, #0
 800374c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800374e:	e014      	b.n	800377a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003752:	005b      	lsls	r3, r3, #1
 8003754:	3338      	adds	r3, #56	@ 0x38
 8003756:	443b      	add	r3, r7
 8003758:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800375c:	461a      	mov	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4293      	cmp	r3, r2
 8003762:	d807      	bhi.n	8003774 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003766:	009b      	lsls	r3, r3, #2
 8003768:	3338      	adds	r3, #56	@ 0x38
 800376a:	443b      	add	r3, r7
 800376c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003770:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003772:	e005      	b.n	8003780 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003774:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003776:	3301      	adds	r3, #1
 8003778:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800377a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800377c:	2b02      	cmp	r3, #2
 800377e:	d9e7      	bls.n	8003750 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003780:	4b13      	ldr	r3, [pc, #76]	@ (80037d0 <RCC_SetFlashLatency+0x100>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f023 0207 	bic.w	r2, r3, #7
 8003788:	4911      	ldr	r1, [pc, #68]	@ (80037d0 <RCC_SetFlashLatency+0x100>)
 800378a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800378c:	4313      	orrs	r3, r2
 800378e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003790:	f7fe fb60 	bl	8001e54 <HAL_GetTick>
 8003794:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003796:	e008      	b.n	80037aa <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003798:	f7fe fb5c 	bl	8001e54 <HAL_GetTick>
 800379c:	4602      	mov	r2, r0
 800379e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e007      	b.n	80037ba <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80037aa:	4b09      	ldr	r3, [pc, #36]	@ (80037d0 <RCC_SetFlashLatency+0x100>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 0307 	and.w	r3, r3, #7
 80037b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d1ef      	bne.n	8003798 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3738      	adds	r7, #56	@ 0x38
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	08006fec 	.word	0x08006fec
 80037c8:	08006ff4 	.word	0x08006ff4
 80037cc:	08006ffc 	.word	0x08006ffc
 80037d0:	58004000 	.word	0x58004000

080037d4 <LL_RCC_LSE_IsReady>:
{
 80037d4:	b480      	push	{r7}
 80037d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80037d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80037dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037e0:	f003 0302 	and.w	r3, r3, #2
 80037e4:	2b02      	cmp	r3, #2
 80037e6:	d101      	bne.n	80037ec <LL_RCC_LSE_IsReady+0x18>
 80037e8:	2301      	movs	r3, #1
 80037ea:	e000      	b.n	80037ee <LL_RCC_LSE_IsReady+0x1a>
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr

080037f6 <LL_RCC_SetUSARTClockSource>:
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80037fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003802:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	0c1b      	lsrs	r3, r3, #16
 800380a:	43db      	mvns	r3, r3
 800380c:	401a      	ands	r2, r3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	b29b      	uxth	r3, r3
 8003812:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003816:	4313      	orrs	r3, r2
 8003818:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800381c:	bf00      	nop
 800381e:	370c      	adds	r7, #12
 8003820:	46bd      	mov	sp, r7
 8003822:	bc80      	pop	{r7}
 8003824:	4770      	bx	lr

08003826 <LL_RCC_SetI2SClockSource>:
{
 8003826:	b480      	push	{r7}
 8003828:	b083      	sub	sp, #12
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 800382e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003836:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800383a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	4313      	orrs	r3, r2
 8003842:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003846:	bf00      	nop
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	bc80      	pop	{r7}
 800384e:	4770      	bx	lr

08003850 <LL_RCC_SetLPUARTClockSource>:
{
 8003850:	b480      	push	{r7}
 8003852:	b083      	sub	sp, #12
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003864:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003870:	bf00      	nop
 8003872:	370c      	adds	r7, #12
 8003874:	46bd      	mov	sp, r7
 8003876:	bc80      	pop	{r7}
 8003878:	4770      	bx	lr

0800387a <LL_RCC_SetI2CClockSource>:
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003886:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	091b      	lsrs	r3, r3, #4
 800388e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003892:	43db      	mvns	r3, r3
 8003894:	401a      	ands	r2, r3
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	011b      	lsls	r3, r3, #4
 800389a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800389e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038a2:	4313      	orrs	r3, r2
 80038a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80038a8:	bf00      	nop
 80038aa:	370c      	adds	r7, #12
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr

080038b2 <LL_RCC_SetLPTIMClockSource>:
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 80038ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038be:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	0c1b      	lsrs	r3, r3, #16
 80038c6:	041b      	lsls	r3, r3, #16
 80038c8:	43db      	mvns	r3, r3
 80038ca:	401a      	ands	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	041b      	lsls	r3, r3, #16
 80038d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038d4:	4313      	orrs	r3, r2
 80038d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80038da:	bf00      	nop
 80038dc:	370c      	adds	r7, #12
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr

080038e4 <LL_RCC_SetRNGClockSource>:
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80038ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80038f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f4:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80038f8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4313      	orrs	r3, r2
 8003900:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	bc80      	pop	{r7}
 800390c:	4770      	bx	lr

0800390e <LL_RCC_SetADCClockSource>:
{
 800390e:	b480      	push	{r7}
 8003910:	b083      	sub	sp, #12
 8003912:	af00      	add	r7, sp, #0
 8003914:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003916:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800391a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800391e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003922:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4313      	orrs	r3, r2
 800392a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <LL_RCC_SetRTCClockSource>:
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003940:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003944:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003948:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800394c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4313      	orrs	r3, r2
 8003954:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr

08003962 <LL_RCC_GetRTCClockSource>:
{
 8003962:	b480      	push	{r7}
 8003964:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003966:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800396a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003972:	4618      	mov	r0, r3
 8003974:	46bd      	mov	sp, r7
 8003976:	bc80      	pop	{r7}
 8003978:	4770      	bx	lr

0800397a <LL_RCC_ForceBackupDomainReset>:
{
 800397a:	b480      	push	{r7}
 800397c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800397e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003986:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800398a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800398e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003992:	bf00      	nop
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr

0800399a <LL_RCC_ReleaseBackupDomainReset>:
{
 800399a:	b480      	push	{r7}
 800399c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800399e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80039aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80039b2:	bf00      	nop
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bc80      	pop	{r7}
 80039b8:	4770      	bx	lr
	...

080039bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b086      	sub	sp, #24
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 80039c4:	2300      	movs	r3, #0
 80039c6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 80039c8:	2300      	movs	r3, #0
 80039ca:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80039cc:	2300      	movs	r3, #0
 80039ce:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d058      	beq.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 80039dc:	f7fe fdda 	bl	8002594 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039e0:	f7fe fa38 	bl	8001e54 <HAL_GetTick>
 80039e4:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80039e6:	e009      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e8:	f7fe fa34 	bl	8001e54 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d902      	bls.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	74fb      	strb	r3, [r7, #19]
        break;
 80039fa:	e006      	b.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80039fc:	4b7b      	ldr	r3, [pc, #492]	@ (8003bec <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a08:	d1ee      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8003a0a:	7cfb      	ldrb	r3, [r7, #19]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d13c      	bne.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003a10:	f7ff ffa7 	bl	8003962 <LL_RCC_GetRTCClockSource>
 8003a14:	4602      	mov	r2, r0
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d00f      	beq.n	8003a3e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a2a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a2c:	f7ff ffa5 	bl	800397a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a30:	f7ff ffb3 	bl	800399a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003a38:	697b      	ldr	r3, [r7, #20]
 8003a3a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	f003 0302 	and.w	r3, r3, #2
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d014      	beq.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a48:	f7fe fa04 	bl	8001e54 <HAL_GetTick>
 8003a4c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a50:	f7fe fa00 	bl	8001e54 <HAL_GetTick>
 8003a54:	4602      	mov	r2, r0
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	1ad3      	subs	r3, r2, r3
 8003a5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d902      	bls.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8003a62:	2303      	movs	r3, #3
 8003a64:	74fb      	strb	r3, [r7, #19]
            break;
 8003a66:	e004      	b.n	8003a72 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003a68:	f7ff feb4 	bl	80037d4 <LL_RCC_LSE_IsReady>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d1ee      	bne.n	8003a50 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8003a72:	7cfb      	ldrb	r3, [r7, #19]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d105      	bne.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff ff5b 	bl	8003938 <LL_RCC_SetRTCClockSource>
 8003a82:	e004      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a84:	7cfb      	ldrb	r3, [r7, #19]
 8003a86:	74bb      	strb	r3, [r7, #18]
 8003a88:	e001      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8a:	7cfb      	ldrb	r3, [r7, #19]
 8003a8c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0301 	and.w	r3, r3, #1
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d004      	beq.n	8003aa4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f7ff fea9 	bl	80037f6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0302 	and.w	r3, r3, #2
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d004      	beq.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f7ff fe9e 	bl	80037f6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0320 	and.w	r3, r3, #32
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d004      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	691b      	ldr	r3, [r3, #16]
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7ff fec0 	bl	8003850 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d004      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6a1b      	ldr	r3, [r3, #32]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f7ff fee6 	bl	80038b2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d004      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7ff fedb 	bl	80038b2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d004      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fed0 	bl	80038b2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d004      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff fea9 	bl	800387a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d004      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7ff fe9e 	bl	800387a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d004      	beq.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	69db      	ldr	r3, [r3, #28]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7ff fe93 	bl	800387a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0310 	and.w	r3, r3, #16
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d011      	beq.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	68db      	ldr	r3, [r3, #12]
 8003b64:	4618      	mov	r0, r3
 8003b66:	f7ff fe5e 	bl	8003826 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b72:	d107      	bne.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003b74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b78:	68db      	ldr	r3, [r3, #12]
 8003b7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b82:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d010      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7ff fea5 	bl	80038e4 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d107      	bne.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003ba2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003bb0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d011      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff fea3 	bl	800390e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bcc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003bd0:	d107      	bne.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003bd2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003bdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8003be2:	7cbb      	ldrb	r3, [r7, #18]
}
 8003be4:	4618      	mov	r0, r3
 8003be6:	3718      	adds	r7, #24
 8003be8:	46bd      	mov	sp, r7
 8003bea:	bd80      	pop	{r7, pc}
 8003bec:	58000400 	.word	0x58000400

08003bf0 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003bf8:	4b06      	ldr	r3, [pc, #24]	@ (8003c14 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003c00:	4904      	ldr	r1, [pc, #16]	@ (8003c14 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	608b      	str	r3, [r1, #8]
}
 8003c08:	bf00      	nop
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bc80      	pop	{r7}
 8003c10:	4770      	bx	lr
 8003c12:	bf00      	nop
 8003c14:	58000400 	.word	0x58000400

08003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003c1c:	4b05      	ldr	r3, [pc, #20]	@ (8003c34 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c22:	4a04      	ldr	r2, [pc, #16]	@ (8003c34 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8003c24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003c2c:	bf00      	nop
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bc80      	pop	{r7}
 8003c32:	4770      	bx	lr
 8003c34:	58000400 	.word	0x58000400

08003c38 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003c3c:	4b05      	ldr	r3, [pc, #20]	@ (8003c54 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c42:	4a04      	ldr	r2, [pc, #16]	@ (8003c54 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003c44:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003c48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003c4c:	bf00      	nop
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bc80      	pop	{r7}
 8003c52:	4770      	bx	lr
 8003c54:	58000400 	.word	0x58000400

08003c58 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003c5c:	4b03      	ldr	r3, [pc, #12]	@ (8003c6c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8003c5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003c62:	619a      	str	r2, [r3, #24]
}
 8003c64:	bf00      	nop
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bc80      	pop	{r7}
 8003c6a:	4770      	bx	lr
 8003c6c:	58000400 	.word	0x58000400

08003c70 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8003c74:	4b06      	ldr	r3, [pc, #24]	@ (8003c90 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d101      	bne.n	8003c84 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8003c80:	2301      	movs	r3, #1
 8003c82:	e000      	b.n	8003c86 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	58000400 	.word	0x58000400

08003c94 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003c98:	4b06      	ldr	r3, [pc, #24]	@ (8003cb4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	f003 0304 	and.w	r3, r3, #4
 8003ca0:	2b04      	cmp	r3, #4
 8003ca2:	d101      	bne.n	8003ca8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e000      	b.n	8003caa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8003ca8:	2300      	movs	r3, #0
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop
 8003cb4:	58000400 	.word	0x58000400

08003cb8 <LL_RCC_RF_DisableReset>:
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8003cbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003cc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003cc8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003ccc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	bc80      	pop	{r7}
 8003cd6:	4770      	bx	lr

08003cd8 <LL_RCC_IsRFUnderReset>:
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003cdc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ce0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ce8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003cec:	d101      	bne.n	8003cf2 <LL_RCC_IsRFUnderReset+0x1a>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <LL_RCC_IsRFUnderReset+0x1c>
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bc80      	pop	{r7}
 8003cfa:	4770      	bx	lr

08003cfc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003d04:	4b06      	ldr	r3, [pc, #24]	@ (8003d20 <LL_EXTI_EnableIT_32_63+0x24>)
 8003d06:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8003d0a:	4905      	ldr	r1, [pc, #20]	@ (8003d20 <LL_EXTI_EnableIT_32_63+0x24>)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003d14:	bf00      	nop
 8003d16:	370c      	adds	r7, #12
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bc80      	pop	{r7}
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	58000800 	.word	0x58000800

08003d24 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d103      	bne.n	8003d3a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	73fb      	strb	r3, [r7, #15]
    return status;
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
 8003d38:	e052      	b.n	8003de0 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	799b      	ldrb	r3, [r3, #6]
 8003d42:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8003d44:	7bbb      	ldrb	r3, [r7, #14]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d002      	beq.n	8003d50 <HAL_SUBGHZ_Init+0x2c>
 8003d4a:	7bbb      	ldrb	r3, [r7, #14]
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d109      	bne.n	8003d64 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fc ff0a 	bl	8000b70 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8003d5c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003d60:	f7ff ffcc 	bl	8003cfc <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8003d64:	7bbb      	ldrb	r3, [r7, #14]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d126      	bne.n	8003db8 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2202      	movs	r2, #2
 8003d6e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8003d70:	f7ff ffa2 	bl	8003cb8 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003d74:	4b1c      	ldr	r3, [pc, #112]	@ (8003de8 <HAL_SUBGHZ_Init+0xc4>)
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	4613      	mov	r3, r2
 8003d7a:	00db      	lsls	r3, r3, #3
 8003d7c:	1a9b      	subs	r3, r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	0cdb      	lsrs	r3, r3, #19
 8003d82:	2264      	movs	r2, #100	@ 0x64
 8003d84:	fb02 f303 	mul.w	r3, r2, r3
 8003d88:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d105      	bne.n	8003d9c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2201      	movs	r2, #1
 8003d98:	609a      	str	r2, [r3, #8]
        break;
 8003d9a:	e007      	b.n	8003dac <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8003da2:	f7ff ff99 	bl	8003cd8 <LL_RCC_IsRFUnderReset>
 8003da6:	4603      	mov	r3, r0
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1ee      	bne.n	8003d8a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003dac:	f7ff ff34 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8003db0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003db4:	f7ff ff1c 	bl	8003bf0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8003db8:	f7ff ff4e 	bl	8003c58 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8003dbc:	7bfb      	ldrb	r3, [r7, #15]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d10a      	bne.n	8003dd8 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fa12 	bl	80041f0 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	719a      	strb	r2, [r3, #6]

  return status;
 8003dde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}
 8003de8:	20000104 	.word	0x20000104

08003dec <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b086      	sub	sp, #24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	607a      	str	r2, [r7, #4]
 8003df6:	461a      	mov	r2, r3
 8003df8:	460b      	mov	r3, r1
 8003dfa:	817b      	strh	r3, [r7, #10]
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	799b      	ldrb	r3, [r3, #6]
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d14a      	bne.n	8003ea0 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	795b      	ldrb	r3, [r3, #5]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e045      	b.n	8003ea2 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003e22:	68f8      	ldr	r0, [r7, #12]
 8003e24:	f000 fab2 	bl	800438c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003e28:	f7ff ff06 	bl	8003c38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003e2c:	210d      	movs	r1, #13
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f9fe 	bl	8004230 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003e34:	897b      	ldrh	r3, [r7, #10]
 8003e36:	0a1b      	lsrs	r3, r3, #8
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	b2db      	uxtb	r3, r3
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	68f8      	ldr	r0, [r7, #12]
 8003e40:	f000 f9f6 	bl	8004230 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003e44:	897b      	ldrh	r3, [r7, #10]
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	4619      	mov	r1, r3
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 f9f0 	bl	8004230 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003e50:	2300      	movs	r3, #0
 8003e52:	82bb      	strh	r3, [r7, #20]
 8003e54:	e00a      	b.n	8003e6c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003e56:	8abb      	ldrh	r3, [r7, #20]
 8003e58:	687a      	ldr	r2, [r7, #4]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	4619      	mov	r1, r3
 8003e60:	68f8      	ldr	r0, [r7, #12]
 8003e62:	f000 f9e5 	bl	8004230 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003e66:	8abb      	ldrh	r3, [r7, #20]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	82bb      	strh	r3, [r7, #20]
 8003e6c:	8aba      	ldrh	r2, [r7, #20]
 8003e6e:	893b      	ldrh	r3, [r7, #8]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	d3f0      	bcc.n	8003e56 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003e74:	f7ff fed0 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 faab 	bl	80043d4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d002      	beq.n	8003e8c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	75fb      	strb	r3, [r7, #23]
 8003e8a:	e001      	b.n	8003e90 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2201      	movs	r2, #1
 8003e94:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	715a      	strb	r2, [r3, #5]

    return status;
 8003e9c:	7dfb      	ldrb	r3, [r7, #23]
 8003e9e:	e000      	b.n	8003ea2 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8003ea0:	2302      	movs	r3, #2
  }
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b088      	sub	sp, #32
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	60f8      	str	r0, [r7, #12]
 8003eb2:	607a      	str	r2, [r7, #4]
 8003eb4:	461a      	mov	r2, r3
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	817b      	strh	r3, [r7, #10]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	799b      	ldrb	r3, [r3, #6]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d14a      	bne.n	8003f62 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	795b      	ldrb	r3, [r3, #5]
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d101      	bne.n	8003ed8 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8003ed4:	2302      	movs	r3, #2
 8003ed6:	e045      	b.n	8003f64 <HAL_SUBGHZ_ReadRegisters+0xba>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2201      	movs	r2, #1
 8003edc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fa54 	bl	800438c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003ee4:	f7ff fea8 	bl	8003c38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003ee8:	211d      	movs	r1, #29
 8003eea:	68f8      	ldr	r0, [r7, #12]
 8003eec:	f000 f9a0 	bl	8004230 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003ef0:	897b      	ldrh	r3, [r7, #10]
 8003ef2:	0a1b      	lsrs	r3, r3, #8
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	4619      	mov	r1, r3
 8003efa:	68f8      	ldr	r0, [r7, #12]
 8003efc:	f000 f998 	bl	8004230 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003f00:	897b      	ldrh	r3, [r7, #10]
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	4619      	mov	r1, r3
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 f992 	bl	8004230 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	68f8      	ldr	r0, [r7, #12]
 8003f10:	f000 f98e 	bl	8004230 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003f14:	2300      	movs	r3, #0
 8003f16:	82fb      	strh	r3, [r7, #22]
 8003f18:	e009      	b.n	8003f2e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003f1a:	69b9      	ldr	r1, [r7, #24]
 8003f1c:	68f8      	ldr	r0, [r7, #12]
 8003f1e:	f000 f9dd 	bl	80042dc <SUBGHZSPI_Receive>
      pData++;
 8003f22:	69bb      	ldr	r3, [r7, #24]
 8003f24:	3301      	adds	r3, #1
 8003f26:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003f28:	8afb      	ldrh	r3, [r7, #22]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	82fb      	strh	r3, [r7, #22]
 8003f2e:	8afa      	ldrh	r2, [r7, #22]
 8003f30:	893b      	ldrh	r3, [r7, #8]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d3f1      	bcc.n	8003f1a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003f36:	f7ff fe6f 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 fa4a 	bl	80043d4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d002      	beq.n	8003f4e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	77fb      	strb	r3, [r7, #31]
 8003f4c:	e001      	b.n	8003f52 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	2201      	movs	r2, #1
 8003f56:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	715a      	strb	r2, [r3, #5]

    return status;
 8003f5e:	7ffb      	ldrb	r3, [r7, #31]
 8003f60:	e000      	b.n	8003f64 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003f62:	2302      	movs	r3, #2
  }
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	3720      	adds	r7, #32
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}

08003f6c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	60f8      	str	r0, [r7, #12]
 8003f74:	607a      	str	r2, [r7, #4]
 8003f76:	461a      	mov	r2, r3
 8003f78:	460b      	mov	r3, r1
 8003f7a:	72fb      	strb	r3, [r7, #11]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	799b      	ldrb	r3, [r3, #6]
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d14a      	bne.n	8004020 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	795b      	ldrb	r3, [r3, #5]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e045      	b.n	8004022 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f000 f9f5 	bl	800438c <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8003fa2:	7afb      	ldrb	r3, [r7, #11]
 8003fa4:	2b84      	cmp	r3, #132	@ 0x84
 8003fa6:	d002      	beq.n	8003fae <HAL_SUBGHZ_ExecSetCmd+0x42>
 8003fa8:	7afb      	ldrb	r3, [r7, #11]
 8003faa:	2b94      	cmp	r3, #148	@ 0x94
 8003fac:	d103      	bne.n	8003fb6 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	711a      	strb	r2, [r3, #4]
 8003fb4:	e002      	b.n	8003fbc <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003fbc:	f7ff fe3c 	bl	8003c38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003fc0:	7afb      	ldrb	r3, [r7, #11]
 8003fc2:	4619      	mov	r1, r3
 8003fc4:	68f8      	ldr	r0, [r7, #12]
 8003fc6:	f000 f933 	bl	8004230 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003fca:	2300      	movs	r3, #0
 8003fcc:	82bb      	strh	r3, [r7, #20]
 8003fce:	e00a      	b.n	8003fe6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003fd0:	8abb      	ldrh	r3, [r7, #20]
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	4413      	add	r3, r2
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	4619      	mov	r1, r3
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f928 	bl	8004230 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003fe0:	8abb      	ldrh	r3, [r7, #20]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	82bb      	strh	r3, [r7, #20]
 8003fe6:	8aba      	ldrh	r2, [r7, #20]
 8003fe8:	893b      	ldrh	r3, [r7, #8]
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d3f0      	bcc.n	8003fd0 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003fee:	f7ff fe13 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8003ff2:	7afb      	ldrb	r3, [r7, #11]
 8003ff4:	2b84      	cmp	r3, #132	@ 0x84
 8003ff6:	d002      	beq.n	8003ffe <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 f9eb 	bl	80043d4 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	75fb      	strb	r3, [r7, #23]
 800400a:	e001      	b.n	8004010 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800400c:	2300      	movs	r3, #0
 800400e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2201      	movs	r2, #1
 8004014:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2200      	movs	r2, #0
 800401a:	715a      	strb	r2, [r3, #5]

    return status;
 800401c:	7dfb      	ldrb	r3, [r7, #23]
 800401e:	e000      	b.n	8004022 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8004020:	2302      	movs	r3, #2
  }
}
 8004022:	4618      	mov	r0, r3
 8004024:	3718      	adds	r7, #24
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b088      	sub	sp, #32
 800402e:	af00      	add	r7, sp, #0
 8004030:	60f8      	str	r0, [r7, #12]
 8004032:	607a      	str	r2, [r7, #4]
 8004034:	461a      	mov	r2, r3
 8004036:	460b      	mov	r3, r1
 8004038:	72fb      	strb	r3, [r7, #11]
 800403a:	4613      	mov	r3, r2
 800403c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	799b      	ldrb	r3, [r3, #6]
 8004046:	b2db      	uxtb	r3, r3
 8004048:	2b01      	cmp	r3, #1
 800404a:	d13d      	bne.n	80040c8 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	795b      	ldrb	r3, [r3, #5]
 8004050:	2b01      	cmp	r3, #1
 8004052:	d101      	bne.n	8004058 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8004054:	2302      	movs	r3, #2
 8004056:	e038      	b.n	80040ca <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2201      	movs	r2, #1
 800405c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f000 f994 	bl	800438c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8004064:	f7ff fde8 	bl	8003c38 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8004068:	7afb      	ldrb	r3, [r7, #11]
 800406a:	4619      	mov	r1, r3
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 f8df 	bl	8004230 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8004072:	2100      	movs	r1, #0
 8004074:	68f8      	ldr	r0, [r7, #12]
 8004076:	f000 f8db 	bl	8004230 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800407a:	2300      	movs	r3, #0
 800407c:	82fb      	strh	r3, [r7, #22]
 800407e:	e009      	b.n	8004094 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8004080:	69b9      	ldr	r1, [r7, #24]
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 f92a 	bl	80042dc <SUBGHZSPI_Receive>
      pData++;
 8004088:	69bb      	ldr	r3, [r7, #24]
 800408a:	3301      	adds	r3, #1
 800408c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800408e:	8afb      	ldrh	r3, [r7, #22]
 8004090:	3301      	adds	r3, #1
 8004092:	82fb      	strh	r3, [r7, #22]
 8004094:	8afa      	ldrh	r2, [r7, #22]
 8004096:	893b      	ldrh	r3, [r7, #8]
 8004098:	429a      	cmp	r2, r3
 800409a:	d3f1      	bcc.n	8004080 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800409c:	f7ff fdbc 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f000 f997 	bl	80043d4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	77fb      	strb	r3, [r7, #31]
 80040b2:	e001      	b.n	80040b8 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 80040b4:	2300      	movs	r3, #0
 80040b6:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2201      	movs	r2, #1
 80040bc:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	715a      	strb	r2, [r3, #5]

    return status;
 80040c4:	7ffb      	ldrb	r3, [r7, #31]
 80040c6:	e000      	b.n	80040ca <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
  }
}
 80040ca:	4618      	mov	r0, r3
 80040cc:	3720      	adds	r7, #32
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}

080040d2 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 80040d2:	b580      	push	{r7, lr}
 80040d4:	b084      	sub	sp, #16
 80040d6:	af00      	add	r7, sp, #0
 80040d8:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 80040da:	2300      	movs	r3, #0
 80040dc:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 80040de:	f107 020c 	add.w	r2, r7, #12
 80040e2:	2302      	movs	r3, #2
 80040e4:	2112      	movs	r1, #18
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f7ff ff9f 	bl	800402a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 80040ec:	7b3b      	ldrb	r3, [r7, #12]
 80040ee:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 80040f0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	b21a      	sxth	r2, r3
 80040f8:	7b7b      	ldrb	r3, [r7, #13]
 80040fa:	b21b      	sxth	r3, r3
 80040fc:	4313      	orrs	r3, r2
 80040fe:	b21b      	sxth	r3, r3
 8004100:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8004102:	f107 020c 	add.w	r2, r7, #12
 8004106:	2302      	movs	r3, #2
 8004108:	2102      	movs	r1, #2
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff ff2e 	bl	8003f6c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8004110:	89fb      	ldrh	r3, [r7, #14]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d002      	beq.n	8004120 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	f7fd fd6c 	bl	8001bf8 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004120:	89fb      	ldrh	r3, [r7, #14]
 8004122:	085b      	lsrs	r3, r3, #1
 8004124:	f003 0301 	and.w	r3, r3, #1
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 800412c:	89fb      	ldrh	r3, [r7, #14]
 800412e:	099b      	lsrs	r3, r3, #6
 8004130:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8004134:	2b00      	cmp	r3, #0
 8004136:	d102      	bne.n	800413e <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f7fd fd6b 	bl	8001c14 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800413e:	89fb      	ldrh	r3, [r7, #14]
 8004140:	089b      	lsrs	r3, r3, #2
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7fd fdba 	bl	8001cc4 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8004150:	89fb      	ldrh	r3, [r7, #14]
 8004152:	08db      	lsrs	r3, r3, #3
 8004154:	f003 0301 	and.w	r3, r3, #1
 8004158:	2b00      	cmp	r3, #0
 800415a:	d002      	beq.n	8004162 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f7fd fdbf 	bl	8001ce0 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8004162:	89fb      	ldrh	r3, [r7, #14]
 8004164:	091b      	lsrs	r3, r3, #4
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d002      	beq.n	8004174 <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7fd fdc4 	bl	8001cfc <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8004174:	89fb      	ldrh	r3, [r7, #14]
 8004176:	095b      	lsrs	r3, r3, #5
 8004178:	f003 0301 	and.w	r3, r3, #1
 800417c:	2b00      	cmp	r3, #0
 800417e:	d002      	beq.n	8004186 <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7fd fd91 	bl	8001ca8 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8004186:	89fb      	ldrh	r3, [r7, #14]
 8004188:	099b      	lsrs	r3, r3, #6
 800418a:	f003 0301 	and.w	r3, r3, #1
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f7fd fd4c 	bl	8001c30 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8004198:	89fb      	ldrh	r3, [r7, #14]
 800419a:	09db      	lsrs	r3, r3, #7
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d00e      	beq.n	80041c2 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 80041a4:	89fb      	ldrh	r3, [r7, #14]
 80041a6:	0a1b      	lsrs	r3, r3, #8
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d004      	beq.n	80041ba <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 80041b0:	2101      	movs	r1, #1
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f7fd fd4a 	bl	8001c4c <HAL_SUBGHZ_CADStatusCallback>
 80041b8:	e003      	b.n	80041c2 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 80041ba:	2100      	movs	r1, #0
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7fd fd45 	bl	8001c4c <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 80041c2:	89fb      	ldrh	r3, [r7, #14]
 80041c4:	0a5b      	lsrs	r3, r3, #9
 80041c6:	f003 0301 	and.w	r3, r3, #1
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d002      	beq.n	80041d4 <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f7fd fd5a 	bl	8001c88 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 80041d4:	89fb      	ldrh	r3, [r7, #14]
 80041d6:	0b9b      	lsrs	r3, r3, #14
 80041d8:	f003 0301 	and.w	r3, r3, #1
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d002      	beq.n	80041e6 <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f7fd fd99 	bl	8001d18 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 80041e6:	bf00      	nop
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
	...

080041f0 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80041f8:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a0b      	ldr	r2, [pc, #44]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 80041fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004202:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004204:	4a09      	ldr	r2, [pc, #36]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 800420c:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800420e:	4b07      	ldr	r3, [pc, #28]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 8004210:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004214:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8004216:	4b05      	ldr	r3, [pc, #20]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	4a04      	ldr	r2, [pc, #16]	@ (800422c <SUBGHZSPI_Init+0x3c>)
 800421c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004220:	6013      	str	r3, [r2, #0]
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr
 800422c:	58010000 	.word	0x58010000

08004230 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	460b      	mov	r3, r1
 800423a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004240:	4b23      	ldr	r3, [pc, #140]	@ (80042d0 <SUBGHZSPI_Transmit+0xa0>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4613      	mov	r3, r2
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	1a9b      	subs	r3, r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	0cdb      	lsrs	r3, r3, #19
 800424e:	2264      	movs	r2, #100	@ 0x64
 8004250:	fb02 f303 	mul.w	r3, r2, r3
 8004254:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d105      	bne.n	8004268 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	609a      	str	r2, [r3, #8]
      break;
 8004266:	e008      	b.n	800427a <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	3b01      	subs	r3, #1
 800426c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800426e:	4b19      	ldr	r3, [pc, #100]	@ (80042d4 <SUBGHZSPI_Transmit+0xa4>)
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b02      	cmp	r3, #2
 8004278:	d1ed      	bne.n	8004256 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800427a:	4b17      	ldr	r3, [pc, #92]	@ (80042d8 <SUBGHZSPI_Transmit+0xa8>)
 800427c:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	78fa      	ldrb	r2, [r7, #3]
 8004282:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004284:	4b12      	ldr	r3, [pc, #72]	@ (80042d0 <SUBGHZSPI_Transmit+0xa0>)
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	4613      	mov	r3, r2
 800428a:	00db      	lsls	r3, r3, #3
 800428c:	1a9b      	subs	r3, r3, r2
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	0cdb      	lsrs	r3, r3, #19
 8004292:	2264      	movs	r2, #100	@ 0x64
 8004294:	fb02 f303 	mul.w	r3, r2, r3
 8004298:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d105      	bne.n	80042ac <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2201      	movs	r2, #1
 80042a8:	609a      	str	r2, [r3, #8]
      break;
 80042aa:	e008      	b.n	80042be <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	3b01      	subs	r3, #1
 80042b0:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80042b2:	4b08      	ldr	r3, [pc, #32]	@ (80042d4 <SUBGHZSPI_Transmit+0xa4>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d1ed      	bne.n	800429a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80042be:	4b05      	ldr	r3, [pc, #20]	@ (80042d4 <SUBGHZSPI_Transmit+0xa4>)
 80042c0:	68db      	ldr	r3, [r3, #12]

  return status;
 80042c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	371c      	adds	r7, #28
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bc80      	pop	{r7}
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	20000104 	.word	0x20000104
 80042d4:	58010000 	.word	0x58010000
 80042d8:	5801000c 	.word	0x5801000c

080042dc <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80042dc:	b480      	push	{r7}
 80042de:	b087      	sub	sp, #28
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
 80042e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042e6:	2300      	movs	r3, #0
 80042e8:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80042ea:	4b25      	ldr	r3, [pc, #148]	@ (8004380 <SUBGHZSPI_Receive+0xa4>)
 80042ec:	681a      	ldr	r2, [r3, #0]
 80042ee:	4613      	mov	r3, r2
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	1a9b      	subs	r3, r3, r2
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	0cdb      	lsrs	r3, r3, #19
 80042f8:	2264      	movs	r2, #100	@ 0x64
 80042fa:	fb02 f303 	mul.w	r3, r2, r3
 80042fe:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d105      	bne.n	8004312 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2201      	movs	r2, #1
 800430e:	609a      	str	r2, [r3, #8]
      break;
 8004310:	e008      	b.n	8004324 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	3b01      	subs	r3, #1
 8004316:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004318:	4b1a      	ldr	r3, [pc, #104]	@ (8004384 <SUBGHZSPI_Receive+0xa8>)
 800431a:	689b      	ldr	r3, [r3, #8]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b02      	cmp	r3, #2
 8004322:	d1ed      	bne.n	8004300 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004324:	4b18      	ldr	r3, [pc, #96]	@ (8004388 <SUBGHZSPI_Receive+0xac>)
 8004326:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	22ff      	movs	r2, #255	@ 0xff
 800432c:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800432e:	4b14      	ldr	r3, [pc, #80]	@ (8004380 <SUBGHZSPI_Receive+0xa4>)
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	4613      	mov	r3, r2
 8004334:	00db      	lsls	r3, r3, #3
 8004336:	1a9b      	subs	r3, r3, r2
 8004338:	009b      	lsls	r3, r3, #2
 800433a:	0cdb      	lsrs	r3, r3, #19
 800433c:	2264      	movs	r2, #100	@ 0x64
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d105      	bne.n	8004356 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2201      	movs	r2, #1
 8004352:	609a      	str	r2, [r3, #8]
      break;
 8004354:	e008      	b.n	8004368 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	3b01      	subs	r3, #1
 800435a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800435c:	4b09      	ldr	r3, [pc, #36]	@ (8004384 <SUBGHZSPI_Receive+0xa8>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	f003 0301 	and.w	r3, r3, #1
 8004364:	2b01      	cmp	r3, #1
 8004366:	d1ed      	bne.n	8004344 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8004368:	4b06      	ldr	r3, [pc, #24]	@ (8004384 <SUBGHZSPI_Receive+0xa8>)
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	b2da      	uxtb	r2, r3
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	701a      	strb	r2, [r3, #0]

  return status;
 8004372:	7dfb      	ldrb	r3, [r7, #23]
}
 8004374:	4618      	mov	r0, r3
 8004376:	371c      	adds	r7, #28
 8004378:	46bd      	mov	sp, r7
 800437a:	bc80      	pop	{r7}
 800437c:	4770      	bx	lr
 800437e:	bf00      	nop
 8004380:	20000104 	.word	0x20000104
 8004384:	58010000 	.word	0x58010000
 8004388:	5801000c 	.word	0x5801000c

0800438c <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	791b      	ldrb	r3, [r3, #4]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d111      	bne.n	80043c0 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 800439c:	4b0c      	ldr	r3, [pc, #48]	@ (80043d0 <SUBGHZ_CheckDeviceReady+0x44>)
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	4613      	mov	r3, r2
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	4413      	add	r3, r2
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	0c1b      	lsrs	r3, r3, #16
 80043aa:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80043ac:	f7ff fc44 	bl	8003c38 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3b01      	subs	r3, #1
 80043b4:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1f9      	bne.n	80043b0 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80043bc:	f7ff fc2c 	bl	8003c18 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f807 	bl	80043d4 <SUBGHZ_WaitOnBusy>
 80043c6:	4603      	mov	r3, r0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000104 	.word	0x20000104

080043d4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b086      	sub	sp, #24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80043dc:	2300      	movs	r3, #0
 80043de:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80043e0:	4b12      	ldr	r3, [pc, #72]	@ (800442c <SUBGHZ_WaitOnBusy+0x58>)
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	4613      	mov	r3, r2
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	4413      	add	r3, r2
 80043ea:	00db      	lsls	r3, r3, #3
 80043ec:	0d1b      	lsrs	r3, r3, #20
 80043ee:	2264      	movs	r2, #100	@ 0x64
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80043f6:	f7ff fc4d 	bl	8003c94 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80043fa:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d105      	bne.n	800440e <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2202      	movs	r2, #2
 800440a:	609a      	str	r2, [r3, #8]
      break;
 800440c:	e009      	b.n	8004422 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	3b01      	subs	r3, #1
 8004412:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004414:	f7ff fc2c 	bl	8003c70 <LL_PWR_IsActiveFlag_RFBUSYS>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	4013      	ands	r3, r2
 800441e:	2b01      	cmp	r3, #1
 8004420:	d0e9      	beq.n	80043f6 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004422:	7dfb      	ldrb	r3, [r7, #23]
}
 8004424:	4618      	mov	r0, r3
 8004426:	3718      	adds	r7, #24
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	20000104 	.word	0x20000104

08004430 <LL_RCC_GetUSARTClockSource>:
{
 8004430:	b480      	push	{r7}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004438:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800443c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	401a      	ands	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	041b      	lsls	r3, r3, #16
 8004448:	4313      	orrs	r3, r2
}
 800444a:	4618      	mov	r0, r3
 800444c:	370c      	adds	r7, #12
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <LL_RCC_GetLPUARTClockSource>:
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800445c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004460:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	4013      	ands	r3, r2
}
 8004468:	4618      	mov	r0, r3
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	bc80      	pop	{r7}
 8004470:	4770      	bx	lr

08004472 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004472:	b580      	push	{r7, lr}
 8004474:	b082      	sub	sp, #8
 8004476:	af00      	add	r7, sp, #0
 8004478:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d101      	bne.n	8004484 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004480:	2301      	movs	r3, #1
 8004482:	e042      	b.n	800450a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800448a:	2b00      	cmp	r3, #0
 800448c:	d106      	bne.n	800449c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2200      	movs	r2, #0
 8004492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f7fc fc36 	bl	8000d08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2224      	movs	r2, #36	@ 0x24
 80044a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681a      	ldr	r2, [r3, #0]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f022 0201 	bic.w	r2, r2, #1
 80044b2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d002      	beq.n	80044c2 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f000 feb1 	bl	8005224 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80044c2:	6878      	ldr	r0, [r7, #4]
 80044c4:	f000 fc3a 	bl	8004d3c <UART_SetConfig>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d101      	bne.n	80044d2 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e01b      	b.n	800450a <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044e0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	689a      	ldr	r2, [r3, #8]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044f0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f042 0201 	orr.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 ff2f 	bl	8005366 <UART_CheckIdleState>
 8004508:	4603      	mov	r3, r0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}

08004512 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004512:	b580      	push	{r7, lr}
 8004514:	b08a      	sub	sp, #40	@ 0x28
 8004516:	af02      	add	r7, sp, #8
 8004518:	60f8      	str	r0, [r7, #12]
 800451a:	60b9      	str	r1, [r7, #8]
 800451c:	603b      	str	r3, [r7, #0]
 800451e:	4613      	mov	r3, r2
 8004520:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004528:	2b20      	cmp	r3, #32
 800452a:	d173      	bne.n	8004614 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_UART_Transmit+0x26>
 8004532:	88fb      	ldrh	r3, [r7, #6]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d101      	bne.n	800453c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e06c      	b.n	8004616 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2200      	movs	r2, #0
 8004540:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2221      	movs	r2, #33	@ 0x21
 8004548:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800454c:	f7fd fc82 	bl	8001e54 <HAL_GetTick>
 8004550:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	88fa      	ldrh	r2, [r7, #6]
 8004556:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	88fa      	ldrh	r2, [r7, #6]
 800455e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800456a:	d108      	bne.n	800457e <HAL_UART_Transmit+0x6c>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	691b      	ldr	r3, [r3, #16]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d104      	bne.n	800457e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004574:	2300      	movs	r3, #0
 8004576:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	61bb      	str	r3, [r7, #24]
 800457c:	e003      	b.n	8004586 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004582:	2300      	movs	r3, #0
 8004584:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004586:	e02c      	b.n	80045e2 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	2200      	movs	r2, #0
 8004590:	2180      	movs	r1, #128	@ 0x80
 8004592:	68f8      	ldr	r0, [r7, #12]
 8004594:	f000 ff35 	bl	8005402 <UART_WaitOnFlagUntilTimeout>
 8004598:	4603      	mov	r3, r0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d001      	beq.n	80045a2 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800459e:	2303      	movs	r3, #3
 80045a0:	e039      	b.n	8004616 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d10b      	bne.n	80045c0 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80045a8:	69bb      	ldr	r3, [r7, #24]
 80045aa:	881b      	ldrh	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80045b8:	69bb      	ldr	r3, [r7, #24]
 80045ba:	3302      	adds	r3, #2
 80045bc:	61bb      	str	r3, [r7, #24]
 80045be:	e007      	b.n	80045d0 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	781a      	ldrb	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80045ca:	69fb      	ldr	r3, [r7, #28]
 80045cc:	3301      	adds	r3, #1
 80045ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80045d6:	b29b      	uxth	r3, r3
 80045d8:	3b01      	subs	r3, #1
 80045da:	b29a      	uxth	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80045e8:	b29b      	uxth	r3, r3
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1cc      	bne.n	8004588 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2200      	movs	r2, #0
 80045f6:	2140      	movs	r1, #64	@ 0x40
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 ff02 	bl	8005402 <UART_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e006      	b.n	8004616 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2220      	movs	r2, #32
 800460c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	e000      	b.n	8004616 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004614:	2302      	movs	r3, #2
  }
}
 8004616:	4618      	mov	r0, r3
 8004618:	3720      	adds	r7, #32
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
	...

08004620 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b08a      	sub	sp, #40	@ 0x28
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	4613      	mov	r3, r2
 800462c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004634:	2b20      	cmp	r3, #32
 8004636:	d137      	bne.n	80046a8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004638:	68bb      	ldr	r3, [r7, #8]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_UART_Receive_IT+0x24>
 800463e:	88fb      	ldrh	r3, [r7, #6]
 8004640:	2b00      	cmp	r3, #0
 8004642:	d101      	bne.n	8004648 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004644:	2301      	movs	r3, #1
 8004646:	e030      	b.n	80046aa <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2200      	movs	r2, #0
 800464c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a18      	ldr	r2, [pc, #96]	@ (80046b4 <HAL_UART_Receive_IT+0x94>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d01f      	beq.n	8004698 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d018      	beq.n	8004698 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	e853 3f00 	ldrex	r3, [r3]
 8004672:	613b      	str	r3, [r7, #16]
   return(result);
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800467a:	627b      	str	r3, [r7, #36]	@ 0x24
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	461a      	mov	r2, r3
 8004682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004684:	623b      	str	r3, [r7, #32]
 8004686:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004688:	69f9      	ldr	r1, [r7, #28]
 800468a:	6a3a      	ldr	r2, [r7, #32]
 800468c:	e841 2300 	strex	r3, r2, [r1]
 8004690:	61bb      	str	r3, [r7, #24]
   return(result);
 8004692:	69bb      	ldr	r3, [r7, #24]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1e6      	bne.n	8004666 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004698:	88fb      	ldrh	r3, [r7, #6]
 800469a:	461a      	mov	r2, r3
 800469c:	68b9      	ldr	r1, [r7, #8]
 800469e:	68f8      	ldr	r0, [r7, #12]
 80046a0:	f000 ff7e 	bl	80055a0 <UART_Start_Receive_IT>
 80046a4:	4603      	mov	r3, r0
 80046a6:	e000      	b.n	80046aa <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046a8:	2302      	movs	r3, #2
  }
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3728      	adds	r7, #40	@ 0x28
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
 80046b2:	bf00      	nop
 80046b4:	40008000 	.word	0x40008000

080046b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b0ba      	sub	sp, #232	@ 0xe8
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	689b      	ldr	r3, [r3, #8]
 80046da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80046de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80046e2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80046e6:	4013      	ands	r3, r2
 80046e8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80046ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d11b      	bne.n	800472c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80046f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046f8:	f003 0320 	and.w	r3, r3, #32
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d015      	beq.n	800472c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004704:	f003 0320 	and.w	r3, r3, #32
 8004708:	2b00      	cmp	r3, #0
 800470a:	d105      	bne.n	8004718 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800470c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004710:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004714:	2b00      	cmp	r3, #0
 8004716:	d009      	beq.n	800472c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471c:	2b00      	cmp	r3, #0
 800471e:	f000 82e3 	beq.w	8004ce8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	4798      	blx	r3
      }
      return;
 800472a:	e2dd      	b.n	8004ce8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800472c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 8123 	beq.w	800497c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004736:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800473a:	4b8d      	ldr	r3, [pc, #564]	@ (8004970 <HAL_UART_IRQHandler+0x2b8>)
 800473c:	4013      	ands	r3, r2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d106      	bne.n	8004750 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004742:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004746:	4b8b      	ldr	r3, [pc, #556]	@ (8004974 <HAL_UART_IRQHandler+0x2bc>)
 8004748:	4013      	ands	r3, r2
 800474a:	2b00      	cmp	r3, #0
 800474c:	f000 8116 	beq.w	800497c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004750:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b00      	cmp	r3, #0
 800475a:	d011      	beq.n	8004780 <HAL_UART_IRQHandler+0xc8>
 800475c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004760:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00b      	beq.n	8004780 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2201      	movs	r2, #1
 800476e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004776:	f043 0201 	orr.w	r2, r3, #1
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004784:	f003 0302 	and.w	r3, r3, #2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d011      	beq.n	80047b0 <HAL_UART_IRQHandler+0xf8>
 800478c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d00b      	beq.n	80047b0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2202      	movs	r2, #2
 800479e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047a6:	f043 0204 	orr.w	r2, r3, #4
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047b4:	f003 0304 	and.w	r3, r3, #4
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d011      	beq.n	80047e0 <HAL_UART_IRQHandler+0x128>
 80047bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d00b      	beq.n	80047e0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2204      	movs	r2, #4
 80047ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047d6:	f043 0202 	orr.w	r2, r3, #2
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80047e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047e4:	f003 0308 	and.w	r3, r3, #8
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d017      	beq.n	800481c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80047ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80047f0:	f003 0320 	and.w	r3, r3, #32
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d105      	bne.n	8004804 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80047f8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80047fc:	4b5c      	ldr	r3, [pc, #368]	@ (8004970 <HAL_UART_IRQHandler+0x2b8>)
 80047fe:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00b      	beq.n	800481c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	2208      	movs	r2, #8
 800480a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004812:	f043 0208 	orr.w	r2, r3, #8
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800481c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004820:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004824:	2b00      	cmp	r3, #0
 8004826:	d012      	beq.n	800484e <HAL_UART_IRQHandler+0x196>
 8004828:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800482c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d00c      	beq.n	800484e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800483c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004844:	f043 0220 	orr.w	r2, r3, #32
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8249 	beq.w	8004cec <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800485a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800485e:	f003 0320 	and.w	r3, r3, #32
 8004862:	2b00      	cmp	r3, #0
 8004864:	d013      	beq.n	800488e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800486a:	f003 0320 	and.w	r3, r3, #32
 800486e:	2b00      	cmp	r3, #0
 8004870:	d105      	bne.n	800487e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004872:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004876:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800487a:	2b00      	cmp	r3, #0
 800487c:	d007      	beq.n	800488e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004882:	2b00      	cmp	r3, #0
 8004884:	d003      	beq.n	800488e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004894:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a2:	2b40      	cmp	r3, #64	@ 0x40
 80048a4:	d005      	beq.n	80048b2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80048a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d054      	beq.n	800495c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f000 ff94 	bl	80057e0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c2:	2b40      	cmp	r3, #64	@ 0x40
 80048c4:	d146      	bne.n	8004954 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3308      	adds	r3, #8
 80048cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048d4:	e853 3f00 	ldrex	r3, [r3]
 80048d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80048e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	3308      	adds	r3, #8
 80048ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80048f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80048f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80048fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004902:	e841 2300 	strex	r3, r2, [r1]
 8004906:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800490a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1d9      	bne.n	80048c6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004918:	2b00      	cmp	r3, #0
 800491a:	d017      	beq.n	800494c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004922:	4a15      	ldr	r2, [pc, #84]	@ (8004978 <HAL_UART_IRQHandler+0x2c0>)
 8004924:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800492c:	4618      	mov	r0, r3
 800492e:	f7fd fc5a 	bl	80021e6 <HAL_DMA_Abort_IT>
 8004932:	4603      	mov	r3, r0
 8004934:	2b00      	cmp	r3, #0
 8004936:	d019      	beq.n	800496c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800493e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8004946:	4610      	mov	r0, r2
 8004948:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800494a:	e00f      	b.n	800496c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800494c:	6878      	ldr	r0, [r7, #4]
 800494e:	f000 f9e0 	bl	8004d12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004952:	e00b      	b.n	800496c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f000 f9dc 	bl	8004d12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800495a:	e007      	b.n	800496c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800495c:	6878      	ldr	r0, [r7, #4]
 800495e:	f000 f9d8 	bl	8004d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800496a:	e1bf      	b.n	8004cec <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800496c:	bf00      	nop
    return;
 800496e:	e1bd      	b.n	8004cec <HAL_UART_IRQHandler+0x634>
 8004970:	10000001 	.word	0x10000001
 8004974:	04000120 	.word	0x04000120
 8004978:	080058ab 	.word	0x080058ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004980:	2b01      	cmp	r3, #1
 8004982:	f040 8153 	bne.w	8004c2c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800498a:	f003 0310 	and.w	r3, r3, #16
 800498e:	2b00      	cmp	r3, #0
 8004990:	f000 814c 	beq.w	8004c2c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004994:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004998:	f003 0310 	and.w	r3, r3, #16
 800499c:	2b00      	cmp	r3, #0
 800499e:	f000 8145 	beq.w	8004c2c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	2210      	movs	r2, #16
 80049a8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	689b      	ldr	r3, [r3, #8]
 80049b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b4:	2b40      	cmp	r3, #64	@ 0x40
 80049b6:	f040 80bb 	bne.w	8004b30 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049c8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 818f 	beq.w	8004cf0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80049d8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049dc:	429a      	cmp	r2, r3
 80049de:	f080 8187 	bcs.w	8004cf0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049e8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 0320 	and.w	r3, r3, #32
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f040 8087 	bne.w	8004b0e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a08:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a0c:	e853 3f00 	ldrex	r3, [r3]
 8004a10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a1c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	461a      	mov	r2, r3
 8004a26:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a2a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a2e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a32:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a36:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a3a:	e841 2300 	strex	r3, r2, [r1]
 8004a3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1da      	bne.n	8004a00 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	3308      	adds	r3, #8
 8004a50:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a54:	e853 3f00 	ldrex	r3, [r3]
 8004a58:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a5c:	f023 0301 	bic.w	r3, r3, #1
 8004a60:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	3308      	adds	r3, #8
 8004a6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a6e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a72:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a74:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a76:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a7a:	e841 2300 	strex	r3, r2, [r1]
 8004a7e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1e1      	bne.n	8004a4a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	3308      	adds	r3, #8
 8004a8c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a90:	e853 3f00 	ldrex	r3, [r3]
 8004a94:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004a96:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004a98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a9c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	3308      	adds	r3, #8
 8004aa6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004aaa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004aac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ab0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ab2:	e841 2300 	strex	r3, r2, [r1]
 8004ab6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ab8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d1e3      	bne.n	8004a86 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2220      	movs	r2, #32
 8004ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ad4:	e853 3f00 	ldrex	r3, [r3]
 8004ad8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ada:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004adc:	f023 0310 	bic.w	r3, r3, #16
 8004ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	461a      	mov	r2, r3
 8004aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004aee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004af0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004af2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004af4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004af6:	e841 2300 	strex	r3, r2, [r1]
 8004afa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004afc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1e4      	bne.n	8004acc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f7fd fb0e 	bl	800212a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2202      	movs	r2, #2
 8004b12:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004b20:	b29b      	uxth	r3, r3
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	4619      	mov	r1, r3
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 f8fb 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004b2e:	e0df      	b.n	8004cf0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80d1 	beq.w	8004cf4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8004b52:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f000 80cc 	beq.w	8004cf4 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b64:	e853 3f00 	ldrex	r3, [r3]
 8004b68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004b6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004b7e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b80:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004b84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b86:	e841 2300 	strex	r3, r2, [r1]
 8004b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1e4      	bne.n	8004b5c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	3308      	adds	r3, #8
 8004b98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b9c:	e853 3f00 	ldrex	r3, [r3]
 8004ba0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ba2:	6a3b      	ldr	r3, [r7, #32]
 8004ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ba8:	f023 0301 	bic.w	r3, r3, #1
 8004bac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	3308      	adds	r3, #8
 8004bb6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004bba:	633a      	str	r2, [r7, #48]	@ 0x30
 8004bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bc2:	e841 2300 	strex	r3, r2, [r1]
 8004bc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1e1      	bne.n	8004b92 <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	e853 3f00 	ldrex	r3, [r3]
 8004bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0310 	bic.w	r3, r3, #16
 8004bf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c04:	61fb      	str	r3, [r7, #28]
 8004c06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c08:	69b9      	ldr	r1, [r7, #24]
 8004c0a:	69fa      	ldr	r2, [r7, #28]
 8004c0c:	e841 2300 	strex	r3, r2, [r1]
 8004c10:	617b      	str	r3, [r7, #20]
   return(result);
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d1e4      	bne.n	8004be2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2202      	movs	r2, #2
 8004c1c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c22:	4619      	mov	r1, r3
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f87d 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c2a:	e063      	b.n	8004cf4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004c2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00e      	beq.n	8004c56 <HAL_UART_IRQHandler+0x59e>
 8004c38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c3c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004c4c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	f001 fb88 	bl	8006364 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c54:	e051      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d014      	beq.n	8004c8c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d105      	bne.n	8004c7a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8004c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d008      	beq.n	8004c8c <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d03a      	beq.n	8004cf8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	4798      	blx	r3
    }
    return;
 8004c8a:	e035      	b.n	8004cf8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004c8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d009      	beq.n	8004cac <HAL_UART_IRQHandler+0x5f4>
 8004c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fe16 	bl	80058d6 <UART_EndTransmit_IT>
    return;
 8004caa:	e026      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8004cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d009      	beq.n	8004ccc <HAL_UART_IRQHandler+0x614>
 8004cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cbc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004cc4:	6878      	ldr	r0, [r7, #4]
 8004cc6:	f001 fb5f 	bl	8006388 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004cca:	e016      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8004ccc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cd0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d010      	beq.n	8004cfa <HAL_UART_IRQHandler+0x642>
 8004cd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	da0c      	bge.n	8004cfa <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f001 fb48 	bl	8006376 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004ce6:	e008      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
      return;
 8004ce8:	bf00      	nop
 8004cea:	e006      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
    return;
 8004cec:	bf00      	nop
 8004cee:	e004      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
      return;
 8004cf0:	bf00      	nop
 8004cf2:	e002      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
      return;
 8004cf4:	bf00      	nop
 8004cf6:	e000      	b.n	8004cfa <HAL_UART_IRQHandler+0x642>
    return;
 8004cf8:	bf00      	nop
  }
}
 8004cfa:	37e8      	adds	r7, #232	@ 0xe8
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d00:	b480      	push	{r7}
 8004d02:	b083      	sub	sp, #12
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d08:	bf00      	nop
 8004d0a:	370c      	adds	r7, #12
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004d30:	bf00      	nop
 8004d32:	370c      	adds	r7, #12
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
	...

08004d3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d40:	b08c      	sub	sp, #48	@ 0x30
 8004d42:	af00      	add	r7, sp, #0
 8004d44:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d4c:	697b      	ldr	r3, [r7, #20]
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	431a      	orrs	r2, r3
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	431a      	orrs	r2, r3
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	4b94      	ldr	r3, [pc, #592]	@ (8004fbc <UART_SetConfig+0x280>)
 8004d6c:	4013      	ands	r3, r2
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d74:	430b      	orrs	r3, r1
 8004d76:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	68da      	ldr	r2, [r3, #12]
 8004d86:	697b      	ldr	r3, [r7, #20]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	699b      	ldr	r3, [r3, #24]
 8004d92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004d94:	697b      	ldr	r3, [r7, #20]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a89      	ldr	r2, [pc, #548]	@ (8004fc0 <UART_SetConfig+0x284>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d004      	beq.n	8004da8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	6a1b      	ldr	r3, [r3, #32]
 8004da2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004da4:	4313      	orrs	r3, r2
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004db2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	6812      	ldr	r2, [r2, #0]
 8004dba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	f023 010f 	bic.w	r1, r3, #15
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a7a      	ldr	r2, [pc, #488]	@ (8004fc4 <UART_SetConfig+0x288>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d127      	bne.n	8004e30 <UART_SetConfig+0xf4>
 8004de0:	2003      	movs	r0, #3
 8004de2:	f7ff fb25 	bl	8004430 <LL_RCC_GetUSARTClockSource>
 8004de6:	4603      	mov	r3, r0
 8004de8:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 8004dec:	2b03      	cmp	r3, #3
 8004dee:	d81b      	bhi.n	8004e28 <UART_SetConfig+0xec>
 8004df0:	a201      	add	r2, pc, #4	@ (adr r2, 8004df8 <UART_SetConfig+0xbc>)
 8004df2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df6:	bf00      	nop
 8004df8:	08004e09 	.word	0x08004e09
 8004dfc:	08004e19 	.word	0x08004e19
 8004e00:	08004e11 	.word	0x08004e11
 8004e04:	08004e21 	.word	0x08004e21
 8004e08:	2301      	movs	r3, #1
 8004e0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e0e:	e080      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e10:	2302      	movs	r3, #2
 8004e12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e16:	e07c      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e18:	2304      	movs	r3, #4
 8004e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e1e:	e078      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e20:	2308      	movs	r3, #8
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e26:	e074      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e28:	2310      	movs	r3, #16
 8004e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e2e:	e070      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e30:	697b      	ldr	r3, [r7, #20]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a64      	ldr	r2, [pc, #400]	@ (8004fc8 <UART_SetConfig+0x28c>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d138      	bne.n	8004eac <UART_SetConfig+0x170>
 8004e3a:	200c      	movs	r0, #12
 8004e3c:	f7ff faf8 	bl	8004430 <LL_RCC_GetUSARTClockSource>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8004e46:	2b0c      	cmp	r3, #12
 8004e48:	d82c      	bhi.n	8004ea4 <UART_SetConfig+0x168>
 8004e4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004e50 <UART_SetConfig+0x114>)
 8004e4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e50:	08004e85 	.word	0x08004e85
 8004e54:	08004ea5 	.word	0x08004ea5
 8004e58:	08004ea5 	.word	0x08004ea5
 8004e5c:	08004ea5 	.word	0x08004ea5
 8004e60:	08004e95 	.word	0x08004e95
 8004e64:	08004ea5 	.word	0x08004ea5
 8004e68:	08004ea5 	.word	0x08004ea5
 8004e6c:	08004ea5 	.word	0x08004ea5
 8004e70:	08004e8d 	.word	0x08004e8d
 8004e74:	08004ea5 	.word	0x08004ea5
 8004e78:	08004ea5 	.word	0x08004ea5
 8004e7c:	08004ea5 	.word	0x08004ea5
 8004e80:	08004e9d 	.word	0x08004e9d
 8004e84:	2300      	movs	r3, #0
 8004e86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e8a:	e042      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e8c:	2302      	movs	r3, #2
 8004e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e92:	e03e      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e94:	2304      	movs	r3, #4
 8004e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e9a:	e03a      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004e9c:	2308      	movs	r3, #8
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea2:	e036      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004ea4:	2310      	movs	r3, #16
 8004ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eaa:	e032      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a43      	ldr	r2, [pc, #268]	@ (8004fc0 <UART_SetConfig+0x284>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d12a      	bne.n	8004f0c <UART_SetConfig+0x1d0>
 8004eb6:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004eba:	f7ff facb 	bl	8004454 <LL_RCC_GetLPUARTClockSource>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ec4:	d01a      	beq.n	8004efc <UART_SetConfig+0x1c0>
 8004ec6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eca:	d81b      	bhi.n	8004f04 <UART_SetConfig+0x1c8>
 8004ecc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ed0:	d00c      	beq.n	8004eec <UART_SetConfig+0x1b0>
 8004ed2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ed6:	d815      	bhi.n	8004f04 <UART_SetConfig+0x1c8>
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d003      	beq.n	8004ee4 <UART_SetConfig+0x1a8>
 8004edc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee0:	d008      	beq.n	8004ef4 <UART_SetConfig+0x1b8>
 8004ee2:	e00f      	b.n	8004f04 <UART_SetConfig+0x1c8>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eea:	e012      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004eec:	2302      	movs	r3, #2
 8004eee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ef2:	e00e      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004ef4:	2304      	movs	r3, #4
 8004ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004efa:	e00a      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004efc:	2308      	movs	r3, #8
 8004efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f02:	e006      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004f04:	2310      	movs	r3, #16
 8004f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f0a:	e002      	b.n	8004f12 <UART_SetConfig+0x1d6>
 8004f0c:	2310      	movs	r3, #16
 8004f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a2a      	ldr	r2, [pc, #168]	@ (8004fc0 <UART_SetConfig+0x284>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	f040 80a4 	bne.w	8005066 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004f22:	2b08      	cmp	r3, #8
 8004f24:	d823      	bhi.n	8004f6e <UART_SetConfig+0x232>
 8004f26:	a201      	add	r2, pc, #4	@ (adr r2, 8004f2c <UART_SetConfig+0x1f0>)
 8004f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f2c:	08004f51 	.word	0x08004f51
 8004f30:	08004f6f 	.word	0x08004f6f
 8004f34:	08004f59 	.word	0x08004f59
 8004f38:	08004f6f 	.word	0x08004f6f
 8004f3c:	08004f5f 	.word	0x08004f5f
 8004f40:	08004f6f 	.word	0x08004f6f
 8004f44:	08004f6f 	.word	0x08004f6f
 8004f48:	08004f6f 	.word	0x08004f6f
 8004f4c:	08004f67 	.word	0x08004f67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f50:	f7fe fb6a 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 8004f54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f56:	e010      	b.n	8004f7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f58:	4b1c      	ldr	r3, [pc, #112]	@ (8004fcc <UART_SetConfig+0x290>)
 8004f5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f5c:	e00d      	b.n	8004f7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f5e:	f7fe faaf 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 8004f62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004f64:	e009      	b.n	8004f7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004f6c:	e005      	b.n	8004f7a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004f78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	f000 8137 	beq.w	80051f0 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f86:	4a12      	ldr	r2, [pc, #72]	@ (8004fd0 <UART_SetConfig+0x294>)
 8004f88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004f8c:	461a      	mov	r2, r3
 8004f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f90:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	4613      	mov	r3, r2
 8004f9c:	005b      	lsls	r3, r3, #1
 8004f9e:	4413      	add	r3, r2
 8004fa0:	69ba      	ldr	r2, [r7, #24]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d305      	bcc.n	8004fb2 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004fac:	69ba      	ldr	r2, [r7, #24]
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d910      	bls.n	8004fd4 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004fb8:	e11a      	b.n	80051f0 <UART_SetConfig+0x4b4>
 8004fba:	bf00      	nop
 8004fbc:	cfff69f3 	.word	0xcfff69f3
 8004fc0:	40008000 	.word	0x40008000
 8004fc4:	40013800 	.word	0x40013800
 8004fc8:	40004400 	.word	0x40004400
 8004fcc:	00f42400 	.word	0x00f42400
 8004fd0:	080070b0 	.word	0x080070b0
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	60bb      	str	r3, [r7, #8]
 8004fda:	60fa      	str	r2, [r7, #12]
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fe0:	4a8e      	ldr	r2, [pc, #568]	@ (800521c <UART_SetConfig+0x4e0>)
 8004fe2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fe6:	b29b      	uxth	r3, r3
 8004fe8:	2200      	movs	r2, #0
 8004fea:	603b      	str	r3, [r7, #0]
 8004fec:	607a      	str	r2, [r7, #4]
 8004fee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ff2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ff6:	f7fb f91b 	bl	8000230 <__aeabi_uldivmod>
 8004ffa:	4602      	mov	r2, r0
 8004ffc:	460b      	mov	r3, r1
 8004ffe:	4610      	mov	r0, r2
 8005000:	4619      	mov	r1, r3
 8005002:	f04f 0200 	mov.w	r2, #0
 8005006:	f04f 0300 	mov.w	r3, #0
 800500a:	020b      	lsls	r3, r1, #8
 800500c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005010:	0202      	lsls	r2, r0, #8
 8005012:	6979      	ldr	r1, [r7, #20]
 8005014:	6849      	ldr	r1, [r1, #4]
 8005016:	0849      	lsrs	r1, r1, #1
 8005018:	2000      	movs	r0, #0
 800501a:	460c      	mov	r4, r1
 800501c:	4605      	mov	r5, r0
 800501e:	eb12 0804 	adds.w	r8, r2, r4
 8005022:	eb43 0905 	adc.w	r9, r3, r5
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	469a      	mov	sl, r3
 800502e:	4693      	mov	fp, r2
 8005030:	4652      	mov	r2, sl
 8005032:	465b      	mov	r3, fp
 8005034:	4640      	mov	r0, r8
 8005036:	4649      	mov	r1, r9
 8005038:	f7fb f8fa 	bl	8000230 <__aeabi_uldivmod>
 800503c:	4602      	mov	r2, r0
 800503e:	460b      	mov	r3, r1
 8005040:	4613      	mov	r3, r2
 8005042:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005044:	6a3b      	ldr	r3, [r7, #32]
 8005046:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800504a:	d308      	bcc.n	800505e <UART_SetConfig+0x322>
 800504c:	6a3b      	ldr	r3, [r7, #32]
 800504e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005052:	d204      	bcs.n	800505e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	6a3a      	ldr	r2, [r7, #32]
 800505a:	60da      	str	r2, [r3, #12]
 800505c:	e0c8      	b.n	80051f0 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800505e:	2301      	movs	r3, #1
 8005060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005064:	e0c4      	b.n	80051f0 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800506e:	d167      	bne.n	8005140 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8005070:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005074:	2b08      	cmp	r3, #8
 8005076:	d828      	bhi.n	80050ca <UART_SetConfig+0x38e>
 8005078:	a201      	add	r2, pc, #4	@ (adr r2, 8005080 <UART_SetConfig+0x344>)
 800507a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800507e:	bf00      	nop
 8005080:	080050a5 	.word	0x080050a5
 8005084:	080050ad 	.word	0x080050ad
 8005088:	080050b5 	.word	0x080050b5
 800508c:	080050cb 	.word	0x080050cb
 8005090:	080050bb 	.word	0x080050bb
 8005094:	080050cb 	.word	0x080050cb
 8005098:	080050cb 	.word	0x080050cb
 800509c:	080050cb 	.word	0x080050cb
 80050a0:	080050c3 	.word	0x080050c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050a4:	f7fe fac0 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 80050a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050aa:	e014      	b.n	80050d6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050ac:	f7fe face 	bl	800364c <HAL_RCC_GetPCLK2Freq>
 80050b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050b2:	e010      	b.n	80050d6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050b4:	4b5a      	ldr	r3, [pc, #360]	@ (8005220 <UART_SetConfig+0x4e4>)
 80050b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050b8:	e00d      	b.n	80050d6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ba:	f7fe fa01 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 80050be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050c0:	e009      	b.n	80050d6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050c8:	e005      	b.n	80050d6 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 80050ca:	2300      	movs	r3, #0
 80050cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80050d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80050d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f000 8089 	beq.w	80051f0 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e2:	4a4e      	ldr	r2, [pc, #312]	@ (800521c <UART_SetConfig+0x4e0>)
 80050e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050e8:	461a      	mov	r2, r3
 80050ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80050f0:	005a      	lsls	r2, r3, #1
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	441a      	add	r2, r3
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005102:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005104:	6a3b      	ldr	r3, [r7, #32]
 8005106:	2b0f      	cmp	r3, #15
 8005108:	d916      	bls.n	8005138 <UART_SetConfig+0x3fc>
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005110:	d212      	bcs.n	8005138 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005112:	6a3b      	ldr	r3, [r7, #32]
 8005114:	b29b      	uxth	r3, r3
 8005116:	f023 030f 	bic.w	r3, r3, #15
 800511a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800511c:	6a3b      	ldr	r3, [r7, #32]
 800511e:	085b      	lsrs	r3, r3, #1
 8005120:	b29b      	uxth	r3, r3
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	b29a      	uxth	r2, r3
 8005128:	8bfb      	ldrh	r3, [r7, #30]
 800512a:	4313      	orrs	r3, r2
 800512c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	8bfa      	ldrh	r2, [r7, #30]
 8005134:	60da      	str	r2, [r3, #12]
 8005136:	e05b      	b.n	80051f0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800513e:	e057      	b.n	80051f0 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005140:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005144:	2b08      	cmp	r3, #8
 8005146:	d828      	bhi.n	800519a <UART_SetConfig+0x45e>
 8005148:	a201      	add	r2, pc, #4	@ (adr r2, 8005150 <UART_SetConfig+0x414>)
 800514a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514e:	bf00      	nop
 8005150:	08005175 	.word	0x08005175
 8005154:	0800517d 	.word	0x0800517d
 8005158:	08005185 	.word	0x08005185
 800515c:	0800519b 	.word	0x0800519b
 8005160:	0800518b 	.word	0x0800518b
 8005164:	0800519b 	.word	0x0800519b
 8005168:	0800519b 	.word	0x0800519b
 800516c:	0800519b 	.word	0x0800519b
 8005170:	08005193 	.word	0x08005193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005174:	f7fe fa58 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 8005178:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800517a:	e014      	b.n	80051a6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800517c:	f7fe fa66 	bl	800364c <HAL_RCC_GetPCLK2Freq>
 8005180:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005182:	e010      	b.n	80051a6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005184:	4b26      	ldr	r3, [pc, #152]	@ (8005220 <UART_SetConfig+0x4e4>)
 8005186:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005188:	e00d      	b.n	80051a6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800518a:	f7fe f999 	bl	80034c0 <HAL_RCC_GetSysClockFreq>
 800518e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005190:	e009      	b.n	80051a6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005196:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005198:	e005      	b.n	80051a6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051a4:	bf00      	nop
    }

    if (pclk != 0U)
 80051a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d021      	beq.n	80051f0 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b0:	4a1a      	ldr	r2, [pc, #104]	@ (800521c <UART_SetConfig+0x4e0>)
 80051b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051b6:	461a      	mov	r2, r3
 80051b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	085b      	lsrs	r3, r3, #1
 80051c4:	441a      	add	r2, r3
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80051ce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051d0:	6a3b      	ldr	r3, [r7, #32]
 80051d2:	2b0f      	cmp	r3, #15
 80051d4:	d909      	bls.n	80051ea <UART_SetConfig+0x4ae>
 80051d6:	6a3b      	ldr	r3, [r7, #32]
 80051d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051dc:	d205      	bcs.n	80051ea <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	b29a      	uxth	r2, r3
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	60da      	str	r2, [r3, #12]
 80051e8:	e002      	b.n	80051f0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2200      	movs	r2, #0
 8005204:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2200      	movs	r2, #0
 800520a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800520c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8005210:	4618      	mov	r0, r3
 8005212:	3730      	adds	r7, #48	@ 0x30
 8005214:	46bd      	mov	sp, r7
 8005216:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800521a:	bf00      	nop
 800521c:	080070b0 	.word	0x080070b0
 8005220:	00f42400 	.word	0x00f42400

08005224 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005230:	f003 0308 	and.w	r3, r3, #8
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005252:	f003 0301 	and.w	r3, r3, #1
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00a      	beq.n	8005270 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00a      	beq.n	8005292 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	685b      	ldr	r3, [r3, #4]
 8005282:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	430a      	orrs	r2, r1
 8005290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005296:	f003 0304 	and.w	r3, r3, #4
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	430a      	orrs	r2, r1
 80052b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00a      	beq.n	80052d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	430a      	orrs	r2, r1
 80052f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80052fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005300:	2b00      	cmp	r3, #0
 8005302:	d01a      	beq.n	800533a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	430a      	orrs	r2, r1
 8005318:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005322:	d10a      	bne.n	800533a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685b      	ldr	r3, [r3, #4]
 800532a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	430a      	orrs	r2, r1
 8005338:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00a      	beq.n	800535c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	605a      	str	r2, [r3, #4]
  }
}
 800535c:	bf00      	nop
 800535e:	370c      	adds	r7, #12
 8005360:	46bd      	mov	sp, r7
 8005362:	bc80      	pop	{r7}
 8005364:	4770      	bx	lr

08005366 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005366:	b580      	push	{r7, lr}
 8005368:	b086      	sub	sp, #24
 800536a:	af02      	add	r7, sp, #8
 800536c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005376:	f7fc fd6d 	bl	8001e54 <HAL_GetTick>
 800537a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0308 	and.w	r3, r3, #8
 8005386:	2b08      	cmp	r3, #8
 8005388:	d10e      	bne.n	80053a8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800538a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800538e:	9300      	str	r3, [sp, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2200      	movs	r2, #0
 8005394:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f000 f832 	bl	8005402 <UART_WaitOnFlagUntilTimeout>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053a4:	2303      	movs	r3, #3
 80053a6:	e028      	b.n	80053fa <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 0304 	and.w	r3, r3, #4
 80053b2:	2b04      	cmp	r3, #4
 80053b4:	d10e      	bne.n	80053d4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053b6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053ba:	9300      	str	r3, [sp, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	2200      	movs	r2, #0
 80053c0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 f81c 	bl	8005402 <UART_WaitOnFlagUntilTimeout>
 80053ca:	4603      	mov	r3, r0
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d001      	beq.n	80053d4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80053d0:	2303      	movs	r3, #3
 80053d2:	e012      	b.n	80053fa <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2220      	movs	r2, #32
 80053d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2220      	movs	r2, #32
 80053e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2200      	movs	r2, #0
 80053ee:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3710      	adds	r7, #16
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}

08005402 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005402:	b580      	push	{r7, lr}
 8005404:	b09c      	sub	sp, #112	@ 0x70
 8005406:	af00      	add	r7, sp, #0
 8005408:	60f8      	str	r0, [r7, #12]
 800540a:	60b9      	str	r1, [r7, #8]
 800540c:	603b      	str	r3, [r7, #0]
 800540e:	4613      	mov	r3, r2
 8005410:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005412:	e0af      	b.n	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005414:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005416:	f1b3 3fff 	cmp.w	r3, #4294967295
 800541a:	f000 80ab 	beq.w	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800541e:	f7fc fd19 	bl	8001e54 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800542a:	429a      	cmp	r2, r3
 800542c:	d302      	bcc.n	8005434 <UART_WaitOnFlagUntilTimeout+0x32>
 800542e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005430:	2b00      	cmp	r3, #0
 8005432:	d140      	bne.n	80054b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800543a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800543c:	e853 3f00 	ldrex	r3, [r3]
 8005440:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005442:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005444:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005448:	667b      	str	r3, [r7, #100]	@ 0x64
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	461a      	mov	r2, r3
 8005450:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005452:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005454:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005456:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005458:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800545a:	e841 2300 	strex	r3, r2, [r1]
 800545e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005460:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1e6      	bne.n	8005434 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	3308      	adds	r3, #8
 800546c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005470:	e853 3f00 	ldrex	r3, [r3]
 8005474:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005476:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005478:	f023 0301 	bic.w	r3, r3, #1
 800547c:	663b      	str	r3, [r7, #96]	@ 0x60
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	3308      	adds	r3, #8
 8005484:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005486:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005488:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800548a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800548c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800548e:	e841 2300 	strex	r3, r2, [r1]
 8005492:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005494:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1e5      	bne.n	8005466 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2220      	movs	r2, #32
 80054a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2200      	movs	r2, #0
 80054ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80054b2:	2303      	movs	r3, #3
 80054b4:	e06f      	b.n	8005596 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0304 	and.w	r3, r3, #4
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d057      	beq.n	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	2b80      	cmp	r3, #128	@ 0x80
 80054c8:	d054      	beq.n	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	2b40      	cmp	r3, #64	@ 0x40
 80054ce:	d051      	beq.n	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	69db      	ldr	r3, [r3, #28]
 80054d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054de:	d149      	bne.n	8005574 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054f2:	e853 3f00 	ldrex	r3, [r3]
 80054f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80054f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054fa:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80054fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	461a      	mov	r2, r3
 8005506:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005508:	637b      	str	r3, [r7, #52]	@ 0x34
 800550a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800550c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800550e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005510:	e841 2300 	strex	r3, r2, [r1]
 8005514:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005518:	2b00      	cmp	r3, #0
 800551a:	d1e6      	bne.n	80054ea <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3308      	adds	r3, #8
 8005522:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	e853 3f00 	ldrex	r3, [r3]
 800552a:	613b      	str	r3, [r7, #16]
   return(result);
 800552c:	693b      	ldr	r3, [r7, #16]
 800552e:	f023 0301 	bic.w	r3, r3, #1
 8005532:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	3308      	adds	r3, #8
 800553a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800553c:	623a      	str	r2, [r7, #32]
 800553e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005540:	69f9      	ldr	r1, [r7, #28]
 8005542:	6a3a      	ldr	r2, [r7, #32]
 8005544:	e841 2300 	strex	r3, r2, [r1]
 8005548:	61bb      	str	r3, [r7, #24]
   return(result);
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b00      	cmp	r3, #0
 800554e:	d1e5      	bne.n	800551c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2220      	movs	r2, #32
 8005554:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e010      	b.n	8005596 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	69da      	ldr	r2, [r3, #28]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	4013      	ands	r3, r2
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	bf0c      	ite	eq
 8005584:	2301      	moveq	r3, #1
 8005586:	2300      	movne	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	461a      	mov	r2, r3
 800558c:	79fb      	ldrb	r3, [r7, #7]
 800558e:	429a      	cmp	r2, r3
 8005590:	f43f af40 	beq.w	8005414 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005594:	2300      	movs	r3, #0
}
 8005596:	4618      	mov	r0, r3
 8005598:	3770      	adds	r7, #112	@ 0x70
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
	...

080055a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b0a3      	sub	sp, #140	@ 0x8c
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	4613      	mov	r3, r2
 80055ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	68ba      	ldr	r2, [r7, #8]
 80055b2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	88fa      	ldrh	r2, [r7, #6]
 80055b8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	88fa      	ldrh	r2, [r7, #6]
 80055c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	2200      	movs	r2, #0
 80055c8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80055d2:	d10e      	bne.n	80055f2 <UART_Start_Receive_IT+0x52>
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	691b      	ldr	r3, [r3, #16]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d105      	bne.n	80055e8 <UART_Start_Receive_IT+0x48>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80055e2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80055e6:	e02d      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	22ff      	movs	r2, #255	@ 0xff
 80055ec:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80055f0:	e028      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10d      	bne.n	8005616 <UART_Start_Receive_IT+0x76>
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	691b      	ldr	r3, [r3, #16]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d104      	bne.n	800560c <UART_Start_Receive_IT+0x6c>
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	22ff      	movs	r2, #255	@ 0xff
 8005606:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800560a:	e01b      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	227f      	movs	r2, #127	@ 0x7f
 8005610:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005614:	e016      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800561e:	d10d      	bne.n	800563c <UART_Start_Receive_IT+0x9c>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	691b      	ldr	r3, [r3, #16]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d104      	bne.n	8005632 <UART_Start_Receive_IT+0x92>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	227f      	movs	r2, #127	@ 0x7f
 800562c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005630:	e008      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	223f      	movs	r2, #63	@ 0x3f
 8005636:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800563a:	e003      	b.n	8005644 <UART_Start_Receive_IT+0xa4>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2222      	movs	r2, #34	@ 0x22
 8005650:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3308      	adds	r3, #8
 800565a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800565e:	e853 3f00 	ldrex	r3, [r3]
 8005662:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005664:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005666:	f043 0301 	orr.w	r3, r3, #1
 800566a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	3308      	adds	r3, #8
 8005674:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005678:	673a      	str	r2, [r7, #112]	@ 0x70
 800567a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800567e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005680:	e841 2300 	strex	r3, r2, [r1]
 8005684:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005686:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1e3      	bne.n	8005654 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005690:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005694:	d14f      	bne.n	8005736 <UART_Start_Receive_IT+0x196>
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800569c:	88fa      	ldrh	r2, [r7, #6]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d349      	bcc.n	8005736 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056aa:	d107      	bne.n	80056bc <UART_Start_Receive_IT+0x11c>
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	691b      	ldr	r3, [r3, #16]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d103      	bne.n	80056bc <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	4a46      	ldr	r2, [pc, #280]	@ (80057d0 <UART_Start_Receive_IT+0x230>)
 80056b8:	675a      	str	r2, [r3, #116]	@ 0x74
 80056ba:	e002      	b.n	80056c2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4a45      	ldr	r2, [pc, #276]	@ (80057d4 <UART_Start_Receive_IT+0x234>)
 80056c0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	691b      	ldr	r3, [r3, #16]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d01a      	beq.n	8005700 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056d2:	e853 3f00 	ldrex	r3, [r3]
 80056d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80056d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056de:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	461a      	mov	r2, r3
 80056e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80056ee:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80056f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80056f4:	e841 2300 	strex	r3, r2, [r1]
 80056f8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80056fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d1e4      	bne.n	80056ca <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	3308      	adds	r3, #8
 8005706:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800570a:	e853 3f00 	ldrex	r3, [r3]
 800570e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005712:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005716:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	3308      	adds	r3, #8
 800571e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005720:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005722:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005724:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005728:	e841 2300 	strex	r3, r2, [r1]
 800572c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800572e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1e5      	bne.n	8005700 <UART_Start_Receive_IT+0x160>
 8005734:	e046      	b.n	80057c4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573e:	d107      	bne.n	8005750 <UART_Start_Receive_IT+0x1b0>
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d103      	bne.n	8005750 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	4a23      	ldr	r2, [pc, #140]	@ (80057d8 <UART_Start_Receive_IT+0x238>)
 800574c:	675a      	str	r2, [r3, #116]	@ 0x74
 800574e:	e002      	b.n	8005756 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	4a22      	ldr	r2, [pc, #136]	@ (80057dc <UART_Start_Receive_IT+0x23c>)
 8005754:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	2b00      	cmp	r3, #0
 800575c:	d019      	beq.n	8005792 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005766:	e853 3f00 	ldrex	r3, [r3]
 800576a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005772:	677b      	str	r3, [r7, #116]	@ 0x74
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	461a      	mov	r2, r3
 800577a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800577c:	637b      	str	r3, [r7, #52]	@ 0x34
 800577e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005780:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005782:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005784:	e841 2300 	strex	r3, r2, [r1]
 8005788:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800578a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1e6      	bne.n	800575e <UART_Start_Receive_IT+0x1be>
 8005790:	e018      	b.n	80057c4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	e853 3f00 	ldrex	r3, [r3]
 800579e:	613b      	str	r3, [r7, #16]
   return(result);
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f043 0320 	orr.w	r3, r3, #32
 80057a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	461a      	mov	r2, r3
 80057ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057b0:	623b      	str	r3, [r7, #32]
 80057b2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b4:	69f9      	ldr	r1, [r7, #28]
 80057b6:	6a3a      	ldr	r2, [r7, #32]
 80057b8:	e841 2300 	strex	r3, r2, [r1]
 80057bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80057be:	69bb      	ldr	r3, [r7, #24]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1e6      	bne.n	8005792 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	378c      	adds	r7, #140	@ 0x8c
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bc80      	pop	{r7}
 80057ce:	4770      	bx	lr
 80057d0:	08005ffd 	.word	0x08005ffd
 80057d4:	08005c9d 	.word	0x08005c9d
 80057d8:	08005ae5 	.word	0x08005ae5
 80057dc:	0800592d 	.word	0x0800592d

080057e0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b095      	sub	sp, #84	@ 0x54
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	461a      	mov	r2, r3
 8005804:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005806:	643b      	str	r3, [r7, #64]	@ 0x40
 8005808:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800580c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e6      	bne.n	80057e8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	3308      	adds	r3, #8
 8005820:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	e853 3f00 	ldrex	r3, [r3]
 8005828:	61fb      	str	r3, [r7, #28]
   return(result);
 800582a:	69fb      	ldr	r3, [r7, #28]
 800582c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005830:	f023 0301 	bic.w	r3, r3, #1
 8005834:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	3308      	adds	r3, #8
 800583c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800583e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005840:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005842:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005844:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005846:	e841 2300 	strex	r3, r2, [r1]
 800584a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800584c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1e3      	bne.n	800581a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005856:	2b01      	cmp	r3, #1
 8005858:	d118      	bne.n	800588c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	e853 3f00 	ldrex	r3, [r3]
 8005866:	60bb      	str	r3, [r7, #8]
   return(result);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	f023 0310 	bic.w	r3, r3, #16
 800586e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	461a      	mov	r2, r3
 8005876:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005878:	61bb      	str	r3, [r7, #24]
 800587a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	6979      	ldr	r1, [r7, #20]
 800587e:	69ba      	ldr	r2, [r7, #24]
 8005880:	e841 2300 	strex	r3, r2, [r1]
 8005884:	613b      	str	r3, [r7, #16]
   return(result);
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1e6      	bne.n	800585a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2220      	movs	r2, #32
 8005890:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80058a0:	bf00      	nop
 80058a2:	3754      	adds	r7, #84	@ 0x54
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bc80      	pop	{r7}
 80058a8:	4770      	bx	lr

080058aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058aa:	b580      	push	{r7, lr}
 80058ac:	b084      	sub	sp, #16
 80058ae:	af00      	add	r7, sp, #0
 80058b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80058c8:	68f8      	ldr	r0, [r7, #12]
 80058ca:	f7ff fa22 	bl	8004d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80058ce:	bf00      	nop
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b088      	sub	sp, #32
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	e853 3f00 	ldrex	r3, [r3]
 80058ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058f2:	61fb      	str	r3, [r7, #28]
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	461a      	mov	r2, r3
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	61bb      	str	r3, [r7, #24]
 80058fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005900:	6979      	ldr	r1, [r7, #20]
 8005902:	69ba      	ldr	r2, [r7, #24]
 8005904:	e841 2300 	strex	r3, r2, [r1]
 8005908:	613b      	str	r3, [r7, #16]
   return(result);
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d1e6      	bne.n	80058de <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2220      	movs	r2, #32
 8005914:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800591e:	6878      	ldr	r0, [r7, #4]
 8005920:	f7ff f9ee 	bl	8004d00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005924:	bf00      	nop
 8005926:	3720      	adds	r7, #32
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b09c      	sub	sp, #112	@ 0x70
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800593a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005944:	2b22      	cmp	r3, #34	@ 0x22
 8005946:	f040 80be 	bne.w	8005ac6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005950:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005954:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005958:	b2d9      	uxtb	r1, r3
 800595a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800595e:	b2da      	uxtb	r2, r3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005964:	400a      	ands	r2, r1
 8005966:	b2d2      	uxtb	r2, r2
 8005968:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800596e:	1c5a      	adds	r2, r3, #1
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800597a:	b29b      	uxth	r3, r3
 800597c:	3b01      	subs	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800598c:	b29b      	uxth	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	f040 80a1 	bne.w	8005ad6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800599a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800599c:	e853 3f00 	ldrex	r3, [r3]
 80059a0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80059a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	461a      	mov	r2, r3
 80059b0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80059b2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059b4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059b8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059ba:	e841 2300 	strex	r3, r2, [r1]
 80059be:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1e6      	bne.n	8005994 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	3308      	adds	r3, #8
 80059cc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d0:	e853 3f00 	ldrex	r3, [r3]
 80059d4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059d8:	f023 0301 	bic.w	r3, r3, #1
 80059dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	3308      	adds	r3, #8
 80059e4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80059e6:	647a      	str	r2, [r7, #68]	@ 0x44
 80059e8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059ea:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059ee:	e841 2300 	strex	r3, r2, [r1]
 80059f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d1e5      	bne.n	80059c6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2200      	movs	r2, #0
 8005a0c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4a33      	ldr	r2, [pc, #204]	@ (8005ae0 <UART_RxISR_8BIT+0x1b4>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d01f      	beq.n	8005a58 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d018      	beq.n	8005a58 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a2e:	e853 3f00 	ldrex	r3, [r3]
 8005a32:	623b      	str	r3, [r7, #32]
   return(result);
 8005a34:	6a3b      	ldr	r3, [r7, #32]
 8005a36:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	461a      	mov	r2, r3
 8005a42:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a44:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a46:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a48:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a4c:	e841 2300 	strex	r3, r2, [r1]
 8005a50:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d1e6      	bne.n	8005a26 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d12e      	bne.n	8005abe <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	e853 3f00 	ldrex	r3, [r3]
 8005a72:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f023 0310 	bic.w	r3, r3, #16
 8005a7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	461a      	mov	r2, r3
 8005a82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a84:	61fb      	str	r3, [r7, #28]
 8005a86:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a88:	69b9      	ldr	r1, [r7, #24]
 8005a8a:	69fa      	ldr	r2, [r7, #28]
 8005a8c:	e841 2300 	strex	r3, r2, [r1]
 8005a90:	617b      	str	r3, [r7, #20]
   return(result);
 8005a92:	697b      	ldr	r3, [r7, #20]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d1e6      	bne.n	8005a66 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	69db      	ldr	r3, [r3, #28]
 8005a9e:	f003 0310 	and.w	r3, r3, #16
 8005aa2:	2b10      	cmp	r3, #16
 8005aa4:	d103      	bne.n	8005aae <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2210      	movs	r2, #16
 8005aac:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005ab4:	4619      	mov	r1, r3
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f7ff f934 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005abc:	e00b      	b.n	8005ad6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f7fa fee6 	bl	8000890 <HAL_UART_RxCpltCallback>
}
 8005ac4:	e007      	b.n	8005ad6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699a      	ldr	r2, [r3, #24]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0208 	orr.w	r2, r2, #8
 8005ad4:	619a      	str	r2, [r3, #24]
}
 8005ad6:	bf00      	nop
 8005ad8:	3770      	adds	r7, #112	@ 0x70
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
 8005ade:	bf00      	nop
 8005ae0:	40008000 	.word	0x40008000

08005ae4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b09c      	sub	sp, #112	@ 0x70
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005af2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005afc:	2b22      	cmp	r3, #34	@ 0x22
 8005afe:	f040 80be 	bne.w	8005c7e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b08:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b10:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005b12:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005b16:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005b1a:	4013      	ands	r3, r2
 8005b1c:	b29a      	uxth	r2, r3
 8005b1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b20:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b26:	1c9a      	adds	r2, r3, #2
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f040 80a1 	bne.w	8005c8e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b54:	e853 3f00 	ldrex	r3, [r3]
 8005b58:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005b5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b60:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	461a      	mov	r2, r3
 8005b68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b6c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b6e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005b70:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005b72:	e841 2300 	strex	r3, r2, [r1]
 8005b76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005b78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d1e6      	bne.n	8005b4c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	3308      	adds	r3, #8
 8005b84:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b88:	e853 3f00 	ldrex	r3, [r3]
 8005b8c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b90:	f023 0301 	bic.w	r3, r3, #1
 8005b94:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	3308      	adds	r3, #8
 8005b9c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005b9e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ba0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ba2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ba6:	e841 2300 	strex	r3, r2, [r1]
 8005baa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005bac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e5      	bne.n	8005b7e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2220      	movs	r2, #32
 8005bb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	4a33      	ldr	r2, [pc, #204]	@ (8005c98 <UART_RxISR_16BIT+0x1b4>)
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	d01f      	beq.n	8005c10 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d018      	beq.n	8005c10 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be4:	6a3b      	ldr	r3, [r7, #32]
 8005be6:	e853 3f00 	ldrex	r3, [r3]
 8005bea:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005bf2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005bfe:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c00:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c02:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c04:	e841 2300 	strex	r3, r2, [r1]
 8005c08:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d1e6      	bne.n	8005bde <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d12e      	bne.n	8005c76 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	e853 3f00 	ldrex	r3, [r3]
 8005c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	f023 0310 	bic.w	r3, r3, #16
 8005c32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	461a      	mov	r2, r3
 8005c3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c3c:	61bb      	str	r3, [r7, #24]
 8005c3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c40:	6979      	ldr	r1, [r7, #20]
 8005c42:	69ba      	ldr	r2, [r7, #24]
 8005c44:	e841 2300 	strex	r3, r2, [r1]
 8005c48:	613b      	str	r3, [r7, #16]
   return(result);
 8005c4a:	693b      	ldr	r3, [r7, #16]
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1e6      	bne.n	8005c1e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	69db      	ldr	r3, [r3, #28]
 8005c56:	f003 0310 	and.w	r3, r3, #16
 8005c5a:	2b10      	cmp	r3, #16
 8005c5c:	d103      	bne.n	8005c66 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	2210      	movs	r2, #16
 8005c64:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005c6c:	4619      	mov	r1, r3
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7ff f858 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005c74:	e00b      	b.n	8005c8e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f7fa fe0a 	bl	8000890 <HAL_UART_RxCpltCallback>
}
 8005c7c:	e007      	b.n	8005c8e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	699a      	ldr	r2, [r3, #24]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f042 0208 	orr.w	r2, r2, #8
 8005c8c:	619a      	str	r2, [r3, #24]
}
 8005c8e:	bf00      	nop
 8005c90:	3770      	adds	r7, #112	@ 0x70
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	40008000 	.word	0x40008000

08005c9c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	b0ac      	sub	sp, #176	@ 0xb0
 8005ca0:	af00      	add	r7, sp, #0
 8005ca2:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005caa:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69db      	ldr	r3, [r3, #28]
 8005cb4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005cd2:	2b22      	cmp	r3, #34	@ 0x22
 8005cd4:	f040 8182 	bne.w	8005fdc <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005cde:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005ce2:	e125      	b.n	8005f30 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cea:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005cee:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005cf2:	b2d9      	uxtb	r1, r3
 8005cf4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8005cf8:	b2da      	uxtb	r2, r3
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cfe:	400a      	ands	r2, r1
 8005d00:	b2d2      	uxtb	r2, r2
 8005d02:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d08:	1c5a      	adds	r2, r3, #1
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	3b01      	subs	r3, #1
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	69db      	ldr	r3, [r3, #28]
 8005d26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8005d2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d2e:	f003 0307 	and.w	r3, r3, #7
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d053      	beq.n	8005dde <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005d36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d3a:	f003 0301 	and.w	r3, r3, #1
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d011      	beq.n	8005d66 <UART_RxISR_8BIT_FIFOEN+0xca>
 8005d42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	2201      	movs	r2, #1
 8005d54:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d5c:	f043 0201 	orr.w	r2, r3, #1
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d011      	beq.n	8005d96 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8005d72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d76:	f003 0301 	and.w	r3, r3, #1
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d00b      	beq.n	8005d96 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2202      	movs	r2, #2
 8005d84:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d8c:	f043 0204 	orr.w	r2, r3, #4
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005d96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d9a:	f003 0304 	and.w	r3, r3, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d011      	beq.n	8005dc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8005da2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00b      	beq.n	8005dc6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2204      	movs	r2, #4
 8005db4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dbc:	f043 0202 	orr.w	r2, r3, #2
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d006      	beq.n	8005dde <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7fe ff9e 	bl	8004d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	f040 80a2 	bne.w	8005f30 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005df2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005df4:	e853 3f00 	ldrex	r3, [r3]
 8005df8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8005dfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	461a      	mov	r2, r3
 8005e0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005e10:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e12:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8005e14:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005e16:	e841 2300 	strex	r3, r2, [r1]
 8005e1a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8005e1c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d1e4      	bne.n	8005dec <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3308      	adds	r3, #8
 8005e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e2c:	e853 3f00 	ldrex	r3, [r3]
 8005e30:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8005e32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e38:	f023 0301 	bic.w	r3, r3, #1
 8005e3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	3308      	adds	r3, #8
 8005e46:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e4a:	66ba      	str	r2, [r7, #104]	@ 0x68
 8005e4c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8005e50:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005e52:	e841 2300 	strex	r3, r2, [r1]
 8005e56:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005e58:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d1e1      	bne.n	8005e22 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2220      	movs	r2, #32
 8005e62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2200      	movs	r2, #0
 8005e70:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a5f      	ldr	r2, [pc, #380]	@ (8005ff4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d021      	beq.n	8005ec0 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d01a      	beq.n	8005ec0 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e90:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e92:	e853 3f00 	ldrex	r3, [r3]
 8005e96:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005e98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e9e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005eac:	657b      	str	r3, [r7, #84]	@ 0x54
 8005eae:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005eb2:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005eb4:	e841 2300 	strex	r3, r2, [r1]
 8005eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005eba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1e4      	bne.n	8005e8a <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d130      	bne.n	8005f2a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ed6:	e853 3f00 	ldrex	r3, [r3]
 8005eda:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ede:	f023 0310 	bic.w	r3, r3, #16
 8005ee2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ef0:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ef2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ef6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005ef8:	e841 2300 	strex	r3, r2, [r1]
 8005efc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d1e4      	bne.n	8005ece <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	f003 0310 	and.w	r3, r3, #16
 8005f0e:	2b10      	cmp	r3, #16
 8005f10:	d103      	bne.n	8005f1a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2210      	movs	r2, #16
 8005f18:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f20:	4619      	mov	r1, r3
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f7fe fefe 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
 8005f28:	e002      	b.n	8005f30 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f7fa fcb0 	bl	8000890 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8005f30:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d006      	beq.n	8005f46 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8005f38:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f3c:	f003 0320 	and.w	r3, r3, #32
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f47f aecf 	bne.w	8005ce4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f4c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8005f50:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d049      	beq.n	8005fec <UART_RxISR_8BIT_FIFOEN+0x350>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005f5e:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8005f62:	429a      	cmp	r2, r3
 8005f64:	d242      	bcs.n	8005fec <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	3308      	adds	r3, #8
 8005f6c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	e853 3f00 	ldrex	r3, [r3]
 8005f74:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f76:	69fb      	ldr	r3, [r7, #28]
 8005f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005f7c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	3308      	adds	r3, #8
 8005f86:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005f8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f92:	e841 2300 	strex	r3, r2, [r1]
 8005f96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1e3      	bne.n	8005f66 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a15      	ldr	r2, [pc, #84]	@ (8005ff8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8005fa2:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	e853 3f00 	ldrex	r3, [r3]
 8005fb0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fb2:	68bb      	ldr	r3, [r7, #8]
 8005fb4:	f043 0320 	orr.w	r3, r3, #32
 8005fb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005fc6:	61bb      	str	r3, [r7, #24]
 8005fc8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fca:	6979      	ldr	r1, [r7, #20]
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	e841 2300 	strex	r3, r2, [r1]
 8005fd2:	613b      	str	r3, [r7, #16]
   return(result);
 8005fd4:	693b      	ldr	r3, [r7, #16]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d1e4      	bne.n	8005fa4 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005fda:	e007      	b.n	8005fec <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	699a      	ldr	r2, [r3, #24]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f042 0208 	orr.w	r2, r2, #8
 8005fea:	619a      	str	r2, [r3, #24]
}
 8005fec:	bf00      	nop
 8005fee:	37b0      	adds	r7, #176	@ 0xb0
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	40008000 	.word	0x40008000
 8005ff8:	0800592d 	.word	0x0800592d

08005ffc <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b0ae      	sub	sp, #184	@ 0xb8
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800600a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69db      	ldr	r3, [r3, #28]
 8006014:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006032:	2b22      	cmp	r3, #34	@ 0x22
 8006034:	f040 8186 	bne.w	8006344 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800603e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006042:	e129      	b.n	8006298 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800604a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006056:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800605a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800605e:	4013      	ands	r3, r2
 8006060:	b29a      	uxth	r2, r3
 8006062:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006066:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800606c:	1c9a      	adds	r2, r3, #2
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006078:	b29b      	uxth	r3, r3
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800608e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006092:	f003 0307 	and.w	r3, r3, #7
 8006096:	2b00      	cmp	r3, #0
 8006098:	d053      	beq.n	8006142 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800609a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d011      	beq.n	80060ca <UART_RxISR_16BIT_FIFOEN+0xce>
 80060a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00b      	beq.n	80060ca <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	2201      	movs	r2, #1
 80060b8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060c0:	f043 0201 	orr.w	r2, r3, #1
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060ca:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060ce:	f003 0302 	and.w	r3, r3, #2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d011      	beq.n	80060fa <UART_RxISR_16BIT_FIFOEN+0xfe>
 80060d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80060da:	f003 0301 	and.w	r3, r3, #1
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d00b      	beq.n	80060fa <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2202      	movs	r2, #2
 80060e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f0:	f043 0204 	orr.w	r2, r3, #4
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80060fe:	f003 0304 	and.w	r3, r3, #4
 8006102:	2b00      	cmp	r3, #0
 8006104:	d011      	beq.n	800612a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8006106:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00b      	beq.n	800612a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	2204      	movs	r2, #4
 8006118:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006120:	f043 0202 	orr.w	r2, r3, #2
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006130:	2b00      	cmp	r3, #0
 8006132:	d006      	beq.n	8006142 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f7fe fdec 	bl	8004d12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006148:	b29b      	uxth	r3, r3
 800614a:	2b00      	cmp	r3, #0
 800614c:	f040 80a4 	bne.w	8006298 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006156:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006158:	e853 3f00 	ldrex	r3, [r3]
 800615c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800615e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006160:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006164:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	461a      	mov	r2, r3
 800616e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006172:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006176:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006178:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800617a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800617e:	e841 2300 	strex	r3, r2, [r1]
 8006182:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006184:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006186:	2b00      	cmp	r3, #0
 8006188:	d1e2      	bne.n	8006150 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3308      	adds	r3, #8
 8006190:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006192:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006194:	e853 3f00 	ldrex	r3, [r3]
 8006198:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800619a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800619c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061a0:	f023 0301 	bic.w	r3, r3, #1
 80061a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	3308      	adds	r3, #8
 80061ae:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 80061b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80061b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80061b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80061ba:	e841 2300 	strex	r3, r2, [r1]
 80061be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80061c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d1e1      	bne.n	800618a <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2220      	movs	r2, #32
 80061ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2200      	movs	r2, #0
 80061d8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a5f      	ldr	r2, [pc, #380]	@ (800635c <UART_RxISR_16BIT_FIFOEN+0x360>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d021      	beq.n	8006228 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d01a      	beq.n	8006228 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061fa:	e853 3f00 	ldrex	r3, [r3]
 80061fe:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006200:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006202:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006206:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	461a      	mov	r2, r3
 8006210:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8006214:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006216:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006218:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800621a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800621c:	e841 2300 	strex	r3, r2, [r1]
 8006220:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006222:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1e4      	bne.n	80061f2 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800622c:	2b01      	cmp	r3, #1
 800622e:	d130      	bne.n	8006292 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2200      	movs	r2, #0
 8006234:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800623c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800623e:	e853 3f00 	ldrex	r3, [r3]
 8006242:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006246:	f023 0310 	bic.w	r3, r3, #16
 800624a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	461a      	mov	r2, r3
 8006254:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006258:	647b      	str	r3, [r7, #68]	@ 0x44
 800625a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800625c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800625e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006260:	e841 2300 	strex	r3, r2, [r1]
 8006264:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006266:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006268:	2b00      	cmp	r3, #0
 800626a:	d1e4      	bne.n	8006236 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	69db      	ldr	r3, [r3, #28]
 8006272:	f003 0310 	and.w	r3, r3, #16
 8006276:	2b10      	cmp	r3, #16
 8006278:	d103      	bne.n	8006282 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	2210      	movs	r2, #16
 8006280:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006288:	4619      	mov	r1, r3
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f7fe fd4a 	bl	8004d24 <HAL_UARTEx_RxEventCallback>
 8006290:	e002      	b.n	8006298 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f7fa fafc 	bl	8000890 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006298:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800629c:	2b00      	cmp	r3, #0
 800629e:	d006      	beq.n	80062ae <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80062a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80062a4:	f003 0320 	and.w	r3, r3, #32
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f47f aecb 	bne.w	8006044 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062b4:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80062b8:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d049      	beq.n	8006354 <UART_RxISR_16BIT_FIFOEN+0x358>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80062c6:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d242      	bcs.n	8006354 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3308      	adds	r3, #8
 80062d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	e853 3f00 	ldrex	r3, [r3]
 80062dc:	623b      	str	r3, [r7, #32]
   return(result);
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	3308      	adds	r3, #8
 80062ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80062f2:	633a      	str	r2, [r7, #48]	@ 0x30
 80062f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062fa:	e841 2300 	strex	r3, r2, [r1]
 80062fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006302:	2b00      	cmp	r3, #0
 8006304:	d1e3      	bne.n	80062ce <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	4a15      	ldr	r2, [pc, #84]	@ (8006360 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800630a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	60fb      	str	r3, [r7, #12]
   return(result);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	f043 0320 	orr.w	r3, r3, #32
 8006320:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	461a      	mov	r2, r3
 800632a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800632e:	61fb      	str	r3, [r7, #28]
 8006330:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006332:	69b9      	ldr	r1, [r7, #24]
 8006334:	69fa      	ldr	r2, [r7, #28]
 8006336:	e841 2300 	strex	r3, r2, [r1]
 800633a:	617b      	str	r3, [r7, #20]
   return(result);
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d1e4      	bne.n	800630c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006342:	e007      	b.n	8006354 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	699a      	ldr	r2, [r3, #24]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f042 0208 	orr.w	r2, r2, #8
 8006352:	619a      	str	r2, [r3, #24]
}
 8006354:	bf00      	nop
 8006356:	37b8      	adds	r7, #184	@ 0xb8
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	40008000 	.word	0x40008000
 8006360:	08005ae5 	.word	0x08005ae5

08006364 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	bc80      	pop	{r7}
 8006374:	4770      	bx	lr

08006376 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006376:	b480      	push	{r7}
 8006378:	b083      	sub	sp, #12
 800637a:	af00      	add	r7, sp, #0
 800637c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800637e:	bf00      	nop
 8006380:	370c      	adds	r7, #12
 8006382:	46bd      	mov	sp, r7
 8006384:	bc80      	pop	{r7}
 8006386:	4770      	bx	lr

08006388 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8006388:	b480      	push	{r7}
 800638a:	b083      	sub	sp, #12
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006390:	bf00      	nop
 8006392:	370c      	adds	r7, #12
 8006394:	46bd      	mov	sp, r7
 8006396:	bc80      	pop	{r7}
 8006398:	4770      	bx	lr

0800639a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800639a:	b480      	push	{r7}
 800639c:	b085      	sub	sp, #20
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_UARTEx_DisableFifoMode+0x16>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e027      	b.n	8006400 <HAL_UARTEx_DisableFifoMode+0x66>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2224      	movs	r2, #36	@ 0x24
 80063bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f022 0201 	bic.w	r2, r2, #1
 80063d6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80063de:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3714      	adds	r7, #20
 8006404:	46bd      	mov	sp, r7
 8006406:	bc80      	pop	{r7}
 8006408:	4770      	bx	lr

0800640a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800640a:	b580      	push	{r7, lr}
 800640c:	b084      	sub	sp, #16
 800640e:	af00      	add	r7, sp, #0
 8006410:	6078      	str	r0, [r7, #4]
 8006412:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800641a:	2b01      	cmp	r3, #1
 800641c:	d101      	bne.n	8006422 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800641e:	2302      	movs	r3, #2
 8006420:	e02d      	b.n	800647e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2224      	movs	r2, #36	@ 0x24
 800642e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f022 0201 	bic.w	r2, r2, #1
 8006448:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	683a      	ldr	r2, [r7, #0]
 800645a:	430a      	orrs	r2, r1
 800645c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f000 f850 	bl	8006504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	68fa      	ldr	r2, [r7, #12]
 800646a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2220      	movs	r2, #32
 8006470:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3710      	adds	r7, #16
 8006482:	46bd      	mov	sp, r7
 8006484:	bd80      	pop	{r7, pc}

08006486 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006486:	b580      	push	{r7, lr}
 8006488:	b084      	sub	sp, #16
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
 800648e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006496:	2b01      	cmp	r3, #1
 8006498:	d101      	bne.n	800649e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800649a:	2302      	movs	r3, #2
 800649c:	e02d      	b.n	80064fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2224      	movs	r2, #36	@ 0x24
 80064aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f022 0201 	bic.w	r2, r2, #1
 80064c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	689b      	ldr	r3, [r3, #8]
 80064cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	683a      	ldr	r2, [r7, #0]
 80064d6:	430a      	orrs	r2, r1
 80064d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	f000 f812 	bl	8006504 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2200      	movs	r2, #0
 80064f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006504:	b480      	push	{r7}
 8006506:	b085      	sub	sp, #20
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006510:	2b00      	cmp	r3, #0
 8006512:	d108      	bne.n	8006526 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006524:	e031      	b.n	800658a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006526:	2308      	movs	r3, #8
 8006528:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800652a:	2308      	movs	r3, #8
 800652c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	0e5b      	lsrs	r3, r3, #25
 8006536:	b2db      	uxtb	r3, r3
 8006538:	f003 0307 	and.w	r3, r3, #7
 800653c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	0f5b      	lsrs	r3, r3, #29
 8006546:	b2db      	uxtb	r3, r3
 8006548:	f003 0307 	and.w	r3, r3, #7
 800654c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800654e:	7bbb      	ldrb	r3, [r7, #14]
 8006550:	7b3a      	ldrb	r2, [r7, #12]
 8006552:	4910      	ldr	r1, [pc, #64]	@ (8006594 <UARTEx_SetNbDataToProcess+0x90>)
 8006554:	5c8a      	ldrb	r2, [r1, r2]
 8006556:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800655a:	7b3a      	ldrb	r2, [r7, #12]
 800655c:	490e      	ldr	r1, [pc, #56]	@ (8006598 <UARTEx_SetNbDataToProcess+0x94>)
 800655e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006560:	fb93 f3f2 	sdiv	r3, r3, r2
 8006564:	b29a      	uxth	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	7b7a      	ldrb	r2, [r7, #13]
 8006570:	4908      	ldr	r1, [pc, #32]	@ (8006594 <UARTEx_SetNbDataToProcess+0x90>)
 8006572:	5c8a      	ldrb	r2, [r1, r2]
 8006574:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006578:	7b7a      	ldrb	r2, [r7, #13]
 800657a:	4907      	ldr	r1, [pc, #28]	@ (8006598 <UARTEx_SetNbDataToProcess+0x94>)
 800657c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800657e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006582:	b29a      	uxth	r2, r3
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800658a:	bf00      	nop
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	bc80      	pop	{r7}
 8006592:	4770      	bx	lr
 8006594:	080070c8 	.word	0x080070c8
 8006598:	080070d0 	.word	0x080070d0

0800659c <sniprintf>:
 800659c:	b40c      	push	{r2, r3}
 800659e:	b530      	push	{r4, r5, lr}
 80065a0:	4b18      	ldr	r3, [pc, #96]	@ (8006604 <sniprintf+0x68>)
 80065a2:	1e0c      	subs	r4, r1, #0
 80065a4:	681d      	ldr	r5, [r3, #0]
 80065a6:	b09d      	sub	sp, #116	@ 0x74
 80065a8:	da08      	bge.n	80065bc <sniprintf+0x20>
 80065aa:	238b      	movs	r3, #139	@ 0x8b
 80065ac:	602b      	str	r3, [r5, #0]
 80065ae:	f04f 30ff 	mov.w	r0, #4294967295
 80065b2:	b01d      	add	sp, #116	@ 0x74
 80065b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80065b8:	b002      	add	sp, #8
 80065ba:	4770      	bx	lr
 80065bc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80065c0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80065c4:	f04f 0300 	mov.w	r3, #0
 80065c8:	931b      	str	r3, [sp, #108]	@ 0x6c
 80065ca:	bf14      	ite	ne
 80065cc:	f104 33ff 	addne.w	r3, r4, #4294967295
 80065d0:	4623      	moveq	r3, r4
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	9307      	str	r3, [sp, #28]
 80065d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065da:	9002      	str	r0, [sp, #8]
 80065dc:	9006      	str	r0, [sp, #24]
 80065de:	f8ad 3016 	strh.w	r3, [sp, #22]
 80065e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80065e4:	ab21      	add	r3, sp, #132	@ 0x84
 80065e6:	a902      	add	r1, sp, #8
 80065e8:	4628      	mov	r0, r5
 80065ea:	9301      	str	r3, [sp, #4]
 80065ec:	f000 f9b6 	bl	800695c <_svfiprintf_r>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	bfbc      	itt	lt
 80065f4:	238b      	movlt	r3, #139	@ 0x8b
 80065f6:	602b      	strlt	r3, [r5, #0]
 80065f8:	2c00      	cmp	r4, #0
 80065fa:	d0da      	beq.n	80065b2 <sniprintf+0x16>
 80065fc:	9b02      	ldr	r3, [sp, #8]
 80065fe:	2200      	movs	r2, #0
 8006600:	701a      	strb	r2, [r3, #0]
 8006602:	e7d6      	b.n	80065b2 <sniprintf+0x16>
 8006604:	2000011c 	.word	0x2000011c

08006608 <siprintf>:
 8006608:	b40e      	push	{r1, r2, r3}
 800660a:	b510      	push	{r4, lr}
 800660c:	b09d      	sub	sp, #116	@ 0x74
 800660e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006610:	9002      	str	r0, [sp, #8]
 8006612:	9006      	str	r0, [sp, #24]
 8006614:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006618:	480a      	ldr	r0, [pc, #40]	@ (8006644 <siprintf+0x3c>)
 800661a:	9107      	str	r1, [sp, #28]
 800661c:	9104      	str	r1, [sp, #16]
 800661e:	490a      	ldr	r1, [pc, #40]	@ (8006648 <siprintf+0x40>)
 8006620:	f853 2b04 	ldr.w	r2, [r3], #4
 8006624:	9105      	str	r1, [sp, #20]
 8006626:	2400      	movs	r4, #0
 8006628:	a902      	add	r1, sp, #8
 800662a:	6800      	ldr	r0, [r0, #0]
 800662c:	9301      	str	r3, [sp, #4]
 800662e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006630:	f000 f994 	bl	800695c <_svfiprintf_r>
 8006634:	9b02      	ldr	r3, [sp, #8]
 8006636:	701c      	strb	r4, [r3, #0]
 8006638:	b01d      	add	sp, #116	@ 0x74
 800663a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800663e:	b003      	add	sp, #12
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	2000011c 	.word	0x2000011c
 8006648:	ffff0208 	.word	0xffff0208

0800664c <memset>:
 800664c:	4402      	add	r2, r0
 800664e:	4603      	mov	r3, r0
 8006650:	4293      	cmp	r3, r2
 8006652:	d100      	bne.n	8006656 <memset+0xa>
 8006654:	4770      	bx	lr
 8006656:	f803 1b01 	strb.w	r1, [r3], #1
 800665a:	e7f9      	b.n	8006650 <memset+0x4>

0800665c <__errno>:
 800665c:	4b01      	ldr	r3, [pc, #4]	@ (8006664 <__errno+0x8>)
 800665e:	6818      	ldr	r0, [r3, #0]
 8006660:	4770      	bx	lr
 8006662:	bf00      	nop
 8006664:	2000011c 	.word	0x2000011c

08006668 <__libc_init_array>:
 8006668:	b570      	push	{r4, r5, r6, lr}
 800666a:	4d0d      	ldr	r5, [pc, #52]	@ (80066a0 <__libc_init_array+0x38>)
 800666c:	4c0d      	ldr	r4, [pc, #52]	@ (80066a4 <__libc_init_array+0x3c>)
 800666e:	1b64      	subs	r4, r4, r5
 8006670:	10a4      	asrs	r4, r4, #2
 8006672:	2600      	movs	r6, #0
 8006674:	42a6      	cmp	r6, r4
 8006676:	d109      	bne.n	800668c <__libc_init_array+0x24>
 8006678:	4d0b      	ldr	r5, [pc, #44]	@ (80066a8 <__libc_init_array+0x40>)
 800667a:	4c0c      	ldr	r4, [pc, #48]	@ (80066ac <__libc_init_array+0x44>)
 800667c:	f000 fc64 	bl	8006f48 <_init>
 8006680:	1b64      	subs	r4, r4, r5
 8006682:	10a4      	asrs	r4, r4, #2
 8006684:	2600      	movs	r6, #0
 8006686:	42a6      	cmp	r6, r4
 8006688:	d105      	bne.n	8006696 <__libc_init_array+0x2e>
 800668a:	bd70      	pop	{r4, r5, r6, pc}
 800668c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006690:	4798      	blx	r3
 8006692:	3601      	adds	r6, #1
 8006694:	e7ee      	b.n	8006674 <__libc_init_array+0xc>
 8006696:	f855 3b04 	ldr.w	r3, [r5], #4
 800669a:	4798      	blx	r3
 800669c:	3601      	adds	r6, #1
 800669e:	e7f2      	b.n	8006686 <__libc_init_array+0x1e>
 80066a0:	08007114 	.word	0x08007114
 80066a4:	08007114 	.word	0x08007114
 80066a8:	08007114 	.word	0x08007114
 80066ac:	08007118 	.word	0x08007118

080066b0 <__retarget_lock_acquire_recursive>:
 80066b0:	4770      	bx	lr

080066b2 <__retarget_lock_release_recursive>:
 80066b2:	4770      	bx	lr

080066b4 <_free_r>:
 80066b4:	b538      	push	{r3, r4, r5, lr}
 80066b6:	4605      	mov	r5, r0
 80066b8:	2900      	cmp	r1, #0
 80066ba:	d041      	beq.n	8006740 <_free_r+0x8c>
 80066bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066c0:	1f0c      	subs	r4, r1, #4
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	bfb8      	it	lt
 80066c6:	18e4      	addlt	r4, r4, r3
 80066c8:	f000 f8e0 	bl	800688c <__malloc_lock>
 80066cc:	4a1d      	ldr	r2, [pc, #116]	@ (8006744 <_free_r+0x90>)
 80066ce:	6813      	ldr	r3, [r2, #0]
 80066d0:	b933      	cbnz	r3, 80066e0 <_free_r+0x2c>
 80066d2:	6063      	str	r3, [r4, #4]
 80066d4:	6014      	str	r4, [r2, #0]
 80066d6:	4628      	mov	r0, r5
 80066d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80066dc:	f000 b8dc 	b.w	8006898 <__malloc_unlock>
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d908      	bls.n	80066f6 <_free_r+0x42>
 80066e4:	6820      	ldr	r0, [r4, #0]
 80066e6:	1821      	adds	r1, r4, r0
 80066e8:	428b      	cmp	r3, r1
 80066ea:	bf01      	itttt	eq
 80066ec:	6819      	ldreq	r1, [r3, #0]
 80066ee:	685b      	ldreq	r3, [r3, #4]
 80066f0:	1809      	addeq	r1, r1, r0
 80066f2:	6021      	streq	r1, [r4, #0]
 80066f4:	e7ed      	b.n	80066d2 <_free_r+0x1e>
 80066f6:	461a      	mov	r2, r3
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	b10b      	cbz	r3, 8006700 <_free_r+0x4c>
 80066fc:	42a3      	cmp	r3, r4
 80066fe:	d9fa      	bls.n	80066f6 <_free_r+0x42>
 8006700:	6811      	ldr	r1, [r2, #0]
 8006702:	1850      	adds	r0, r2, r1
 8006704:	42a0      	cmp	r0, r4
 8006706:	d10b      	bne.n	8006720 <_free_r+0x6c>
 8006708:	6820      	ldr	r0, [r4, #0]
 800670a:	4401      	add	r1, r0
 800670c:	1850      	adds	r0, r2, r1
 800670e:	4283      	cmp	r3, r0
 8006710:	6011      	str	r1, [r2, #0]
 8006712:	d1e0      	bne.n	80066d6 <_free_r+0x22>
 8006714:	6818      	ldr	r0, [r3, #0]
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	6053      	str	r3, [r2, #4]
 800671a:	4408      	add	r0, r1
 800671c:	6010      	str	r0, [r2, #0]
 800671e:	e7da      	b.n	80066d6 <_free_r+0x22>
 8006720:	d902      	bls.n	8006728 <_free_r+0x74>
 8006722:	230c      	movs	r3, #12
 8006724:	602b      	str	r3, [r5, #0]
 8006726:	e7d6      	b.n	80066d6 <_free_r+0x22>
 8006728:	6820      	ldr	r0, [r4, #0]
 800672a:	1821      	adds	r1, r4, r0
 800672c:	428b      	cmp	r3, r1
 800672e:	bf04      	itt	eq
 8006730:	6819      	ldreq	r1, [r3, #0]
 8006732:	685b      	ldreq	r3, [r3, #4]
 8006734:	6063      	str	r3, [r4, #4]
 8006736:	bf04      	itt	eq
 8006738:	1809      	addeq	r1, r1, r0
 800673a:	6021      	streq	r1, [r4, #0]
 800673c:	6054      	str	r4, [r2, #4]
 800673e:	e7ca      	b.n	80066d6 <_free_r+0x22>
 8006740:	bd38      	pop	{r3, r4, r5, pc}
 8006742:	bf00      	nop
 8006744:	2000059c 	.word	0x2000059c

08006748 <sbrk_aligned>:
 8006748:	b570      	push	{r4, r5, r6, lr}
 800674a:	4e0f      	ldr	r6, [pc, #60]	@ (8006788 <sbrk_aligned+0x40>)
 800674c:	460c      	mov	r4, r1
 800674e:	6831      	ldr	r1, [r6, #0]
 8006750:	4605      	mov	r5, r0
 8006752:	b911      	cbnz	r1, 800675a <sbrk_aligned+0x12>
 8006754:	f000 fba4 	bl	8006ea0 <_sbrk_r>
 8006758:	6030      	str	r0, [r6, #0]
 800675a:	4621      	mov	r1, r4
 800675c:	4628      	mov	r0, r5
 800675e:	f000 fb9f 	bl	8006ea0 <_sbrk_r>
 8006762:	1c43      	adds	r3, r0, #1
 8006764:	d103      	bne.n	800676e <sbrk_aligned+0x26>
 8006766:	f04f 34ff 	mov.w	r4, #4294967295
 800676a:	4620      	mov	r0, r4
 800676c:	bd70      	pop	{r4, r5, r6, pc}
 800676e:	1cc4      	adds	r4, r0, #3
 8006770:	f024 0403 	bic.w	r4, r4, #3
 8006774:	42a0      	cmp	r0, r4
 8006776:	d0f8      	beq.n	800676a <sbrk_aligned+0x22>
 8006778:	1a21      	subs	r1, r4, r0
 800677a:	4628      	mov	r0, r5
 800677c:	f000 fb90 	bl	8006ea0 <_sbrk_r>
 8006780:	3001      	adds	r0, #1
 8006782:	d1f2      	bne.n	800676a <sbrk_aligned+0x22>
 8006784:	e7ef      	b.n	8006766 <sbrk_aligned+0x1e>
 8006786:	bf00      	nop
 8006788:	20000598 	.word	0x20000598

0800678c <_malloc_r>:
 800678c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006790:	1ccd      	adds	r5, r1, #3
 8006792:	f025 0503 	bic.w	r5, r5, #3
 8006796:	3508      	adds	r5, #8
 8006798:	2d0c      	cmp	r5, #12
 800679a:	bf38      	it	cc
 800679c:	250c      	movcc	r5, #12
 800679e:	2d00      	cmp	r5, #0
 80067a0:	4606      	mov	r6, r0
 80067a2:	db01      	blt.n	80067a8 <_malloc_r+0x1c>
 80067a4:	42a9      	cmp	r1, r5
 80067a6:	d904      	bls.n	80067b2 <_malloc_r+0x26>
 80067a8:	230c      	movs	r3, #12
 80067aa:	6033      	str	r3, [r6, #0]
 80067ac:	2000      	movs	r0, #0
 80067ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006888 <_malloc_r+0xfc>
 80067b6:	f000 f869 	bl	800688c <__malloc_lock>
 80067ba:	f8d8 3000 	ldr.w	r3, [r8]
 80067be:	461c      	mov	r4, r3
 80067c0:	bb44      	cbnz	r4, 8006814 <_malloc_r+0x88>
 80067c2:	4629      	mov	r1, r5
 80067c4:	4630      	mov	r0, r6
 80067c6:	f7ff ffbf 	bl	8006748 <sbrk_aligned>
 80067ca:	1c43      	adds	r3, r0, #1
 80067cc:	4604      	mov	r4, r0
 80067ce:	d158      	bne.n	8006882 <_malloc_r+0xf6>
 80067d0:	f8d8 4000 	ldr.w	r4, [r8]
 80067d4:	4627      	mov	r7, r4
 80067d6:	2f00      	cmp	r7, #0
 80067d8:	d143      	bne.n	8006862 <_malloc_r+0xd6>
 80067da:	2c00      	cmp	r4, #0
 80067dc:	d04b      	beq.n	8006876 <_malloc_r+0xea>
 80067de:	6823      	ldr	r3, [r4, #0]
 80067e0:	4639      	mov	r1, r7
 80067e2:	4630      	mov	r0, r6
 80067e4:	eb04 0903 	add.w	r9, r4, r3
 80067e8:	f000 fb5a 	bl	8006ea0 <_sbrk_r>
 80067ec:	4581      	cmp	r9, r0
 80067ee:	d142      	bne.n	8006876 <_malloc_r+0xea>
 80067f0:	6821      	ldr	r1, [r4, #0]
 80067f2:	1a6d      	subs	r5, r5, r1
 80067f4:	4629      	mov	r1, r5
 80067f6:	4630      	mov	r0, r6
 80067f8:	f7ff ffa6 	bl	8006748 <sbrk_aligned>
 80067fc:	3001      	adds	r0, #1
 80067fe:	d03a      	beq.n	8006876 <_malloc_r+0xea>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	442b      	add	r3, r5
 8006804:	6023      	str	r3, [r4, #0]
 8006806:	f8d8 3000 	ldr.w	r3, [r8]
 800680a:	685a      	ldr	r2, [r3, #4]
 800680c:	bb62      	cbnz	r2, 8006868 <_malloc_r+0xdc>
 800680e:	f8c8 7000 	str.w	r7, [r8]
 8006812:	e00f      	b.n	8006834 <_malloc_r+0xa8>
 8006814:	6822      	ldr	r2, [r4, #0]
 8006816:	1b52      	subs	r2, r2, r5
 8006818:	d420      	bmi.n	800685c <_malloc_r+0xd0>
 800681a:	2a0b      	cmp	r2, #11
 800681c:	d917      	bls.n	800684e <_malloc_r+0xc2>
 800681e:	1961      	adds	r1, r4, r5
 8006820:	42a3      	cmp	r3, r4
 8006822:	6025      	str	r5, [r4, #0]
 8006824:	bf18      	it	ne
 8006826:	6059      	strne	r1, [r3, #4]
 8006828:	6863      	ldr	r3, [r4, #4]
 800682a:	bf08      	it	eq
 800682c:	f8c8 1000 	streq.w	r1, [r8]
 8006830:	5162      	str	r2, [r4, r5]
 8006832:	604b      	str	r3, [r1, #4]
 8006834:	4630      	mov	r0, r6
 8006836:	f000 f82f 	bl	8006898 <__malloc_unlock>
 800683a:	f104 000b 	add.w	r0, r4, #11
 800683e:	1d23      	adds	r3, r4, #4
 8006840:	f020 0007 	bic.w	r0, r0, #7
 8006844:	1ac2      	subs	r2, r0, r3
 8006846:	bf1c      	itt	ne
 8006848:	1a1b      	subne	r3, r3, r0
 800684a:	50a3      	strne	r3, [r4, r2]
 800684c:	e7af      	b.n	80067ae <_malloc_r+0x22>
 800684e:	6862      	ldr	r2, [r4, #4]
 8006850:	42a3      	cmp	r3, r4
 8006852:	bf0c      	ite	eq
 8006854:	f8c8 2000 	streq.w	r2, [r8]
 8006858:	605a      	strne	r2, [r3, #4]
 800685a:	e7eb      	b.n	8006834 <_malloc_r+0xa8>
 800685c:	4623      	mov	r3, r4
 800685e:	6864      	ldr	r4, [r4, #4]
 8006860:	e7ae      	b.n	80067c0 <_malloc_r+0x34>
 8006862:	463c      	mov	r4, r7
 8006864:	687f      	ldr	r7, [r7, #4]
 8006866:	e7b6      	b.n	80067d6 <_malloc_r+0x4a>
 8006868:	461a      	mov	r2, r3
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	42a3      	cmp	r3, r4
 800686e:	d1fb      	bne.n	8006868 <_malloc_r+0xdc>
 8006870:	2300      	movs	r3, #0
 8006872:	6053      	str	r3, [r2, #4]
 8006874:	e7de      	b.n	8006834 <_malloc_r+0xa8>
 8006876:	230c      	movs	r3, #12
 8006878:	6033      	str	r3, [r6, #0]
 800687a:	4630      	mov	r0, r6
 800687c:	f000 f80c 	bl	8006898 <__malloc_unlock>
 8006880:	e794      	b.n	80067ac <_malloc_r+0x20>
 8006882:	6005      	str	r5, [r0, #0]
 8006884:	e7d6      	b.n	8006834 <_malloc_r+0xa8>
 8006886:	bf00      	nop
 8006888:	2000059c 	.word	0x2000059c

0800688c <__malloc_lock>:
 800688c:	4801      	ldr	r0, [pc, #4]	@ (8006894 <__malloc_lock+0x8>)
 800688e:	f7ff bf0f 	b.w	80066b0 <__retarget_lock_acquire_recursive>
 8006892:	bf00      	nop
 8006894:	20000594 	.word	0x20000594

08006898 <__malloc_unlock>:
 8006898:	4801      	ldr	r0, [pc, #4]	@ (80068a0 <__malloc_unlock+0x8>)
 800689a:	f7ff bf0a 	b.w	80066b2 <__retarget_lock_release_recursive>
 800689e:	bf00      	nop
 80068a0:	20000594 	.word	0x20000594

080068a4 <__ssputs_r>:
 80068a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068a8:	688e      	ldr	r6, [r1, #8]
 80068aa:	461f      	mov	r7, r3
 80068ac:	42be      	cmp	r6, r7
 80068ae:	680b      	ldr	r3, [r1, #0]
 80068b0:	4682      	mov	sl, r0
 80068b2:	460c      	mov	r4, r1
 80068b4:	4690      	mov	r8, r2
 80068b6:	d82d      	bhi.n	8006914 <__ssputs_r+0x70>
 80068b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80068bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80068c0:	d026      	beq.n	8006910 <__ssputs_r+0x6c>
 80068c2:	6965      	ldr	r5, [r4, #20]
 80068c4:	6909      	ldr	r1, [r1, #16]
 80068c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80068ca:	eba3 0901 	sub.w	r9, r3, r1
 80068ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80068d2:	1c7b      	adds	r3, r7, #1
 80068d4:	444b      	add	r3, r9
 80068d6:	106d      	asrs	r5, r5, #1
 80068d8:	429d      	cmp	r5, r3
 80068da:	bf38      	it	cc
 80068dc:	461d      	movcc	r5, r3
 80068de:	0553      	lsls	r3, r2, #21
 80068e0:	d527      	bpl.n	8006932 <__ssputs_r+0x8e>
 80068e2:	4629      	mov	r1, r5
 80068e4:	f7ff ff52 	bl	800678c <_malloc_r>
 80068e8:	4606      	mov	r6, r0
 80068ea:	b360      	cbz	r0, 8006946 <__ssputs_r+0xa2>
 80068ec:	6921      	ldr	r1, [r4, #16]
 80068ee:	464a      	mov	r2, r9
 80068f0:	f000 fae6 	bl	8006ec0 <memcpy>
 80068f4:	89a3      	ldrh	r3, [r4, #12]
 80068f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80068fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068fe:	81a3      	strh	r3, [r4, #12]
 8006900:	6126      	str	r6, [r4, #16]
 8006902:	6165      	str	r5, [r4, #20]
 8006904:	444e      	add	r6, r9
 8006906:	eba5 0509 	sub.w	r5, r5, r9
 800690a:	6026      	str	r6, [r4, #0]
 800690c:	60a5      	str	r5, [r4, #8]
 800690e:	463e      	mov	r6, r7
 8006910:	42be      	cmp	r6, r7
 8006912:	d900      	bls.n	8006916 <__ssputs_r+0x72>
 8006914:	463e      	mov	r6, r7
 8006916:	6820      	ldr	r0, [r4, #0]
 8006918:	4632      	mov	r2, r6
 800691a:	4641      	mov	r1, r8
 800691c:	f000 faa6 	bl	8006e6c <memmove>
 8006920:	68a3      	ldr	r3, [r4, #8]
 8006922:	1b9b      	subs	r3, r3, r6
 8006924:	60a3      	str	r3, [r4, #8]
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	4433      	add	r3, r6
 800692a:	6023      	str	r3, [r4, #0]
 800692c:	2000      	movs	r0, #0
 800692e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006932:	462a      	mov	r2, r5
 8006934:	f000 fad2 	bl	8006edc <_realloc_r>
 8006938:	4606      	mov	r6, r0
 800693a:	2800      	cmp	r0, #0
 800693c:	d1e0      	bne.n	8006900 <__ssputs_r+0x5c>
 800693e:	6921      	ldr	r1, [r4, #16]
 8006940:	4650      	mov	r0, sl
 8006942:	f7ff feb7 	bl	80066b4 <_free_r>
 8006946:	230c      	movs	r3, #12
 8006948:	f8ca 3000 	str.w	r3, [sl]
 800694c:	89a3      	ldrh	r3, [r4, #12]
 800694e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006952:	81a3      	strh	r3, [r4, #12]
 8006954:	f04f 30ff 	mov.w	r0, #4294967295
 8006958:	e7e9      	b.n	800692e <__ssputs_r+0x8a>
	...

0800695c <_svfiprintf_r>:
 800695c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006960:	4698      	mov	r8, r3
 8006962:	898b      	ldrh	r3, [r1, #12]
 8006964:	061b      	lsls	r3, r3, #24
 8006966:	b09d      	sub	sp, #116	@ 0x74
 8006968:	4607      	mov	r7, r0
 800696a:	460d      	mov	r5, r1
 800696c:	4614      	mov	r4, r2
 800696e:	d510      	bpl.n	8006992 <_svfiprintf_r+0x36>
 8006970:	690b      	ldr	r3, [r1, #16]
 8006972:	b973      	cbnz	r3, 8006992 <_svfiprintf_r+0x36>
 8006974:	2140      	movs	r1, #64	@ 0x40
 8006976:	f7ff ff09 	bl	800678c <_malloc_r>
 800697a:	6028      	str	r0, [r5, #0]
 800697c:	6128      	str	r0, [r5, #16]
 800697e:	b930      	cbnz	r0, 800698e <_svfiprintf_r+0x32>
 8006980:	230c      	movs	r3, #12
 8006982:	603b      	str	r3, [r7, #0]
 8006984:	f04f 30ff 	mov.w	r0, #4294967295
 8006988:	b01d      	add	sp, #116	@ 0x74
 800698a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698e:	2340      	movs	r3, #64	@ 0x40
 8006990:	616b      	str	r3, [r5, #20]
 8006992:	2300      	movs	r3, #0
 8006994:	9309      	str	r3, [sp, #36]	@ 0x24
 8006996:	2320      	movs	r3, #32
 8006998:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800699c:	f8cd 800c 	str.w	r8, [sp, #12]
 80069a0:	2330      	movs	r3, #48	@ 0x30
 80069a2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006b40 <_svfiprintf_r+0x1e4>
 80069a6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80069aa:	f04f 0901 	mov.w	r9, #1
 80069ae:	4623      	mov	r3, r4
 80069b0:	469a      	mov	sl, r3
 80069b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069b6:	b10a      	cbz	r2, 80069bc <_svfiprintf_r+0x60>
 80069b8:	2a25      	cmp	r2, #37	@ 0x25
 80069ba:	d1f9      	bne.n	80069b0 <_svfiprintf_r+0x54>
 80069bc:	ebba 0b04 	subs.w	fp, sl, r4
 80069c0:	d00b      	beq.n	80069da <_svfiprintf_r+0x7e>
 80069c2:	465b      	mov	r3, fp
 80069c4:	4622      	mov	r2, r4
 80069c6:	4629      	mov	r1, r5
 80069c8:	4638      	mov	r0, r7
 80069ca:	f7ff ff6b 	bl	80068a4 <__ssputs_r>
 80069ce:	3001      	adds	r0, #1
 80069d0:	f000 80a7 	beq.w	8006b22 <_svfiprintf_r+0x1c6>
 80069d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069d6:	445a      	add	r2, fp
 80069d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80069da:	f89a 3000 	ldrb.w	r3, [sl]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	f000 809f 	beq.w	8006b22 <_svfiprintf_r+0x1c6>
 80069e4:	2300      	movs	r3, #0
 80069e6:	f04f 32ff 	mov.w	r2, #4294967295
 80069ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069ee:	f10a 0a01 	add.w	sl, sl, #1
 80069f2:	9304      	str	r3, [sp, #16]
 80069f4:	9307      	str	r3, [sp, #28]
 80069f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80069fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80069fc:	4654      	mov	r4, sl
 80069fe:	2205      	movs	r2, #5
 8006a00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a04:	484e      	ldr	r0, [pc, #312]	@ (8006b40 <_svfiprintf_r+0x1e4>)
 8006a06:	f7f9 fbc3 	bl	8000190 <memchr>
 8006a0a:	9a04      	ldr	r2, [sp, #16]
 8006a0c:	b9d8      	cbnz	r0, 8006a46 <_svfiprintf_r+0xea>
 8006a0e:	06d0      	lsls	r0, r2, #27
 8006a10:	bf44      	itt	mi
 8006a12:	2320      	movmi	r3, #32
 8006a14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a18:	0711      	lsls	r1, r2, #28
 8006a1a:	bf44      	itt	mi
 8006a1c:	232b      	movmi	r3, #43	@ 0x2b
 8006a1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006a22:	f89a 3000 	ldrb.w	r3, [sl]
 8006a26:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a28:	d015      	beq.n	8006a56 <_svfiprintf_r+0xfa>
 8006a2a:	9a07      	ldr	r2, [sp, #28]
 8006a2c:	4654      	mov	r4, sl
 8006a2e:	2000      	movs	r0, #0
 8006a30:	f04f 0c0a 	mov.w	ip, #10
 8006a34:	4621      	mov	r1, r4
 8006a36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a3a:	3b30      	subs	r3, #48	@ 0x30
 8006a3c:	2b09      	cmp	r3, #9
 8006a3e:	d94b      	bls.n	8006ad8 <_svfiprintf_r+0x17c>
 8006a40:	b1b0      	cbz	r0, 8006a70 <_svfiprintf_r+0x114>
 8006a42:	9207      	str	r2, [sp, #28]
 8006a44:	e014      	b.n	8006a70 <_svfiprintf_r+0x114>
 8006a46:	eba0 0308 	sub.w	r3, r0, r8
 8006a4a:	fa09 f303 	lsl.w	r3, r9, r3
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	9304      	str	r3, [sp, #16]
 8006a52:	46a2      	mov	sl, r4
 8006a54:	e7d2      	b.n	80069fc <_svfiprintf_r+0xa0>
 8006a56:	9b03      	ldr	r3, [sp, #12]
 8006a58:	1d19      	adds	r1, r3, #4
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	9103      	str	r1, [sp, #12]
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	bfbb      	ittet	lt
 8006a62:	425b      	neglt	r3, r3
 8006a64:	f042 0202 	orrlt.w	r2, r2, #2
 8006a68:	9307      	strge	r3, [sp, #28]
 8006a6a:	9307      	strlt	r3, [sp, #28]
 8006a6c:	bfb8      	it	lt
 8006a6e:	9204      	strlt	r2, [sp, #16]
 8006a70:	7823      	ldrb	r3, [r4, #0]
 8006a72:	2b2e      	cmp	r3, #46	@ 0x2e
 8006a74:	d10a      	bne.n	8006a8c <_svfiprintf_r+0x130>
 8006a76:	7863      	ldrb	r3, [r4, #1]
 8006a78:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a7a:	d132      	bne.n	8006ae2 <_svfiprintf_r+0x186>
 8006a7c:	9b03      	ldr	r3, [sp, #12]
 8006a7e:	1d1a      	adds	r2, r3, #4
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	9203      	str	r2, [sp, #12]
 8006a84:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006a88:	3402      	adds	r4, #2
 8006a8a:	9305      	str	r3, [sp, #20]
 8006a8c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006b44 <_svfiprintf_r+0x1e8>
 8006a90:	7821      	ldrb	r1, [r4, #0]
 8006a92:	2203      	movs	r2, #3
 8006a94:	4650      	mov	r0, sl
 8006a96:	f7f9 fb7b 	bl	8000190 <memchr>
 8006a9a:	b138      	cbz	r0, 8006aac <_svfiprintf_r+0x150>
 8006a9c:	9b04      	ldr	r3, [sp, #16]
 8006a9e:	eba0 000a 	sub.w	r0, r0, sl
 8006aa2:	2240      	movs	r2, #64	@ 0x40
 8006aa4:	4082      	lsls	r2, r0
 8006aa6:	4313      	orrs	r3, r2
 8006aa8:	3401      	adds	r4, #1
 8006aaa:	9304      	str	r3, [sp, #16]
 8006aac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ab0:	4825      	ldr	r0, [pc, #148]	@ (8006b48 <_svfiprintf_r+0x1ec>)
 8006ab2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ab6:	2206      	movs	r2, #6
 8006ab8:	f7f9 fb6a 	bl	8000190 <memchr>
 8006abc:	2800      	cmp	r0, #0
 8006abe:	d036      	beq.n	8006b2e <_svfiprintf_r+0x1d2>
 8006ac0:	4b22      	ldr	r3, [pc, #136]	@ (8006b4c <_svfiprintf_r+0x1f0>)
 8006ac2:	bb1b      	cbnz	r3, 8006b0c <_svfiprintf_r+0x1b0>
 8006ac4:	9b03      	ldr	r3, [sp, #12]
 8006ac6:	3307      	adds	r3, #7
 8006ac8:	f023 0307 	bic.w	r3, r3, #7
 8006acc:	3308      	adds	r3, #8
 8006ace:	9303      	str	r3, [sp, #12]
 8006ad0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad2:	4433      	add	r3, r6
 8006ad4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ad6:	e76a      	b.n	80069ae <_svfiprintf_r+0x52>
 8006ad8:	fb0c 3202 	mla	r2, ip, r2, r3
 8006adc:	460c      	mov	r4, r1
 8006ade:	2001      	movs	r0, #1
 8006ae0:	e7a8      	b.n	8006a34 <_svfiprintf_r+0xd8>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	3401      	adds	r4, #1
 8006ae6:	9305      	str	r3, [sp, #20]
 8006ae8:	4619      	mov	r1, r3
 8006aea:	f04f 0c0a 	mov.w	ip, #10
 8006aee:	4620      	mov	r0, r4
 8006af0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006af4:	3a30      	subs	r2, #48	@ 0x30
 8006af6:	2a09      	cmp	r2, #9
 8006af8:	d903      	bls.n	8006b02 <_svfiprintf_r+0x1a6>
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d0c6      	beq.n	8006a8c <_svfiprintf_r+0x130>
 8006afe:	9105      	str	r1, [sp, #20]
 8006b00:	e7c4      	b.n	8006a8c <_svfiprintf_r+0x130>
 8006b02:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b06:	4604      	mov	r4, r0
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e7f0      	b.n	8006aee <_svfiprintf_r+0x192>
 8006b0c:	ab03      	add	r3, sp, #12
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	462a      	mov	r2, r5
 8006b12:	4b0f      	ldr	r3, [pc, #60]	@ (8006b50 <_svfiprintf_r+0x1f4>)
 8006b14:	a904      	add	r1, sp, #16
 8006b16:	4638      	mov	r0, r7
 8006b18:	f3af 8000 	nop.w
 8006b1c:	1c42      	adds	r2, r0, #1
 8006b1e:	4606      	mov	r6, r0
 8006b20:	d1d6      	bne.n	8006ad0 <_svfiprintf_r+0x174>
 8006b22:	89ab      	ldrh	r3, [r5, #12]
 8006b24:	065b      	lsls	r3, r3, #25
 8006b26:	f53f af2d 	bmi.w	8006984 <_svfiprintf_r+0x28>
 8006b2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006b2c:	e72c      	b.n	8006988 <_svfiprintf_r+0x2c>
 8006b2e:	ab03      	add	r3, sp, #12
 8006b30:	9300      	str	r3, [sp, #0]
 8006b32:	462a      	mov	r2, r5
 8006b34:	4b06      	ldr	r3, [pc, #24]	@ (8006b50 <_svfiprintf_r+0x1f4>)
 8006b36:	a904      	add	r1, sp, #16
 8006b38:	4638      	mov	r0, r7
 8006b3a:	f000 f879 	bl	8006c30 <_printf_i>
 8006b3e:	e7ed      	b.n	8006b1c <_svfiprintf_r+0x1c0>
 8006b40:	080070d8 	.word	0x080070d8
 8006b44:	080070de 	.word	0x080070de
 8006b48:	080070e2 	.word	0x080070e2
 8006b4c:	00000000 	.word	0x00000000
 8006b50:	080068a5 	.word	0x080068a5

08006b54 <_printf_common>:
 8006b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b58:	4616      	mov	r6, r2
 8006b5a:	4698      	mov	r8, r3
 8006b5c:	688a      	ldr	r2, [r1, #8]
 8006b5e:	690b      	ldr	r3, [r1, #16]
 8006b60:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b64:	4293      	cmp	r3, r2
 8006b66:	bfb8      	it	lt
 8006b68:	4613      	movlt	r3, r2
 8006b6a:	6033      	str	r3, [r6, #0]
 8006b6c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b70:	4607      	mov	r7, r0
 8006b72:	460c      	mov	r4, r1
 8006b74:	b10a      	cbz	r2, 8006b7a <_printf_common+0x26>
 8006b76:	3301      	adds	r3, #1
 8006b78:	6033      	str	r3, [r6, #0]
 8006b7a:	6823      	ldr	r3, [r4, #0]
 8006b7c:	0699      	lsls	r1, r3, #26
 8006b7e:	bf42      	ittt	mi
 8006b80:	6833      	ldrmi	r3, [r6, #0]
 8006b82:	3302      	addmi	r3, #2
 8006b84:	6033      	strmi	r3, [r6, #0]
 8006b86:	6825      	ldr	r5, [r4, #0]
 8006b88:	f015 0506 	ands.w	r5, r5, #6
 8006b8c:	d106      	bne.n	8006b9c <_printf_common+0x48>
 8006b8e:	f104 0a19 	add.w	sl, r4, #25
 8006b92:	68e3      	ldr	r3, [r4, #12]
 8006b94:	6832      	ldr	r2, [r6, #0]
 8006b96:	1a9b      	subs	r3, r3, r2
 8006b98:	42ab      	cmp	r3, r5
 8006b9a:	dc26      	bgt.n	8006bea <_printf_common+0x96>
 8006b9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006ba0:	6822      	ldr	r2, [r4, #0]
 8006ba2:	3b00      	subs	r3, #0
 8006ba4:	bf18      	it	ne
 8006ba6:	2301      	movne	r3, #1
 8006ba8:	0692      	lsls	r2, r2, #26
 8006baa:	d42b      	bmi.n	8006c04 <_printf_common+0xb0>
 8006bac:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bb0:	4641      	mov	r1, r8
 8006bb2:	4638      	mov	r0, r7
 8006bb4:	47c8      	blx	r9
 8006bb6:	3001      	adds	r0, #1
 8006bb8:	d01e      	beq.n	8006bf8 <_printf_common+0xa4>
 8006bba:	6823      	ldr	r3, [r4, #0]
 8006bbc:	6922      	ldr	r2, [r4, #16]
 8006bbe:	f003 0306 	and.w	r3, r3, #6
 8006bc2:	2b04      	cmp	r3, #4
 8006bc4:	bf02      	ittt	eq
 8006bc6:	68e5      	ldreq	r5, [r4, #12]
 8006bc8:	6833      	ldreq	r3, [r6, #0]
 8006bca:	1aed      	subeq	r5, r5, r3
 8006bcc:	68a3      	ldr	r3, [r4, #8]
 8006bce:	bf0c      	ite	eq
 8006bd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bd4:	2500      	movne	r5, #0
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	bfc4      	itt	gt
 8006bda:	1a9b      	subgt	r3, r3, r2
 8006bdc:	18ed      	addgt	r5, r5, r3
 8006bde:	2600      	movs	r6, #0
 8006be0:	341a      	adds	r4, #26
 8006be2:	42b5      	cmp	r5, r6
 8006be4:	d11a      	bne.n	8006c1c <_printf_common+0xc8>
 8006be6:	2000      	movs	r0, #0
 8006be8:	e008      	b.n	8006bfc <_printf_common+0xa8>
 8006bea:	2301      	movs	r3, #1
 8006bec:	4652      	mov	r2, sl
 8006bee:	4641      	mov	r1, r8
 8006bf0:	4638      	mov	r0, r7
 8006bf2:	47c8      	blx	r9
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	d103      	bne.n	8006c00 <_printf_common+0xac>
 8006bf8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c00:	3501      	adds	r5, #1
 8006c02:	e7c6      	b.n	8006b92 <_printf_common+0x3e>
 8006c04:	18e1      	adds	r1, r4, r3
 8006c06:	1c5a      	adds	r2, r3, #1
 8006c08:	2030      	movs	r0, #48	@ 0x30
 8006c0a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c0e:	4422      	add	r2, r4
 8006c10:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c14:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c18:	3302      	adds	r3, #2
 8006c1a:	e7c7      	b.n	8006bac <_printf_common+0x58>
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	4622      	mov	r2, r4
 8006c20:	4641      	mov	r1, r8
 8006c22:	4638      	mov	r0, r7
 8006c24:	47c8      	blx	r9
 8006c26:	3001      	adds	r0, #1
 8006c28:	d0e6      	beq.n	8006bf8 <_printf_common+0xa4>
 8006c2a:	3601      	adds	r6, #1
 8006c2c:	e7d9      	b.n	8006be2 <_printf_common+0x8e>
	...

08006c30 <_printf_i>:
 8006c30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c34:	7e0f      	ldrb	r7, [r1, #24]
 8006c36:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c38:	2f78      	cmp	r7, #120	@ 0x78
 8006c3a:	4691      	mov	r9, r2
 8006c3c:	4680      	mov	r8, r0
 8006c3e:	460c      	mov	r4, r1
 8006c40:	469a      	mov	sl, r3
 8006c42:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c46:	d807      	bhi.n	8006c58 <_printf_i+0x28>
 8006c48:	2f62      	cmp	r7, #98	@ 0x62
 8006c4a:	d80a      	bhi.n	8006c62 <_printf_i+0x32>
 8006c4c:	2f00      	cmp	r7, #0
 8006c4e:	f000 80d1 	beq.w	8006df4 <_printf_i+0x1c4>
 8006c52:	2f58      	cmp	r7, #88	@ 0x58
 8006c54:	f000 80b8 	beq.w	8006dc8 <_printf_i+0x198>
 8006c58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c5c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c60:	e03a      	b.n	8006cd8 <_printf_i+0xa8>
 8006c62:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c66:	2b15      	cmp	r3, #21
 8006c68:	d8f6      	bhi.n	8006c58 <_printf_i+0x28>
 8006c6a:	a101      	add	r1, pc, #4	@ (adr r1, 8006c70 <_printf_i+0x40>)
 8006c6c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c70:	08006cc9 	.word	0x08006cc9
 8006c74:	08006cdd 	.word	0x08006cdd
 8006c78:	08006c59 	.word	0x08006c59
 8006c7c:	08006c59 	.word	0x08006c59
 8006c80:	08006c59 	.word	0x08006c59
 8006c84:	08006c59 	.word	0x08006c59
 8006c88:	08006cdd 	.word	0x08006cdd
 8006c8c:	08006c59 	.word	0x08006c59
 8006c90:	08006c59 	.word	0x08006c59
 8006c94:	08006c59 	.word	0x08006c59
 8006c98:	08006c59 	.word	0x08006c59
 8006c9c:	08006ddb 	.word	0x08006ddb
 8006ca0:	08006d07 	.word	0x08006d07
 8006ca4:	08006d95 	.word	0x08006d95
 8006ca8:	08006c59 	.word	0x08006c59
 8006cac:	08006c59 	.word	0x08006c59
 8006cb0:	08006dfd 	.word	0x08006dfd
 8006cb4:	08006c59 	.word	0x08006c59
 8006cb8:	08006d07 	.word	0x08006d07
 8006cbc:	08006c59 	.word	0x08006c59
 8006cc0:	08006c59 	.word	0x08006c59
 8006cc4:	08006d9d 	.word	0x08006d9d
 8006cc8:	6833      	ldr	r3, [r6, #0]
 8006cca:	1d1a      	adds	r2, r3, #4
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6032      	str	r2, [r6, #0]
 8006cd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cd4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e09c      	b.n	8006e16 <_printf_i+0x1e6>
 8006cdc:	6833      	ldr	r3, [r6, #0]
 8006cde:	6820      	ldr	r0, [r4, #0]
 8006ce0:	1d19      	adds	r1, r3, #4
 8006ce2:	6031      	str	r1, [r6, #0]
 8006ce4:	0606      	lsls	r6, r0, #24
 8006ce6:	d501      	bpl.n	8006cec <_printf_i+0xbc>
 8006ce8:	681d      	ldr	r5, [r3, #0]
 8006cea:	e003      	b.n	8006cf4 <_printf_i+0xc4>
 8006cec:	0645      	lsls	r5, r0, #25
 8006cee:	d5fb      	bpl.n	8006ce8 <_printf_i+0xb8>
 8006cf0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cf4:	2d00      	cmp	r5, #0
 8006cf6:	da03      	bge.n	8006d00 <_printf_i+0xd0>
 8006cf8:	232d      	movs	r3, #45	@ 0x2d
 8006cfa:	426d      	negs	r5, r5
 8006cfc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d00:	4858      	ldr	r0, [pc, #352]	@ (8006e64 <_printf_i+0x234>)
 8006d02:	230a      	movs	r3, #10
 8006d04:	e011      	b.n	8006d2a <_printf_i+0xfa>
 8006d06:	6821      	ldr	r1, [r4, #0]
 8006d08:	6833      	ldr	r3, [r6, #0]
 8006d0a:	0608      	lsls	r0, r1, #24
 8006d0c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d10:	d402      	bmi.n	8006d18 <_printf_i+0xe8>
 8006d12:	0649      	lsls	r1, r1, #25
 8006d14:	bf48      	it	mi
 8006d16:	b2ad      	uxthmi	r5, r5
 8006d18:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d1a:	4852      	ldr	r0, [pc, #328]	@ (8006e64 <_printf_i+0x234>)
 8006d1c:	6033      	str	r3, [r6, #0]
 8006d1e:	bf14      	ite	ne
 8006d20:	230a      	movne	r3, #10
 8006d22:	2308      	moveq	r3, #8
 8006d24:	2100      	movs	r1, #0
 8006d26:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d2a:	6866      	ldr	r6, [r4, #4]
 8006d2c:	60a6      	str	r6, [r4, #8]
 8006d2e:	2e00      	cmp	r6, #0
 8006d30:	db05      	blt.n	8006d3e <_printf_i+0x10e>
 8006d32:	6821      	ldr	r1, [r4, #0]
 8006d34:	432e      	orrs	r6, r5
 8006d36:	f021 0104 	bic.w	r1, r1, #4
 8006d3a:	6021      	str	r1, [r4, #0]
 8006d3c:	d04b      	beq.n	8006dd6 <_printf_i+0x1a6>
 8006d3e:	4616      	mov	r6, r2
 8006d40:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d44:	fb03 5711 	mls	r7, r3, r1, r5
 8006d48:	5dc7      	ldrb	r7, [r0, r7]
 8006d4a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d4e:	462f      	mov	r7, r5
 8006d50:	42bb      	cmp	r3, r7
 8006d52:	460d      	mov	r5, r1
 8006d54:	d9f4      	bls.n	8006d40 <_printf_i+0x110>
 8006d56:	2b08      	cmp	r3, #8
 8006d58:	d10b      	bne.n	8006d72 <_printf_i+0x142>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	07df      	lsls	r7, r3, #31
 8006d5e:	d508      	bpl.n	8006d72 <_printf_i+0x142>
 8006d60:	6923      	ldr	r3, [r4, #16]
 8006d62:	6861      	ldr	r1, [r4, #4]
 8006d64:	4299      	cmp	r1, r3
 8006d66:	bfde      	ittt	le
 8006d68:	2330      	movle	r3, #48	@ 0x30
 8006d6a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d6e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d72:	1b92      	subs	r2, r2, r6
 8006d74:	6122      	str	r2, [r4, #16]
 8006d76:	f8cd a000 	str.w	sl, [sp]
 8006d7a:	464b      	mov	r3, r9
 8006d7c:	aa03      	add	r2, sp, #12
 8006d7e:	4621      	mov	r1, r4
 8006d80:	4640      	mov	r0, r8
 8006d82:	f7ff fee7 	bl	8006b54 <_printf_common>
 8006d86:	3001      	adds	r0, #1
 8006d88:	d14a      	bne.n	8006e20 <_printf_i+0x1f0>
 8006d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006d8e:	b004      	add	sp, #16
 8006d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	f043 0320 	orr.w	r3, r3, #32
 8006d9a:	6023      	str	r3, [r4, #0]
 8006d9c:	4832      	ldr	r0, [pc, #200]	@ (8006e68 <_printf_i+0x238>)
 8006d9e:	2778      	movs	r7, #120	@ 0x78
 8006da0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	6831      	ldr	r1, [r6, #0]
 8006da8:	061f      	lsls	r7, r3, #24
 8006daa:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dae:	d402      	bmi.n	8006db6 <_printf_i+0x186>
 8006db0:	065f      	lsls	r7, r3, #25
 8006db2:	bf48      	it	mi
 8006db4:	b2ad      	uxthmi	r5, r5
 8006db6:	6031      	str	r1, [r6, #0]
 8006db8:	07d9      	lsls	r1, r3, #31
 8006dba:	bf44      	itt	mi
 8006dbc:	f043 0320 	orrmi.w	r3, r3, #32
 8006dc0:	6023      	strmi	r3, [r4, #0]
 8006dc2:	b11d      	cbz	r5, 8006dcc <_printf_i+0x19c>
 8006dc4:	2310      	movs	r3, #16
 8006dc6:	e7ad      	b.n	8006d24 <_printf_i+0xf4>
 8006dc8:	4826      	ldr	r0, [pc, #152]	@ (8006e64 <_printf_i+0x234>)
 8006dca:	e7e9      	b.n	8006da0 <_printf_i+0x170>
 8006dcc:	6823      	ldr	r3, [r4, #0]
 8006dce:	f023 0320 	bic.w	r3, r3, #32
 8006dd2:	6023      	str	r3, [r4, #0]
 8006dd4:	e7f6      	b.n	8006dc4 <_printf_i+0x194>
 8006dd6:	4616      	mov	r6, r2
 8006dd8:	e7bd      	b.n	8006d56 <_printf_i+0x126>
 8006dda:	6833      	ldr	r3, [r6, #0]
 8006ddc:	6825      	ldr	r5, [r4, #0]
 8006dde:	6961      	ldr	r1, [r4, #20]
 8006de0:	1d18      	adds	r0, r3, #4
 8006de2:	6030      	str	r0, [r6, #0]
 8006de4:	062e      	lsls	r6, r5, #24
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	d501      	bpl.n	8006dee <_printf_i+0x1be>
 8006dea:	6019      	str	r1, [r3, #0]
 8006dec:	e002      	b.n	8006df4 <_printf_i+0x1c4>
 8006dee:	0668      	lsls	r0, r5, #25
 8006df0:	d5fb      	bpl.n	8006dea <_printf_i+0x1ba>
 8006df2:	8019      	strh	r1, [r3, #0]
 8006df4:	2300      	movs	r3, #0
 8006df6:	6123      	str	r3, [r4, #16]
 8006df8:	4616      	mov	r6, r2
 8006dfa:	e7bc      	b.n	8006d76 <_printf_i+0x146>
 8006dfc:	6833      	ldr	r3, [r6, #0]
 8006dfe:	1d1a      	adds	r2, r3, #4
 8006e00:	6032      	str	r2, [r6, #0]
 8006e02:	681e      	ldr	r6, [r3, #0]
 8006e04:	6862      	ldr	r2, [r4, #4]
 8006e06:	2100      	movs	r1, #0
 8006e08:	4630      	mov	r0, r6
 8006e0a:	f7f9 f9c1 	bl	8000190 <memchr>
 8006e0e:	b108      	cbz	r0, 8006e14 <_printf_i+0x1e4>
 8006e10:	1b80      	subs	r0, r0, r6
 8006e12:	6060      	str	r0, [r4, #4]
 8006e14:	6863      	ldr	r3, [r4, #4]
 8006e16:	6123      	str	r3, [r4, #16]
 8006e18:	2300      	movs	r3, #0
 8006e1a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e1e:	e7aa      	b.n	8006d76 <_printf_i+0x146>
 8006e20:	6923      	ldr	r3, [r4, #16]
 8006e22:	4632      	mov	r2, r6
 8006e24:	4649      	mov	r1, r9
 8006e26:	4640      	mov	r0, r8
 8006e28:	47d0      	blx	sl
 8006e2a:	3001      	adds	r0, #1
 8006e2c:	d0ad      	beq.n	8006d8a <_printf_i+0x15a>
 8006e2e:	6823      	ldr	r3, [r4, #0]
 8006e30:	079b      	lsls	r3, r3, #30
 8006e32:	d413      	bmi.n	8006e5c <_printf_i+0x22c>
 8006e34:	68e0      	ldr	r0, [r4, #12]
 8006e36:	9b03      	ldr	r3, [sp, #12]
 8006e38:	4298      	cmp	r0, r3
 8006e3a:	bfb8      	it	lt
 8006e3c:	4618      	movlt	r0, r3
 8006e3e:	e7a6      	b.n	8006d8e <_printf_i+0x15e>
 8006e40:	2301      	movs	r3, #1
 8006e42:	4632      	mov	r2, r6
 8006e44:	4649      	mov	r1, r9
 8006e46:	4640      	mov	r0, r8
 8006e48:	47d0      	blx	sl
 8006e4a:	3001      	adds	r0, #1
 8006e4c:	d09d      	beq.n	8006d8a <_printf_i+0x15a>
 8006e4e:	3501      	adds	r5, #1
 8006e50:	68e3      	ldr	r3, [r4, #12]
 8006e52:	9903      	ldr	r1, [sp, #12]
 8006e54:	1a5b      	subs	r3, r3, r1
 8006e56:	42ab      	cmp	r3, r5
 8006e58:	dcf2      	bgt.n	8006e40 <_printf_i+0x210>
 8006e5a:	e7eb      	b.n	8006e34 <_printf_i+0x204>
 8006e5c:	2500      	movs	r5, #0
 8006e5e:	f104 0619 	add.w	r6, r4, #25
 8006e62:	e7f5      	b.n	8006e50 <_printf_i+0x220>
 8006e64:	080070e9 	.word	0x080070e9
 8006e68:	080070fa 	.word	0x080070fa

08006e6c <memmove>:
 8006e6c:	4288      	cmp	r0, r1
 8006e6e:	b510      	push	{r4, lr}
 8006e70:	eb01 0402 	add.w	r4, r1, r2
 8006e74:	d902      	bls.n	8006e7c <memmove+0x10>
 8006e76:	4284      	cmp	r4, r0
 8006e78:	4623      	mov	r3, r4
 8006e7a:	d807      	bhi.n	8006e8c <memmove+0x20>
 8006e7c:	1e43      	subs	r3, r0, #1
 8006e7e:	42a1      	cmp	r1, r4
 8006e80:	d008      	beq.n	8006e94 <memmove+0x28>
 8006e82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e86:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006e8a:	e7f8      	b.n	8006e7e <memmove+0x12>
 8006e8c:	4402      	add	r2, r0
 8006e8e:	4601      	mov	r1, r0
 8006e90:	428a      	cmp	r2, r1
 8006e92:	d100      	bne.n	8006e96 <memmove+0x2a>
 8006e94:	bd10      	pop	{r4, pc}
 8006e96:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006e9a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006e9e:	e7f7      	b.n	8006e90 <memmove+0x24>

08006ea0 <_sbrk_r>:
 8006ea0:	b538      	push	{r3, r4, r5, lr}
 8006ea2:	4d06      	ldr	r5, [pc, #24]	@ (8006ebc <_sbrk_r+0x1c>)
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	4604      	mov	r4, r0
 8006ea8:	4608      	mov	r0, r1
 8006eaa:	602b      	str	r3, [r5, #0]
 8006eac:	f7f9 fe74 	bl	8000b98 <_sbrk>
 8006eb0:	1c43      	adds	r3, r0, #1
 8006eb2:	d102      	bne.n	8006eba <_sbrk_r+0x1a>
 8006eb4:	682b      	ldr	r3, [r5, #0]
 8006eb6:	b103      	cbz	r3, 8006eba <_sbrk_r+0x1a>
 8006eb8:	6023      	str	r3, [r4, #0]
 8006eba:	bd38      	pop	{r3, r4, r5, pc}
 8006ebc:	20000590 	.word	0x20000590

08006ec0 <memcpy>:
 8006ec0:	440a      	add	r2, r1
 8006ec2:	4291      	cmp	r1, r2
 8006ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ec8:	d100      	bne.n	8006ecc <memcpy+0xc>
 8006eca:	4770      	bx	lr
 8006ecc:	b510      	push	{r4, lr}
 8006ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ed6:	4291      	cmp	r1, r2
 8006ed8:	d1f9      	bne.n	8006ece <memcpy+0xe>
 8006eda:	bd10      	pop	{r4, pc}

08006edc <_realloc_r>:
 8006edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee0:	4607      	mov	r7, r0
 8006ee2:	4614      	mov	r4, r2
 8006ee4:	460d      	mov	r5, r1
 8006ee6:	b921      	cbnz	r1, 8006ef2 <_realloc_r+0x16>
 8006ee8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006eec:	4611      	mov	r1, r2
 8006eee:	f7ff bc4d 	b.w	800678c <_malloc_r>
 8006ef2:	b92a      	cbnz	r2, 8006f00 <_realloc_r+0x24>
 8006ef4:	f7ff fbde 	bl	80066b4 <_free_r>
 8006ef8:	4625      	mov	r5, r4
 8006efa:	4628      	mov	r0, r5
 8006efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f00:	f000 f81a 	bl	8006f38 <_malloc_usable_size_r>
 8006f04:	4284      	cmp	r4, r0
 8006f06:	4606      	mov	r6, r0
 8006f08:	d802      	bhi.n	8006f10 <_realloc_r+0x34>
 8006f0a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f0e:	d8f4      	bhi.n	8006efa <_realloc_r+0x1e>
 8006f10:	4621      	mov	r1, r4
 8006f12:	4638      	mov	r0, r7
 8006f14:	f7ff fc3a 	bl	800678c <_malloc_r>
 8006f18:	4680      	mov	r8, r0
 8006f1a:	b908      	cbnz	r0, 8006f20 <_realloc_r+0x44>
 8006f1c:	4645      	mov	r5, r8
 8006f1e:	e7ec      	b.n	8006efa <_realloc_r+0x1e>
 8006f20:	42b4      	cmp	r4, r6
 8006f22:	4622      	mov	r2, r4
 8006f24:	4629      	mov	r1, r5
 8006f26:	bf28      	it	cs
 8006f28:	4632      	movcs	r2, r6
 8006f2a:	f7ff ffc9 	bl	8006ec0 <memcpy>
 8006f2e:	4629      	mov	r1, r5
 8006f30:	4638      	mov	r0, r7
 8006f32:	f7ff fbbf 	bl	80066b4 <_free_r>
 8006f36:	e7f1      	b.n	8006f1c <_realloc_r+0x40>

08006f38 <_malloc_usable_size_r>:
 8006f38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f3c:	1f18      	subs	r0, r3, #4
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	bfbc      	itt	lt
 8006f42:	580b      	ldrlt	r3, [r1, r0]
 8006f44:	18c0      	addlt	r0, r0, r3
 8006f46:	4770      	bx	lr

08006f48 <_init>:
 8006f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f4a:	bf00      	nop
 8006f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f4e:	bc08      	pop	{r3}
 8006f50:	469e      	mov	lr, r3
 8006f52:	4770      	bx	lr

08006f54 <_fini>:
 8006f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f56:	bf00      	nop
 8006f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f5a:	bc08      	pop	{r3}
 8006f5c:	469e      	mov	lr, r3
 8006f5e:	4770      	bx	lr
