 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SHA2
Version: O-2018.06
Date   : Wed Aug 30 16:43:28 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: k[4] (input port clocked by clk)
  Endpoint: T1_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SHA2               tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  k[4] (in)                                0.03       5.53 f
  csa1/ci[4] (CSA_0)                       0.00       5.53 f
  csa1/U120/Y (AO22X4)                     0.24       5.77 f
  csa1/co[5] (CSA_0)                       0.00       5.77 f
  add_26/B[5] (SHA2_DW01_add_8)            0.00       5.77 f
  add_26/U343/Y (NAND2X6)                  0.12       5.89 r
  add_26/U537/Y (OR2X8)                    0.15       6.04 r
  add_26/U347/Y (NAND2X6)                  0.07       6.10 f
  add_26/U515/Y (AOI21X4)                  0.17       6.27 r
  add_26/U469/Y (NAND2X8)                  0.10       6.37 f
  add_26/U468/Y (AOI21X4)                  0.16       6.52 r
  add_26/U476/Y (BUFX20)                   0.19       6.72 r
  add_26/U351/Y (OR2X4)                    0.16       6.88 r
  add_26/U524/Y (NAND2X6)                  0.06       6.95 f
  add_26/U523/Y (XNOR2X4)                  0.13       7.07 r
  add_26/SUM[27] (SHA2_DW01_add_8)         0.00       7.07 r
  U2431/Y (NOR2X6)                         0.09       7.17 f
  U2394/Y (NOR2X6)                         0.07       7.24 r
  T1_reg[27]/D (DFFRX2)                    0.00       7.24 r
  data arrival time                                   7.24

  clock clk (rise edge)                    7.00       7.00
  clock network delay (ideal)              0.50       7.50
  clock uncertainty                       -0.10       7.40
  T1_reg[27]/CK (DFFRX2)                   0.00       7.40 r
  library setup time                      -0.16       7.24
  data required time                                  7.24
  -----------------------------------------------------------
  data required time                                  7.24
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
