library ieee;
use ieee.std_logic_1164.all;

entity AddSub4 is
    port(sub : in std_logic;
        a,b :in std_logic_vector(3 downto 0);
        cout : out std_logic_vector(3 downto 0);
        s : out std_logic);


end AddSub4;

--architecture Structural of AddSub4 is
--    signal s_b : std_logic_vector(3 downto 0);
--
--begin
--    s_b <= b when (sub = '0') else not b;
--    AddSub4: entity work.Adder4
--        port map(a => a,
--                 b => s_b,
--                 cin => sub,
--                 cout => cout,
--                 s => s);
--
--end Structural;