<stg><name>byteGen</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:0 %p_read_1 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:1 %ndist_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %ndist_val

]]></Node>
<StgValue><ssdm name="ndist_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:2 %nlen_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %nlen_val

]]></Node>
<StgValue><ssdm name="nlen_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %p_read_2 = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
entry:5 %done_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="done_1_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %p_bitbuffer_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_bitbuffer_1_loc"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="64">
<![CDATA[
entry:7 %write_flag3_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="write_flag3_1_loc"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="64">
<![CDATA[
entry:8 %bits_cntr_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bits_cntr_1_loc"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
entry:9 %write_flag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="write_flag_1_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %codeOffsets_addr = getelementptr i16 %codeOffsets, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="codeOffsets_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %p_read_2, i32 4, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:22 %icmp_ln57 = icmp_ne  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:23 %or_ln57 = or i1 %p_read_1, i1 %icmp_ln57

]]></Node>
<StgValue><ssdm name="or_ln57"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:24 %br_ln57 = br i1 %or_ln57, void %loadBitStream.i, void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loadBitStream.i:0 %tmp_dt = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream

]]></Node>
<StgValue><ssdm name="tmp_dt"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="16">
<![CDATA[
loadBitStream.i:1 %zext_ln60 = zext i16 %tmp_dt

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="6">
<![CDATA[
loadBitStream.i:2 %zext_ln60_3 = zext i6 %p_read_2

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
loadBitStream.i:3 %shl_ln60 = shl i31 %zext_ln60, i31 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="shl_ln60"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="31">
<![CDATA[
loadBitStream.i:4 %zext_ln60_4 = zext i31 %shl_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loadBitStream.i:5 %add_ln60 = add i32 %zext_ln60_4, i32 %p_read_3

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
loadBitStream.i:6 %huffman_eos_stream_read = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream

]]></Node>
<StgValue><ssdm name="huffman_eos_stream_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loadBitStream.i:7 %add_ln62 = add i6 %p_read_2, i6 16

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
loadBitStream.i:8 %br_ln63 = br void %_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="6">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:4 %ndist_val_cast = zext i6 %ndist_val_read

]]></Node>
<StgValue><ssdm name="ndist_val_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:5 %add_i307 = add i9 %ndist_val_cast, i9 %nlen_val_read

]]></Node>
<StgValue><ssdm name="add_i307"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:12 %codeOffsets_load = load i4 %codeOffsets_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:19 %empty_59 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:1 %p_bitbuffer_0 = phi i32 %add_ln60, void %loadBitStream.i, i32 %p_read_3, void %entry

]]></Node>
<StgValue><ssdm name="p_bitbuffer_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:6 %codeOffsets_addr_1 = getelementptr i16 %codeOffsets, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:7 %codeOffsets_addr_2 = getelementptr i16 %codeOffsets, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:12 %codeOffsets_load = load i4 %codeOffsets_addr

]]></Node>
<StgValue><ssdm name="codeOffsets_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:13 %codeOffsets_load_1 = load i4 %codeOffsets_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:14 %codeOffsets_load_2 = load i4 %codeOffsets_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:8 %codeOffsets_addr_3 = getelementptr i16 %codeOffsets, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:9 %codeOffsets_addr_4 = getelementptr i16 %codeOffsets, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_4"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:13 %codeOffsets_load_1 = load i4 %codeOffsets_addr_1

]]></Node>
<StgValue><ssdm name="codeOffsets_load_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:14 %codeOffsets_load_2 = load i4 %codeOffsets_addr_2

]]></Node>
<StgValue><ssdm name="codeOffsets_load_2"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:15 %codeOffsets_load_3 = load i4 %codeOffsets_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_load_3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:16 %codeOffsets_load_4 = load i4 %codeOffsets_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_load_4"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:10 %codeOffsets_addr_5 = getelementptr i16 %codeOffsets, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_5"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:11 %codeOffsets_addr_6 = getelementptr i16 %codeOffsets, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="codeOffsets_addr_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:15 %codeOffsets_load_3 = load i4 %codeOffsets_addr_3

]]></Node>
<StgValue><ssdm name="codeOffsets_load_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:16 %codeOffsets_load_4 = load i4 %codeOffsets_addr_4

]]></Node>
<StgValue><ssdm name="codeOffsets_load_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:17 %codeOffsets_load_5 = load i4 %codeOffsets_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_load_5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:18 %codeOffsets_load_6 = load i4 %codeOffsets_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_load_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:0 %write_flag_0 = phi i1 1, void %loadBitStream.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:2 %empty = phi i1 %huffman_eos_stream_read, void %loadBitStream.i, i1 %p_read_1, void %entry

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:3 %empty_58 = phi i6 %add_ln62, void %loadBitStream.i, i6 %p_read_2, void %entry

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:17 %codeOffsets_load_5 = load i4 %codeOffsets_addr_5

]]></Node>
<StgValue><ssdm name="codeOffsets_load_5"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="4">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:18 %codeOffsets_load_6 = load i4 %codeOffsets_addr_6

]]></Node>
<StgValue><ssdm name="codeOffsets_load_6"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="6" op_3_bw="32" op_4_bw="1" op_5_bw="9" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="5" op_21_bw="16" op_22_bw="1" op_23_bw="1" op_24_bw="6" op_25_bw="1" op_26_bw="32" op_27_bw="1" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:20 %call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="6" op_3_bw="32" op_4_bw="1" op_5_bw="9" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="5" op_21_bw="16" op_22_bw="1" op_23_bw="1" op_24_bw="6" op_25_bw="1" op_26_bw="32" op_27_bw="1" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:20 %call_ln62 = call void @byteGen_Pipeline_bytegen, i1 %write_flag_0, i6 %empty_58, i32 %p_bitbuffer_0, i1 %empty, i9 %add_i307, i16 %codeOffsets_load, i16 %codeOffsets_load_1, i16 %codeOffsets_load_2, i16 %codeOffsets_load_3, i16 %codeOffsets_load_4, i16 %codeOffsets_load_5, i16 %codeOffsets_load_6, i9 %bl1Codes, i9 %bl2Codes, i9 %bl3Codes, i9 %bl4Codes, i9 %bl5Codes, i9 %bl6Codes, i9 %bl7Codes, i5 %lens, i16 %huffman_input_stream, i1 %huffman_eos_stream, i1 %write_flag_1_loc, i6 %bits_cntr_1_loc, i1 %write_flag3_1_loc, i32 %p_bitbuffer_1_loc, i1 %done_1_loc

]]></Node>
<StgValue><ssdm name="call_ln62"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:21 %write_flag_1_loc_load = load i1 %write_flag_1_loc

]]></Node>
<StgValue><ssdm name="write_flag_1_loc_load"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:22 %bits_cntr_1_loc_load = load i6 %bits_cntr_1_loc

]]></Node>
<StgValue><ssdm name="bits_cntr_1_loc_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:23 %write_flag3_1_loc_load = load i1 %write_flag3_1_loc

]]></Node>
<StgValue><ssdm name="write_flag3_1_loc_load"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:24 %p_bitbuffer_1_loc_load = load i32 %p_bitbuffer_1_loc

]]></Node>
<StgValue><ssdm name="p_bitbuffer_1_loc_load"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:25 %done_1_loc_load = load i1 %done_1_loc

]]></Node>
<StgValue><ssdm name="done_1_loc_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:26 %select_ln536 = select i1 %write_flag_1_loc_load, i6 %bits_cntr_1_loc_load, i6 %p_read_2

]]></Node>
<StgValue><ssdm name="select_ln536"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:27 %select_ln536_1 = select i1 %write_flag3_1_loc_load, i1 %done_1_loc_load, i1 %p_read_1

]]></Node>
<StgValue><ssdm name="select_ln536_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="39" op_0_bw="39" op_1_bw="32">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:28 %mrv = insertvalue i39 <undef>, i32 %p_bitbuffer_1_loc_load

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="39" op_1_bw="6">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:29 %mrv_1 = insertvalue i39 %mrv, i6 %select_ln536

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="39" op_0_bw="39" op_1_bw="1">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:30 %mrv_2 = insertvalue i39 %mrv_1, i1 %select_ln536_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="39">
<![CDATA[
_ZN2xf11compression7details15loadBitStreamLLER7ap_uintILi32EERS2_ILi6EERN3hls6streamIS2_ILi16EELi0EEERNS8_IbLi0EEERb.exit:31 %ret_ln536 = ret i39 %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln536"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
