Warning (10268): Verilog HDL information at volt_calc.v(62): always construct contains both blocking and non-blocking assignments File: D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/volt_calc.v Line: 62
Warning (10268): Verilog HDL information at mux12.v(64): always construct contains both blocking and non-blocking assignments File: D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/mux12.v Line: 64
Info (10281): Verilog HDL Declaration information at err_detect.v(37): object "BypPowerErr" differs only in case from object "byppowererr" in the same scope File: D:/temp/ZhiYuan_ING/PowerUnit_replace/git_ZYHG003/GR20230909PCB_MingDeCode_Test/GR20230909PCB_MingDeCode_Test/power_unit_inGRboard_IGBT_Reverse/src/err_detect.v Line: 37
