# EduSoC
Minimalistic SoC framework for the Digilent Arty-S7 FPGA board, intended for educational development of a RISC-V core.

Developed for the Institute of Computer Architecture and Computer Engineering at the University of Stuttgart.
