

================================================================
== Vitis HLS Report for 'matrixmul_accel_core'
================================================================
* Date:           Wed Dec  6 15:21:40 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        PROJET_HLS_zynq
* Solution:       trans-inver2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.441 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    22887|    74471| 0.229 ms | 0.745 ms |  22888|  74472|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                             |                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_inversion_matrix_fu_253  |inversion_matrix  |     3269|    54853| 32.690 us |  0.549 ms |   3269|  54853|   none  |
        |grp_matrixmul_fu_258         |matrixmul         |    16536|    16536|  0.165 ms |  0.165 ms |  16536|  16536|   none  |
        |grp_transMatrix_fu_265       |transMatrix       |     1051|     1051| 10.510 us | 10.510 us |   1051|   1051|   none  |
        +-----------------------------+------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- read_a1_read_a2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- read_b1_read_b2        |     1024|     1024|         2|          1|          1|  1024|    yes   |
        |- write_res1_write_res2  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    293|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|  234|   34958|  42678|    -|
|Memory           |        6|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    482|    -|
|Register         |        -|    -|     157|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|  234|   35115|  43453|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|  106|      33|     81|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |grp_inversion_matrix_fu_253  |inversion_matrix  |        2|  224|  29224|  35912|    0|
    |grp_matrixmul_fu_258         |matrixmul         |        0|   10|   5021|   4273|    0|
    |grp_transMatrix_fu_265       |transMatrix       |        0|    0|    713|   2493|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+
    |Total                        |                  |        2|  234|  34958|  42678|    0|
    +-----------------------------+------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |mat_a_U    |inversion_matrix_Ainverse  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |mat_b_U    |inversion_matrix_Ainverse  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |mat_res_U  |mat_res                    |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_276_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln14_fu_282_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln15_fu_349_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln18_fu_326_p2               |     +    |   0|  0|  14|          10|          10|
    |add_ln24_1_fu_370_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln24_fu_376_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln25_fu_445_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln28_fu_420_p2               |     +    |   0|  0|  14|          10|          10|
    |add_ln41_1_fu_466_p2             |     +    |   0|  0|  13|          11|           1|
    |add_ln41_fu_472_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln42_fu_508_p2               |     +    |   0|  0|  15|           1|           6|
    |add_ln45_fu_524_p2               |     +    |   0|  0|  14|          10|          10|
    |icmp_ln14_fu_270_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln15_fu_288_p2              |   icmp   |   0|  0|  11|           6|           7|
    |icmp_ln24_fu_364_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln25_fu_382_p2              |   icmp   |   0|  0|  11|           6|           7|
    |icmp_ln41_fu_460_p2              |   icmp   |   0|  0|  13|          11|          12|
    |icmp_ln42_fu_478_p2              |   icmp   |   0|  0|  11|           6|           7|
    |ap_block_state8_on_subcall_done  |    or    |   0|  0|   2|           1|           1|
    |select_ln14_1_fu_302_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln14_fu_294_p3            |  select  |   0|  0|   6|           1|           1|
    |select_ln24_1_fu_396_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln24_fu_388_p3            |  select  |   0|  0|   6|           1|           1|
    |select_ln41_1_fu_492_p3          |  select  |   0|  0|   6|           1|           6|
    |select_ln41_fu_484_p3            |  select  |   0|  0|   6|           1|           1|
    |ap_enable_pp0                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp1                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_pp2                    |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1          |    xor   |   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1          |    xor   |   0|  0|   2|           2|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 293|         136|         157|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_202_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_2_phi_fu_235_p4  |   9|          2|    6|         12|
    |ap_phi_mux_i_phi_fu_169_p4    |   9|          2|    6|         12|
    |i_1_reg_198                   |   9|          2|    6|         12|
    |i_2_reg_231                   |   9|          2|    6|         12|
    |i_reg_165                     |   9|          2|    6|         12|
    |indvar_flatten13_reg_220      |   9|          2|   11|         22|
    |indvar_flatten6_reg_187       |   9|          2|   11|         22|
    |indvar_flatten_reg_154        |   9|          2|   11|         22|
    |input_r_address0              |  15|          3|   11|         33|
    |j_30_reg_209                  |   9|          2|    6|         12|
    |j_31_reg_242                  |   9|          2|    6|         12|
    |j_reg_176                     |   9|          2|    6|         12|
    |mat_a_address0                |  21|          4|   10|         40|
    |mat_a_address1                |  15|          3|   10|         30|
    |mat_a_ce0                     |  21|          4|    1|          4|
    |mat_a_ce1                     |  15|          3|    1|          3|
    |mat_a_d0                      |  15|          3|   32|         96|
    |mat_a_we0                     |  15|          3|    1|          3|
    |mat_a_we1                     |   9|          2|    1|          2|
    |mat_b_address0                |  21|          4|   10|         40|
    |mat_b_address1                |  15|          3|   10|         30|
    |mat_b_ce0                     |  21|          4|    1|          4|
    |mat_b_ce1                     |  15|          3|    1|          3|
    |mat_b_d0                      |  15|          3|   32|         96|
    |mat_b_we0                     |  15|          3|    1|          3|
    |mat_b_we1                     |   9|          2|    1|          2|
    |mat_res_address0              |  15|          3|   10|         30|
    |mat_res_ce0                   |  15|          3|    1|          3|
    |mat_res_we0                   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 482|        100|  227|        619|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln18_reg_565                          |  10|   0|   10|          0|
    |add_ln28_reg_594                          |  10|   0|   10|          0|
    |ap_CS_fsm                                 |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                   |   1|   0|    1|          0|
    |grp_inversion_matrix_fu_253_ap_start_reg  |   1|   0|    1|          0|
    |grp_matrixmul_fu_258_ap_start_reg         |   1|   0|    1|          0|
    |grp_transMatrix_fu_265_ap_start_reg       |   1|   0|    1|          0|
    |i_1_reg_198                               |   6|   0|    6|          0|
    |i_2_reg_231                               |   6|   0|    6|          0|
    |i_reg_165                                 |   6|   0|    6|          0|
    |icmp_ln14_reg_551                         |   1|   0|    1|          0|
    |icmp_ln24_reg_580                         |   1|   0|    1|          0|
    |icmp_ln41_reg_609                         |   1|   0|    1|          0|
    |icmp_ln41_reg_609_pp2_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten13_reg_220                  |  11|   0|   11|          0|
    |indvar_flatten6_reg_187                   |  11|   0|   11|          0|
    |indvar_flatten_reg_154                    |  11|   0|   11|          0|
    |j_30_reg_209                              |   6|   0|    6|          0|
    |j_31_reg_242                              |   6|   0|    6|          0|
    |j_reg_176                                 |   6|   0|    6|          0|
    |select_ln14_1_reg_560                     |   6|   0|    6|          0|
    |select_ln24_1_reg_589                     |   6|   0|    6|          0|
    |select_ln41_1_reg_623                     |   6|   0|    6|          0|
    |select_ln41_reg_618                       |   6|   0|    6|          0|
    |trunc_ln45_reg_628                        |   5|   0|    5|          0|
    |trunc_ln45_reg_628_pp2_iter1_reg          |   5|   0|    5|          0|
    |trunc_ln46_reg_634                        |   5|   0|    5|          0|
    |trunc_ln46_reg_634_pp2_iter1_reg          |   5|   0|    5|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 157|   0|  157|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_start           |  in |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_done            | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_idle            | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|ap_ready           | out |    1| ap_ctrl_hs | matrixmul_accel_core | return value |
|input_r_address0   | out |   11|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   32|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   10|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   32|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 2, States = { 5 6 }
  Pipeline-2 : II = 1, D = 3, States = { 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 14 12 
12 --> 13 
13 --> 11 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%mat_a = alloca i64" [matrix_ti_mul.cpp:139]   --->   Operation 20 'alloca' 'mat_a' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%mat_b = alloca i64" [matrix_ti_mul.cpp:140]   --->   Operation 21 'alloca' 'mat_b' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%mat_res = alloca i64"   --->   Operation 22 'alloca' 'mat_res' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "%br_ln14 = br void %bb39" [matrix_ti_mul.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11, void, i11 %add_ln14_1, void %.split7" [matrix_ti_mul.cpp:14]   --->   Operation 24 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = phi i6, void, i6 %select_ln14_1, void %.split7" [matrix_ti_mul.cpp:14]   --->   Operation 25 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j = phi i6, void, i6 %add_ln15, void %.split7" [matrix_ti_mul.cpp:15]   --->   Operation 26 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln14 = icmp_eq  i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 27 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.63ns)   --->   "%add_ln14_1 = add i11 %indvar_flatten, i11" [matrix_ti_mul.cpp:14]   --->   Operation 28 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %.split7, void %bb38.preheader" [matrix_ti_mul.cpp:14]   --->   Operation 29 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln14 = add i6, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 30 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "%icmp_ln15 = icmp_eq  i6 %j, i6" [matrix_ti_mul.cpp:15]   --->   Operation 31 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i6, i6 %j" [matrix_ti_mul.cpp:14]   --->   Operation 32 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.18ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i6 %add_ln14, i6 %i" [matrix_ti_mul.cpp:14]   --->   Operation 33 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i6 %select_ln14_1" [matrix_ti_mul.cpp:18]   --->   Operation 34 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5" [matrix_ti_mul.cpp:14]   --->   Operation 35 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %select_ln14" [matrix_ti_mul.cpp:18]   --->   Operation 36 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln18 = add i10 %zext_ln18, i10 %tmp_cast" [matrix_ti_mul.cpp:18]   --->   Operation 37 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i6 %select_ln14" [matrix_ti_mul.cpp:17]   --->   Operation 38 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln18, i5 %trunc_ln17"   --->   Operation 39 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i10 %add_ln"   --->   Operation 40 'zext' 'zext_ln538' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64, i64 %zext_ln538"   --->   Operation 41 'getelementptr' 'input_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 42 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln15 = add i6, i6 %select_ln14" [matrix_ti_mul.cpp:15]   --->   Operation 43 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_a1_read_a2_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %add_ln18" [matrix_ti_mul.cpp:18]   --->   Operation 46 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%mat_a_addr = getelementptr i32 %mat_a, i64, i64 %zext_ln18_1" [matrix_ti_mul.cpp:18]   --->   Operation 47 'getelementptr' 'mat_a_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:15]   --->   Operation 48 'specpipeline' 'specpipeline_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [matrix_ti_mul.cpp:15]   --->   Operation 49 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (3.25ns)   --->   "%converter = load i11 %input_addr"   --->   Operation 50 'load' 'converter' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %converter" [matrix_ti_mul.cpp:18]   --->   Operation 51 'bitcast' 'bitcast_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln18 = store i32 %bitcast_ln18, i10 %mat_a_addr" [matrix_ti_mul.cpp:18]   --->   Operation 52 'store' 'store_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb39"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "%br_ln24 = br void %bb38" [matrix_ti_mul.cpp:24]   --->   Operation 54 'br' 'br_ln24' <Predicate = true> <Delay = 1.76>

State 5 <SV = 3> <Delay = 6.26>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 %add_ln24_1, void %.preheader, i11, void %bb38.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 55 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln24_1, void %.preheader, i6, void %bb38.preheader" [matrix_ti_mul.cpp:24]   --->   Operation 56 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%j_30 = phi i6 %add_ln25, void %.preheader, i6, void %bb38.preheader" [matrix_ti_mul.cpp:25]   --->   Operation 57 'phi' 'j_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.88ns)   --->   "%icmp_ln24 = icmp_eq  i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 58 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln24_1 = add i11 %indvar_flatten6, i11" [matrix_ti_mul.cpp:24]   --->   Operation 59 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit" [matrix_ti_mul.cpp:24]   --->   Operation 60 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln24 = add i6, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 61 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.42ns)   --->   "%icmp_ln25 = icmp_eq  i6 %j_30, i6" [matrix_ti_mul.cpp:25]   --->   Operation 62 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.18ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i6, i6 %j_30" [matrix_ti_mul.cpp:24]   --->   Operation 63 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.18ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i6 %add_ln24, i6 %i_1" [matrix_ti_mul.cpp:24]   --->   Operation 64 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln24_1" [matrix_ti_mul.cpp:28]   --->   Operation 65 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_73_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5" [matrix_ti_mul.cpp:24]   --->   Operation 66 'bitconcatenate' 'tmp_73_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln24" [matrix_ti_mul.cpp:28]   --->   Operation 67 'zext' 'zext_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%add_ln28 = add i10 %zext_ln28, i10 %tmp_73_cast" [matrix_ti_mul.cpp:28]   --->   Operation 68 'add' 'add_ln28' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i6 %select_ln24" [matrix_ti_mul.cpp:27]   --->   Operation 69 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i1.i5.i5, i1, i5 %trunc_ln28, i5 %trunc_ln27"   --->   Operation 70 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln538_1 = zext i11 %or_ln"   --->   Operation 71 'zext' 'zext_ln538_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64, i64 %zext_ln538_1"   --->   Operation 72 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 73 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 74 [1/1] (1.82ns)   --->   "%add_ln25 = add i6, i6 %select_ln24" [matrix_ti_mul.cpp:25]   --->   Operation 74 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @read_b1_read_b2_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 76 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %add_ln28" [matrix_ti_mul.cpp:28]   --->   Operation 77 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%mat_b_addr = getelementptr i32 %mat_b, i64, i64 %zext_ln28_1" [matrix_ti_mul.cpp:28]   --->   Operation 78 'getelementptr' 'mat_b_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:25]   --->   Operation 79 'specpipeline' 'specpipeline_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [matrix_ti_mul.cpp:25]   --->   Operation 80 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%converter_1 = load i11 %input_addr_1"   --->   Operation 81 'load' 'converter_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %converter_1" [matrix_ti_mul.cpp:28]   --->   Operation 82 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %bitcast_ln28, i10 %mat_b_addr" [matrix_ti_mul.cpp:28]   --->   Operation 83 'store' 'store_ln28' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb38"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln146 = call void @inversion_matrix, i32 %mat_a" [matrix_ti_mul.cpp:146]   --->   Operation 85 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [2/2] (0.00ns)   --->   "%call_ln147 = call void @transMatrix, i32 %mat_b" [matrix_ti_mul.cpp:147]   --->   Operation 86 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln146 = call void @inversion_matrix, i32 %mat_a" [matrix_ti_mul.cpp:146]   --->   Operation 87 'call' 'call_ln146' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln147 = call void @transMatrix, i32 %mat_b" [matrix_ti_mul.cpp:147]   --->   Operation 88 'call' 'call_ln147' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res, void %call_ln147, void %call_ln146, void %call_ln146" [matrix_ti_mul.cpp:150]   --->   Operation 89 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.76>
ST_10 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln150 = call void @matrixmul, i32 %mat_a, i32 %mat_b, i32 %mat_res, void %call_ln147, void %call_ln146, void %call_ln146" [matrix_ti_mul.cpp:150]   --->   Operation 90 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 91 [1/1] (1.76ns)   --->   "%br_ln41 = br void %bb" [matrix_ti_mul.cpp:41]   --->   Operation 91 'br' 'br_ln41' <Predicate = true> <Delay = 1.76>

State 11 <SV = 8> <Delay = 4.43>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i11, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i11 %add_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 92 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%i_2 = phi i6, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i6 %select_ln41_1, void %.split" [matrix_ti_mul.cpp:41]   --->   Operation 93 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%j_31 = phi i6, void %_Z11read_inputsP7ap_uintILi32EEPA32_fS3_.exit, i6 %add_ln42, void %.split" [matrix_ti_mul.cpp:42]   --->   Operation 94 'phi' 'j_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (1.88ns)   --->   "%icmp_ln41 = icmp_eq  i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:41]   --->   Operation 95 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 96 [1/1] (1.63ns)   --->   "%add_ln41_1 = add i11 %indvar_flatten13, i11" [matrix_ti_mul.cpp:41]   --->   Operation 96 'add' 'add_ln41_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %.split, void %_Z13write_outputsPA32_fP7ap_uintILi32EE.exit" [matrix_ti_mul.cpp:41]   --->   Operation 97 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.82ns)   --->   "%add_ln41 = add i6, i6 %i_2" [matrix_ti_mul.cpp:41]   --->   Operation 98 'add' 'add_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j_31, i6" [matrix_ti_mul.cpp:42]   --->   Operation 99 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [1/1] (1.18ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i6, i6 %j_31" [matrix_ti_mul.cpp:41]   --->   Operation 100 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (1.18ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i6 %add_ln41, i6 %i_2" [matrix_ti_mul.cpp:41]   --->   Operation 101 'select' 'select_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i6 %select_ln41_1" [matrix_ti_mul.cpp:45]   --->   Operation 102 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i6 %select_ln41" [matrix_ti_mul.cpp:46]   --->   Operation 103 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.82ns)   --->   "%add_ln42 = add i6, i6 %select_ln41" [matrix_ti_mul.cpp:42]   --->   Operation 104 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 4.98>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5" [matrix_ti_mul.cpp:41]   --->   Operation 105 'bitconcatenate' 'tmp_74_cast' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %select_ln41" [matrix_ti_mul.cpp:45]   --->   Operation 106 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.73ns)   --->   "%add_ln45 = add i10 %zext_ln45, i10 %tmp_74_cast" [matrix_ti_mul.cpp:45]   --->   Operation 107 'add' 'add_ln45' <Predicate = (!icmp_ln41)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i10 %add_ln45" [matrix_ti_mul.cpp:45]   --->   Operation 108 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%mat_res_addr = getelementptr i32 %mat_res, i64, i64 %zext_ln45_1" [matrix_ti_mul.cpp:45]   --->   Operation 109 'getelementptr' 'mat_res_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_12 : Operation 110 [2/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 110 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 10> <Delay = 6.50>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_res1_write_res2_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 112 'speclooptripcount' 'empty_45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [matrix_ti_mul.cpp:42]   --->   Operation 113 'specpipeline' 'specpipeline_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [matrix_ti_mul.cpp:42]   --->   Operation 114 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 115 [1/2] (3.25ns)   --->   "%converter_2 = load i10 %mat_res_addr" [matrix_ti_mul.cpp:45]   --->   Operation 115 'load' 'converter_2' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %converter_2" [matrix_ti_mul.cpp:46]   --->   Operation 116 'bitcast' 'bitcast_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln45, i5 %trunc_ln46"   --->   Operation 117 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln324 = zext i10 %add_ln1"   --->   Operation 118 'zext' 'zext_ln324' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64, i64 %zext_ln324"   --->   Operation 119 'getelementptr' 'output_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_13 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln324 = store i32 %bitcast_ln46, i10 %output_addr"   --->   Operation 120 'store' 'store_ln324' <Predicate = (!icmp_ln41)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 121 'br' 'br_ln0' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%ret_ln153 = ret" [matrix_ti_mul.cpp:153]   --->   Operation 122 'ret' 'ret_ln153' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
mat_a             (alloca           ) [ 001111111110000]
mat_b             (alloca           ) [ 001111111110000]
mat_res           (alloca           ) [ 001111111111110]
br_ln14           (br               ) [ 011100000000000]
indvar_flatten    (phi              ) [ 001000000000000]
i                 (phi              ) [ 001000000000000]
j                 (phi              ) [ 001000000000000]
icmp_ln14         (icmp             ) [ 001100000000000]
add_ln14_1        (add              ) [ 011100000000000]
br_ln14           (br               ) [ 000000000000000]
add_ln14          (add              ) [ 000000000000000]
icmp_ln15         (icmp             ) [ 000000000000000]
select_ln14       (select           ) [ 000000000000000]
select_ln14_1     (select           ) [ 011100000000000]
trunc_ln18        (trunc            ) [ 000000000000000]
tmp_cast          (bitconcatenate   ) [ 000000000000000]
zext_ln18         (zext             ) [ 000000000000000]
add_ln18          (add              ) [ 001100000000000]
trunc_ln17        (trunc            ) [ 000000000000000]
add_ln            (bitconcatenate   ) [ 000000000000000]
zext_ln538        (zext             ) [ 000000000000000]
input_addr        (getelementptr    ) [ 001100000000000]
add_ln15          (add              ) [ 011100000000000]
specloopname_ln0  (specloopname     ) [ 000000000000000]
empty             (speclooptripcount) [ 000000000000000]
zext_ln18_1       (zext             ) [ 000000000000000]
mat_a_addr        (getelementptr    ) [ 000000000000000]
specpipeline_ln15 (specpipeline     ) [ 000000000000000]
specloopname_ln15 (specloopname     ) [ 000000000000000]
converter         (load             ) [ 000000000000000]
bitcast_ln18      (bitcast          ) [ 000000000000000]
store_ln18        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 011100000000000]
br_ln24           (br               ) [ 000011100000000]
indvar_flatten6   (phi              ) [ 000001000000000]
i_1               (phi              ) [ 000001000000000]
j_30              (phi              ) [ 000001000000000]
icmp_ln24         (icmp             ) [ 000001100000000]
add_ln24_1        (add              ) [ 000011100000000]
br_ln24           (br               ) [ 000000000000000]
add_ln24          (add              ) [ 000000000000000]
icmp_ln25         (icmp             ) [ 000000000000000]
select_ln24       (select           ) [ 000000000000000]
select_ln24_1     (select           ) [ 000011100000000]
trunc_ln28        (trunc            ) [ 000000000000000]
tmp_73_cast       (bitconcatenate   ) [ 000000000000000]
zext_ln28         (zext             ) [ 000000000000000]
add_ln28          (add              ) [ 000001100000000]
trunc_ln27        (trunc            ) [ 000000000000000]
or_ln             (bitconcatenate   ) [ 000000000000000]
zext_ln538_1      (zext             ) [ 000000000000000]
input_addr_1      (getelementptr    ) [ 000001100000000]
add_ln25          (add              ) [ 000011100000000]
specloopname_ln0  (specloopname     ) [ 000000000000000]
empty_44          (speclooptripcount) [ 000000000000000]
zext_ln28_1       (zext             ) [ 000000000000000]
mat_b_addr        (getelementptr    ) [ 000000000000000]
specpipeline_ln25 (specpipeline     ) [ 000000000000000]
specloopname_ln25 (specloopname     ) [ 000000000000000]
converter_1       (load             ) [ 000000000000000]
bitcast_ln28      (bitcast          ) [ 000000000000000]
store_ln28        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000011100000000]
call_ln146        (call             ) [ 000000000000000]
call_ln147        (call             ) [ 000000000000000]
call_ln150        (call             ) [ 000000000000000]
br_ln41           (br               ) [ 000000000011110]
indvar_flatten13  (phi              ) [ 000000000001000]
i_2               (phi              ) [ 000000000001000]
j_31              (phi              ) [ 000000000001000]
icmp_ln41         (icmp             ) [ 000000000001110]
add_ln41_1        (add              ) [ 000000000011110]
br_ln41           (br               ) [ 000000000000000]
add_ln41          (add              ) [ 000000000000000]
icmp_ln42         (icmp             ) [ 000000000000000]
select_ln41       (select           ) [ 000000000001100]
select_ln41_1     (select           ) [ 000000000011110]
trunc_ln45        (trunc            ) [ 000000000001110]
trunc_ln46        (trunc            ) [ 000000000001110]
add_ln42          (add              ) [ 000000000011110]
tmp_74_cast       (bitconcatenate   ) [ 000000000000000]
zext_ln45         (zext             ) [ 000000000000000]
add_ln45          (add              ) [ 000000000000000]
zext_ln45_1       (zext             ) [ 000000000000000]
mat_res_addr      (getelementptr    ) [ 000000000001010]
specloopname_ln0  (specloopname     ) [ 000000000000000]
empty_45          (speclooptripcount) [ 000000000000000]
specpipeline_ln42 (specpipeline     ) [ 000000000000000]
specloopname_ln42 (specloopname     ) [ 000000000000000]
converter_2       (load             ) [ 000000000000000]
bitcast_ln46      (bitcast          ) [ 000000000000000]
add_ln1           (bitconcatenate   ) [ 000000000000000]
zext_ln324        (zext             ) [ 000000000000000]
output_addr       (getelementptr    ) [ 000000000000000]
store_ln324       (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000011110]
ret_ln153         (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_a1_read_a2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i1.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_b1_read_b2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inversion_matrix"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transMatrix"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_res1_write_res2_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="mat_a_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_a/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="mat_b_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_b/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="mat_res_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mat_res/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="10" slack="0"/>
<pin id="88" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="converter/2 converter_1/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="mat_a_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="10" slack="0"/>
<pin id="101" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_a_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln18_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="input_addr_1_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="11" slack="0"/>
<pin id="113" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_1/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="mat_b_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_b_addr/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln28_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mat_res_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="10" slack="0"/>
<pin id="133" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_res_addr/12 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="converter_2/12 "/>
</bind>
</comp>

<comp id="141" class="1004" name="output_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/13 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln324_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln324/13 "/>
</bind>
</comp>

<comp id="154" class="1005" name="indvar_flatten_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="1"/>
<pin id="156" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="1"/>
<pin id="167" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="i_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="j_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="1"/>
<pin id="178" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="j_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten6_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="1"/>
<pin id="189" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten6_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="1"/>
<pin id="200" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_1_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_30_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="1"/>
<pin id="211" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_30 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_30_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_30/5 "/>
</bind>
</comp>

<comp id="220" class="1005" name="indvar_flatten13_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="1"/>
<pin id="222" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten13 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten13_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="11" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten13/11 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="1"/>
<pin id="233" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="6" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/11 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j_31_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_31 (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="j_31_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_31/11 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_inversion_matrix_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="0" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln146/7 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_matrixmul_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_transMatrix_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="0" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln147/7 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln14_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln14_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln14_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="6" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln15_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln14_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="0" index="2" bw="6" slack="0"/>
<pin id="298" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln14_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln18_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="10" slack="0"/>
<pin id="316" dir="0" index="1" bw="5" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln18_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln18_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="10" slack="0"/>
<pin id="329" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln17_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln538_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln15_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="6" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln18_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="10" slack="1"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="bitcast_ln18_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln24_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln24_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln24_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="6" slack="0"/>
<pin id="379" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln25_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln24_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="6" slack="0"/>
<pin id="391" dir="0" index="2" bw="6" slack="0"/>
<pin id="392" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln24_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="6" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="trunc_ln28_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="0"/>
<pin id="406" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_73_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="5" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73_cast/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln28_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln28_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="10" slack="0"/>
<pin id="423" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln27_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="or_ln_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="5" slack="0"/>
<pin id="434" dir="0" index="3" bw="5" slack="0"/>
<pin id="435" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln538_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538_1/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln25_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="6" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln28_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="1"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="bitcast_ln28_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln41_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="11" slack="0"/>
<pin id="462" dir="0" index="1" bw="11" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/11 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln41_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="11" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/11 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln41_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="6" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/11 "/>
</bind>
</comp>

<comp id="478" class="1004" name="icmp_ln42_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="0" index="1" bw="6" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/11 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln41_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="0" index="2" bw="6" slack="0"/>
<pin id="488" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="select_ln41_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="6" slack="0"/>
<pin id="495" dir="0" index="2" bw="6" slack="0"/>
<pin id="496" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/11 "/>
</bind>
</comp>

<comp id="500" class="1004" name="trunc_ln45_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="6" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/11 "/>
</bind>
</comp>

<comp id="504" class="1004" name="trunc_ln46_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/11 "/>
</bind>
</comp>

<comp id="508" class="1004" name="add_ln42_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_74_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="5" slack="1"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74_cast/12 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln45_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="6" slack="1"/>
<pin id="523" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/12 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln45_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="0"/>
<pin id="526" dir="0" index="1" bw="10" slack="0"/>
<pin id="527" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/12 "/>
</bind>
</comp>

<comp id="530" class="1004" name="zext_ln45_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="10" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/12 "/>
</bind>
</comp>

<comp id="535" class="1004" name="bitcast_ln46_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/13 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln1_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="5" slack="2"/>
<pin id="543" dir="0" index="2" bw="5" slack="2"/>
<pin id="544" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/13 "/>
</bind>
</comp>

<comp id="546" class="1004" name="zext_ln324_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="0"/>
<pin id="548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln324/13 "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln14_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="555" class="1005" name="add_ln14_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="0"/>
<pin id="557" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="select_ln14_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="0"/>
<pin id="562" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln14_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="add_ln18_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="10" slack="1"/>
<pin id="567" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="570" class="1005" name="input_addr_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="1"/>
<pin id="572" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="575" class="1005" name="add_ln15_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="0"/>
<pin id="577" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="580" class="1005" name="icmp_ln24_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln24_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="11" slack="0"/>
<pin id="586" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="select_ln24_1_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="6" slack="0"/>
<pin id="591" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln24_1 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln28_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="10" slack="1"/>
<pin id="596" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="599" class="1005" name="input_addr_1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="11" slack="1"/>
<pin id="601" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_1 "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln25_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln41_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln41_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="11" slack="0"/>
<pin id="615" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln41_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="select_ln41_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="1"/>
<pin id="620" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln41 "/>
</bind>
</comp>

<comp id="623" class="1005" name="select_ln41_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln41_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="trunc_ln45_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln46_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="2"/>
<pin id="636" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln42_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="644" class="1005" name="mat_res_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="1"/>
<pin id="646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mat_res_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="38" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="122"><net_src comp="38" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="2" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="24" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="22" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="24" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="62" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="158" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="158" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="28" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="30" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="169" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="180" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="24" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="180" pin="4"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="288" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="169" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="294" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="314" pin="3"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="294" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="310" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="347"><net_src comp="336" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="294" pin="3"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="362"><net_src comp="91" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="368"><net_src comp="191" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="191" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="28" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="30" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="202" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="213" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="213" pin="4"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="376" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="202" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="34" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="36" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="388" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="408" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="429"><net_src comp="388" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="54" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="56" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="404" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="426" pin="1"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="388" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="458"><net_src comp="91" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="464"><net_src comp="224" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="224" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="30" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="235" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="246" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="32" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="24" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="246" pin="4"/><net_sink comp="484" pin=2"/></net>

<net id="497"><net_src comp="478" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="472" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="235" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="484" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="512"><net_src comp="30" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="484" pin="3"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="34" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="528"><net_src comp="521" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="514" pin="3"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="524" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="538"><net_src comp="135" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="545"><net_src comp="34" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="540" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="554"><net_src comp="270" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="276" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="563"><net_src comp="302" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="568"><net_src comp="326" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="573"><net_src comp="84" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="578"><net_src comp="349" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="583"><net_src comp="364" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="370" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="592"><net_src comp="396" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="597"><net_src comp="420" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="602"><net_src comp="109" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="607"><net_src comp="445" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="612"><net_src comp="460" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="466" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="621"><net_src comp="484" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="626"><net_src comp="492" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="631"><net_src comp="500" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="637"><net_src comp="504" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="642"><net_src comp="508" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="647"><net_src comp="129" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 }
 - Input state : 
	Port: matrixmul_accel_core : input_r | {2 3 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln14 : 1
		add_ln14_1 : 1
		br_ln14 : 2
		add_ln14 : 1
		icmp_ln15 : 1
		select_ln14 : 2
		select_ln14_1 : 2
		trunc_ln18 : 3
		tmp_cast : 4
		zext_ln18 : 3
		add_ln18 : 5
		trunc_ln17 : 3
		add_ln : 4
		zext_ln538 : 5
		input_addr : 6
		converter : 7
		add_ln15 : 3
	State 3
		mat_a_addr : 1
		bitcast_ln18 : 1
		store_ln18 : 2
	State 4
	State 5
		icmp_ln24 : 1
		add_ln24_1 : 1
		br_ln24 : 2
		add_ln24 : 1
		icmp_ln25 : 1
		select_ln24 : 2
		select_ln24_1 : 2
		trunc_ln28 : 3
		tmp_73_cast : 4
		zext_ln28 : 3
		add_ln28 : 5
		trunc_ln27 : 3
		or_ln : 4
		zext_ln538_1 : 5
		input_addr_1 : 6
		converter_1 : 7
		add_ln25 : 3
	State 6
		mat_b_addr : 1
		bitcast_ln28 : 1
		store_ln28 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
		icmp_ln41 : 1
		add_ln41_1 : 1
		br_ln41 : 2
		add_ln41 : 1
		icmp_ln42 : 1
		select_ln41 : 2
		select_ln41_1 : 2
		trunc_ln45 : 3
		trunc_ln46 : 3
		add_ln42 : 3
	State 12
		add_ln45 : 1
		zext_ln45_1 : 2
		mat_res_addr : 3
		converter_2 : 4
	State 13
		bitcast_ln46 : 1
		zext_ln324 : 1
		output_addr : 2
		store_ln324 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          | grp_inversion_matrix_fu_253 |    2    |   224   | 141.446 |  30205  |  33655  |
|   call   |     grp_matrixmul_fu_258    |    0    |    10   | 57.5923 |   3817  |   3127  |
|          |    grp_transMatrix_fu_265   |    0    |    0    |  39.778 |   980   |   1658  |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      add_ln14_1_fu_276      |    0    |    0    |    0    |    0    |    13   |
|          |       add_ln14_fu_282       |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln18_fu_326       |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln15_fu_349       |    0    |    0    |    0    |    0    |    15   |
|          |      add_ln24_1_fu_370      |    0    |    0    |    0    |    0    |    13   |
|    add   |       add_ln24_fu_376       |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln28_fu_420       |    0    |    0    |    0    |    0    |    14   |
|          |       add_ln25_fu_445       |    0    |    0    |    0    |    0    |    15   |
|          |      add_ln41_1_fu_466      |    0    |    0    |    0    |    0    |    13   |
|          |       add_ln41_fu_472       |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln42_fu_508       |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln45_fu_524       |    0    |    0    |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln14_fu_270      |    0    |    0    |    0    |    0    |    13   |
|          |       icmp_ln15_fu_288      |    0    |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln24_fu_364      |    0    |    0    |    0    |    0    |    13   |
|          |       icmp_ln25_fu_382      |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln41_fu_460      |    0    |    0    |    0    |    0    |    13   |
|          |       icmp_ln42_fu_478      |    0    |    0    |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      select_ln14_fu_294     |    0    |    0    |    0    |    0    |    6    |
|          |     select_ln14_1_fu_302    |    0    |    0    |    0    |    0    |    6    |
|  select  |      select_ln24_fu_388     |    0    |    0    |    0    |    0    |    6    |
|          |     select_ln24_1_fu_396    |    0    |    0    |    0    |    0    |    6    |
|          |      select_ln41_fu_484     |    0    |    0    |    0    |    0    |    6    |
|          |     select_ln41_1_fu_492    |    0    |    0    |    0    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |      trunc_ln18_fu_310      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln17_fu_332      |    0    |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln28_fu_404      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln27_fu_426      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln45_fu_500      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln46_fu_504      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       tmp_cast_fu_314       |    0    |    0    |    0    |    0    |    0    |
|          |        add_ln_fu_336        |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_73_cast_fu_408     |    0    |    0    |    0    |    0    |    0    |
|          |         or_ln_fu_430        |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_74_cast_fu_514     |    0    |    0    |    0    |    0    |    0    |
|          |        add_ln1_fu_540       |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |       zext_ln18_fu_322      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln538_fu_344      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln18_1_fu_355     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln28_fu_416      |    0    |    0    |    0    |    0    |    0    |
|   zext   |     zext_ln538_1_fu_440     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln28_1_fu_451     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln45_fu_521      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln45_1_fu_530     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln324_fu_546      |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    2    |   234   | 238.816 |  35002  |  38719  |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
| mat_a |    2   |    0   |    0   |
| mat_b |    2   |    0   |    0   |
|mat_res|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    6   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln14_1_reg_555   |   11   |
|    add_ln15_reg_575    |    6   |
|    add_ln18_reg_565    |   10   |
|   add_ln24_1_reg_584   |   11   |
|    add_ln25_reg_604    |    6   |
|    add_ln28_reg_594    |   10   |
|   add_ln41_1_reg_613   |   11   |
|    add_ln42_reg_639    |    6   |
|       i_1_reg_198      |    6   |
|       i_2_reg_231      |    6   |
|        i_reg_165       |    6   |
|    icmp_ln14_reg_551   |    1   |
|    icmp_ln24_reg_580   |    1   |
|    icmp_ln41_reg_609   |    1   |
|indvar_flatten13_reg_220|   11   |
| indvar_flatten6_reg_187|   11   |
| indvar_flatten_reg_154 |   11   |
|  input_addr_1_reg_599  |   11   |
|   input_addr_reg_570   |   11   |
|      j_30_reg_209      |    6   |
|      j_31_reg_242      |    6   |
|        j_reg_176       |    6   |
|  mat_res_addr_reg_644  |   10   |
|  select_ln14_1_reg_560 |    6   |
|  select_ln24_1_reg_589 |    6   |
|  select_ln41_1_reg_623 |    6   |
|   select_ln41_reg_618  |    6   |
|   trunc_ln45_reg_628   |    5   |
|   trunc_ln46_reg_634   |    5   |
+------------------------+--------+
|          Total         |   209  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_91 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_135 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  3.6295 ||    30   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   234  |   238  |  35002 |  38719 |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   30   |
|  Register |    -   |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   234  |   242  |  35211 |  38749 |
+-----------+--------+--------+--------+--------+--------+
