
---------- Begin Simulation Statistics ----------
final_tick                                  224292150                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 814439                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686724                       # Number of bytes of host memory used
host_op_rate                                   817902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.25                       # Real time elapsed on the host
host_tick_rate                              904742197                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      201833                       # Number of instructions simulated
sim_ops                                        202752                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000224                       # Number of seconds simulated
sim_ticks                                   224292150                       # Number of ticks simulated
system.cpu.Branches                             21300                       # Number of branches fetched
system.cpu.committedInsts                      201833                       # Number of instructions committed
system.cpu.committedOps                        202752                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           673550                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               673549.996997                       # Number of busy cycles
system.cpu.num_cc_register_reads               776157                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              129699                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        20935                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                         237                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.003003                       # Number of idle cycles
system.cpu.num_int_alu_accesses                181855                       # Number of integer alu accesses
system.cpu.num_int_insts                       181855                       # number of integer instructions
system.cpu.num_int_register_reads              311232                       # number of times the integer registers were read
system.cpu.num_int_register_writes             134581                       # number of times the integer registers were written
system.cpu.num_load_insts                       56027                       # Number of load instructions
system.cpu.num_mem_refs                         82295                       # number of memory refs
system.cpu.num_store_insts                      26268                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  40                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                 13                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                    120485     59.40%     59.40% # Class of executed instruction
system.cpu.op_class::IntMult                       44      0.02%     59.42% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                 21      0.01%     59.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     59.43% # Class of executed instruction
system.cpu.op_class::MemRead                    56027     27.62%     87.05% # Class of executed instruction
system.cpu.op_class::MemWrite                   26268     12.95%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     202845                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           390                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                304                       # Transaction distribution
system.membus.trans_dist::WritebackClean           26                       # Transaction distribution
system.membus.trans_dist::ReadExReq                60                       # Transaction distribution
system.membus.trans_dist::ReadExResp               60                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            84                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    754                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        15744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         9216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   24960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               364                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.030220                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.171427                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     353     96.98%     96.98% # Request fanout histogram
system.membus.snoop_fanout::1                      11      3.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 364                       # Request fanout histogram
system.membus.reqLayer0.occupancy              687999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1171758                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             771336                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          14080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14080                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 364                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          62775269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          41089267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103864536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     62775269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         62775269                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         62775269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         41089267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            103864536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        24.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000566856                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 789                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         364                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         25                       # Number of write requests accepted
system.mem_ctrls.readBursts                       364                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       25                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      2477542                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 9115042                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6998.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25748.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      266                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   364                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   25                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           83                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    262.939759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   171.885352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   274.822575                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           28     33.73%     33.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           24     28.92%     62.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     18.07%     80.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      3.61%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            3      3.61%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      1.20%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      3.61%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            6      7.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           83                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  22656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   23296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       101.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     224281161                       # Total gap between requests
system.mem_ctrls.avgGap                     576558.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        13504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         9152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 60207189.596247568727                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40803924.702670156956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          220                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          144                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           25                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      5618580                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      3496462                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25539.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24280.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               399840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               201135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1292340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17842710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         71102880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          108048825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        481.732531                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    184666278                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     32345872                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               228480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               113850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1235220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         18198390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         70803360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          107789220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.575089                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    183928441                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     33083709                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON       224292150                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       222759                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           222759                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       222759                       # number of overall hits
system.cpu.icache.overall_hits::total          222759                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          220                       # number of overall misses
system.cpu.icache.overall_misses::total           220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12653001                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12653001                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12653001                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12653001                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       222979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       222979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       222979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       222979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000987                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000987                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000987                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000987                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57513.640909                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57513.640909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57513.640909                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57513.640909                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           26                       # number of writebacks
system.cpu.icache.writebacks::total                26                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12470072                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12470072                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12470072                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12470072                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000987                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000987                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000987                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000987                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56682.145455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56682.145455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56682.145455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56682.145455                       # average overall mshr miss latency
system.cpu.icache.replacements                     26                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       222759                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          222759                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12653001                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12653001                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       222979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       222979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000987                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57513.640909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57513.640909                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12470072                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12470072                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000987                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56682.145455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56682.145455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           166.819013                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              222979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1013.540909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   166.819013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.325818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.325818                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.378906                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            446178                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           446178                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        82033                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            82033                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        82055                       # number of overall hits
system.cpu.dcache.overall_hits::total           82055                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          140                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            140                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          147                       # number of overall misses
system.cpu.dcache.overall_misses::total           147                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      7945047                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7945047                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      7945047                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7945047                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        82173                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        82173                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        82202                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        82202                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001704                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001704                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001788                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001788                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56750.335714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56750.335714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54047.938776                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54047.938776                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          144                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          144                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      7771466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7771466                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8050754                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8050754                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001752                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001752                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55909.827338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55909.827338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55908.013889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55908.013889                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        55869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           55869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            80                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4534794                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4534794                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        55949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        55949                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001430                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56684.925000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56684.925000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4411365                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4411365                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001412                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55840.063291                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55840.063291                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26164                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3410253                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3410253                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26224                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002288                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56837.550000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56837.550000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           60                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           60                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3360101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3360101                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56001.683333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56001.683333                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           29                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.241379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.241379                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       279288                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       279288                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.172414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.172414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55857.600000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55857.600000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    224292150                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           123.369849                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               82227                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               144                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            571.020833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   123.369849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.120478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.120478                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            164604                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           164604                       # Number of data accesses

---------- End Simulation Statistics   ----------
