\nomenclature{FPGA}{Field Programmable Gate Array}
\nomenclature{SOF}{Start of Frame}
\nomenclature{RTR}{Remote Transmission Request}
\nomenclature{DLC}{Data Length Code}
\nomenclature{CRC}{Cyclic Redundancy Check}
\nomenclature{PMU}{Platform Management Unit}
\nomenclature{CSU}{Configuration Security Unit}
\nomenclature{FSBL}{First Stage Bootloader Codes}
\nomenclature{CSU}{Configuration Security Unit}
\nomenclature{OCM}{On-Chip RAM}
\nomenclature{APU}{Application processing units}
\nomenclature{RPU}{Real-time processing units}
\nomenclature{IP}{Intellectual property}
\nomenclature{BSP}{board support packages}
\nomenclature{CAN}{Control Area Network}
\nomenclature{IPU}{Image Processing Unit}
\nomenclature{PS}{Processing System}
\nomenclature{PL}{Programmable Logic}
\nomenclature{FPU}{Floating Point Unit}
\nomenclature{DMA}{Direct Memory Access}
\nomenclature{PLL}{Phase Locked Loops}
\nomenclature{DRAM}{Dynamic Random Access Memory}
\nomenclature{ATF}{ARM Trusted Firmware}
\nomenclature{XSDB}{Xilinx System Debugger}