<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fpu
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_mul.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_mul.v</a>
defines: 
time_elapsed: 0.932s
ram usage: 16800 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_fpu <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_mul.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_fpu/bsg_fpu_mul.v</a>
module bsg_fpu_mul (
	clk_i,
	reset_i,
	en_i,
	v_i,
	a_i,
	b_i,
	ready_o,
	v_o,
	z_o,
	unimplemented_o,
	invalid_o,
	overflow_o,
	underflow_o,
	yumi_i
);
	parameter _sv2v_width_e_p = 24;
	parameter [_sv2v_width_e_p - 1:0] e_p = &#34;inv&#34;;
	parameter _sv2v_width_m_p = 24;
	parameter [_sv2v_width_m_p - 1:0] m_p = &#34;inv&#34;;
	input clk_i;
	input reset_i;
	input en_i;
	input v_i;
	input [e_p + m_p:0] a_i;
	input [e_p + m_p:0] b_i;
	output wire ready_o;
	output wire v_o;
	output reg [e_p + m_p:0] z_o;
	output reg unimplemented_o;
	output reg invalid_o;
	output reg overflow_o;
	output reg underflow_o;
	input yumi_i;
	reg v_1_r;
	reg v_2_r;
	reg v_3_r;
	wire stall;
	assign stall = v_3_r &amp; ~yumi_i;
	assign v_o = v_3_r;
	assign ready_o = ~stall &amp; en_i;
	wire a_zero;
	wire a_nan;
	wire a_sig_nan;
	wire a_infty;
	wire exp_a_zero;
	wire man_a_zero;
	wire a_denormal;
	wire sign_a;
	wire b_zero;
	wire b_nan;
	wire b_sig_nan;
	wire b_infty;
	wire exp_b_zero;
	wire man_b_zero;
	wire b_denormal;
	wire sign_b;
	wire [e_p - 1:0] exp_a;
	wire [e_p - 1:0] exp_b;
	wire [m_p - 1:0] man_a;
	wire [m_p - 1:0] man_b;
	bsg_fpu_preprocess #(
		.e_p(e_p),
		.m_p(m_p)
	) a_preprocess(
		.a_i(a_i),
		.zero_o(a_zero),
		.nan_o(a_nan),
		.sig_nan_o(a_sig_nan),
		.infty_o(a_infty),
		.exp_zero_o(exp_a_zero),
		.man_zero_o(man_a_zero),
		.denormal_o(a_denormal),
		.sign_o(sign_a),
		.exp_o(exp_a),
		.man_o(man_a)
	);
	bsg_fpu_preprocess #(
		.e_p(e_p),
		.m_p(m_p)
	) b_preprocess(
		.a_i(b_i),
		.zero_o(b_zero),
		.nan_o(b_nan),
		.sig_nan_o(b_sig_nan),
		.infty_o(b_infty),
		.exp_zero_o(exp_b_zero),
		.man_zero_o(man_b_zero),
		.denormal_o(b_denormal),
		.sign_o(sign_b),
		.exp_o(exp_b),
		.man_o(man_b)
	);
	wire final_sign;
	assign final_sign = sign_a ^ sign_b;
	wire [e_p:0] exp_sum;
	assign exp_sum = ({1&#39;b0, exp_a} + {1&#39;b0, exp_b}) + 9&#39;b000000001;
	wire [e_p - 1:0] exp_sum_unbiased;
	assign exp_sum_unbiased = {~exp_sum[e_p - 1], exp_sum[e_p - 2:0]};
	wire [m_p:0] man_a_norm;
	wire [m_p:0] man_b_norm;
	assign man_a_norm = {1&#39;b1, man_a};
	assign man_b_norm = {1&#39;b1, man_b};
	reg final_sign_1_r;
	reg [e_p - 1:0] exp_sum_unbiased_1_r;
	reg a_sig_nan_1_r;
	reg b_sig_nan_1_r;
	reg a_nan_1_r;
	reg b_nan_1_r;
	reg a_infty_1_r;
	reg b_infty_1_r;
	reg a_zero_1_r;
	reg b_zero_1_r;
	reg a_denormal_1_r;
	reg b_denormal_1_r;
	reg [e_p:0] exp_sum_1_r;
	reg [m_p:0] man_a_norm_r;
	reg [m_p:0] man_b_norm_r;
	always @(posedge clk_i)
		if (reset_i)
			v_1_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_1_r &lt;= v_i;
			if (v_i) begin
				final_sign_1_r &lt;= final_sign;
				exp_sum_unbiased_1_r &lt;= exp_sum_unbiased;
				a_sig_nan_1_r &lt;= a_sig_nan;
				b_sig_nan_1_r &lt;= b_sig_nan;
				a_nan_1_r &lt;= a_nan;
				b_nan_1_r &lt;= b_nan;
				a_infty_1_r &lt;= a_infty;
				b_infty_1_r &lt;= b_infty;
				a_zero_1_r &lt;= a_zero;
				b_zero_1_r &lt;= b_zero;
				a_denormal_1_r &lt;= a_denormal;
				b_denormal_1_r &lt;= b_denormal;
				exp_sum_1_r &lt;= exp_sum;
				man_a_norm_r &lt;= man_a_norm;
				man_b_norm_r &lt;= man_b_norm;
			end
		end
	wire [((m_p + 1) * 2) - 1:0] man_prod;
	bsg_mul_synth #(.width_p(m_p + 1)) mul_synth(
		.a_i(man_a_norm_r),
		.b_i(man_b_norm_r),
		.o(man_prod)
	);
	reg [((m_p + 1) * 2) - 1:0] man_prod_2_r;
	reg [e_p - 1:0] exp_sum_unbiased_2_r;
	reg a_sig_nan_2_r;
	reg b_sig_nan_2_r;
	reg a_nan_2_r;
	reg b_nan_2_r;
	reg a_infty_2_r;
	reg b_infty_2_r;
	reg a_zero_2_r;
	reg b_zero_2_r;
	reg a_denormal_2_r;
	reg b_denormal_2_r;
	reg [e_p:0] exp_sum_2_r;
	reg final_sign_2_r;
	always @(posedge clk_i)
		if (reset_i)
			v_2_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_2_r &lt;= v_1_r;
			if (v_1_r) begin
				man_prod_2_r &lt;= man_prod;
				exp_sum_unbiased_2_r &lt;= exp_sum_unbiased_1_r;
				a_sig_nan_2_r &lt;= a_sig_nan_1_r;
				b_sig_nan_2_r &lt;= b_sig_nan_1_r;
				a_nan_2_r &lt;= a_nan_1_r;
				b_nan_2_r &lt;= b_nan_1_r;
				a_infty_2_r &lt;= a_infty_1_r;
				b_infty_2_r &lt;= b_infty_1_r;
				a_zero_2_r &lt;= a_zero_1_r;
				b_zero_2_r &lt;= b_zero_1_r;
				a_denormal_2_r &lt;= a_denormal_1_r;
				b_denormal_2_r &lt;= b_denormal_1_r;
				exp_sum_2_r &lt;= exp_sum_1_r;
				final_sign_2_r &lt;= final_sign_1_r;
			end
		end
	wire sticky;
	wire round;
	wire guard;
	assign sticky = |man_prod_2_r[m_p - 2:0];
	assign round = man_prod_2_r[m_p - 1];
	assign guard = man_prod_2_r[m_p];
	wire round_up;
	assign round_up = (sticky ? (man_prod_2_r[(2 * (m_p + 1)) - 1] ? guard : round) : guard &amp; (round | (man_prod_2_r[(2 * (m_p + 1)) - 1] &amp; man_prod_2_r[m_p + 1])));
	wire [e_p:0] final_exp;
	assign final_exp = {1&#39;b0, exp_sum_unbiased_2_r} + man_prod_2_r[(2 * (m_p + 1)) - 1];
	wire [m_p - 1:0] shifted_mantissa;
	assign shifted_mantissa = (man_prod_2_r[(2 * (m_p + 1)) - 1] ? man_prod_2_r[m_p + 1+:m_p] : man_prod_2_r[m_p+:m_p]);
	wire [(e_p + m_p) - 1:0] pre_roundup;
	assign pre_roundup = {final_exp[e_p - 1:0], shifted_mantissa};
	reg [(e_p + m_p) - 1:0] pre_roundup_3_r;
	reg round_up_3_r;
	reg final_sign_3_r;
	reg a_sig_nan_3_r;
	reg b_sig_nan_3_r;
	reg a_nan_3_r;
	reg b_nan_3_r;
	reg a_infty_3_r;
	reg b_infty_3_r;
	reg a_zero_3_r;
	reg b_zero_3_r;
	reg a_denormal_3_r;
	reg b_denormal_3_r;
	reg [e_p:0] exp_sum_3_r;
	reg [e_p:0] final_exp_3_r;
	always @(posedge clk_i)
		if (reset_i)
			v_3_r &lt;= 1&#39;b0;
		else if (~stall &amp; en_i) begin
			v_3_r &lt;= v_2_r;
			if (v_2_r) begin
				pre_roundup_3_r &lt;= pre_roundup;
				round_up_3_r &lt;= round_up;
				final_sign_3_r &lt;= final_sign_2_r;
				a_sig_nan_3_r &lt;= a_sig_nan_2_r;
				b_sig_nan_3_r &lt;= b_sig_nan_2_r;
				a_nan_3_r &lt;= a_nan_2_r;
				b_nan_3_r &lt;= b_nan_2_r;
				a_infty_3_r &lt;= a_infty_2_r;
				b_infty_3_r &lt;= b_infty_2_r;
				a_zero_3_r &lt;= a_zero_2_r;
				b_zero_3_r &lt;= b_zero_2_r;
				a_denormal_3_r &lt;= a_denormal_2_r;
				b_denormal_3_r &lt;= b_denormal_2_r;
				exp_sum_3_r &lt;= exp_sum_2_r;
				final_exp_3_r &lt;= final_exp;
			end
		end
	wire carry_into_exp;
	assign carry_into_exp = &amp;{round_up_3_r, pre_roundup_3_r[m_p - 1:0]};
	wire round_overflow;
	wire [(e_p + m_p) - 1:0] rounded;
	assign {round_overflow, rounded} = pre_roundup_3_r + round_up_3_r;
	reg sgn;
	always @(*) begin
		sgn = final_sign_3_r;
		if (a_sig_nan_3_r | b_sig_nan_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b1;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b0, {m_p - 1 {1&#39;b1}}};
		end
		else if (a_nan_3_r | b_nan_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
		end
		else if (a_infty_3_r) begin
			if (b_zero_3_r) begin
				unimplemented_o = 1&#39;b0;
				invalid_o = 1&#39;b1;
				overflow_o = 1&#39;b0;
				underflow_o = 1&#39;b0;
				z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
			end
			else begin
				unimplemented_o = 1&#39;b0;
				invalid_o = 1&#39;b0;
				overflow_o = 1&#39;b0;
				underflow_o = 1&#39;b0;
				z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
			end
		end
		else if (b_infty_3_r) begin
			if (a_zero_3_r) begin
				unimplemented_o = 1&#39;b0;
				invalid_o = 1&#39;b1;
				overflow_o = 1&#39;b0;
				underflow_o = 1&#39;b0;
				z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
			end
			else begin
				unimplemented_o = 1&#39;b0;
				invalid_o = 1&#39;b0;
				overflow_o = 1&#39;b0;
				underflow_o = 1&#39;b0;
				z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
			end
		end
		else if (a_zero_3_r | b_zero_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else if (a_denormal_3_r &amp; b_denormal_3_r) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b1;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else if (a_denormal_3_r | b_denormal_3_r) begin
			unimplemented_o = 1&#39;b1;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {1&#39;b0, {e_p {1&#39;b1}}, 1&#39;b1, {m_p - 1 {1&#39;b0}}};
		end
		else if (exp_sum_3_r[e_p - 1+:2] == 2&#39;b00) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b1;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else if ((exp_sum_3_r[e_p - 1+:2] == 2&#39;b11) | final_exp_3_r[e_p]) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b1;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
		end
		else if ((pre_roundup_3_r[m_p+:e_p] == {e_p {1&#39;b1}}) &amp; (pre_roundup_3_r[m_p] | carry_into_exp)) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b1;
			underflow_o = 1&#39;b0;
			z_o = {sgn, {e_p {1&#39;b1}}, {m_p {1&#39;b0}}};
		end
		else if ((pre_roundup_3_r[m_p+:e_p] == {e_p {1&#39;b0}}) &amp; ~carry_into_exp) begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b1;
			z_o = {sgn, {e_p + m_p {1&#39;b0}}};
		end
		else begin
			unimplemented_o = 1&#39;b0;
			invalid_o = 1&#39;b0;
			overflow_o = 1&#39;b0;
			underflow_o = 1&#39;b0;
			z_o = {sgn, rounded};
		end
	end
endmodule

</pre>
</body>