scircuit,unused,unused,0,0,170998,170998,958936,0.003279499441349471,92.4406,[8-16],5.607878455,4.39216211,0.29725253079999997,0.2787424191,0.1609197429,0.4197409764,Xilinx_SpMV,3.7093199999999995,6.05957,33,122.40756,FPGA
mac_econ_fwd500,unused,unused,0,0,206500,206500,1273389,0.0029862143765866014,66.4428,[8-16],6.166532687999999,4.435865332,0.001907956522,0.00206892622,0.1672149757,0.40297673619999996,Xilinx_SpMV,0.8835219999999999,18.4005,33,29.156226,FPGA
raefsky3,unused,unused,0,0,21200,21200,1488768,0.33124955500178,16.2155,[16-32],70.22490566,6.326999832,0.0662003204,0.008402996808,0.05071248511,0.00610160059,Xilinx_SpMV,0.176582,22.4799,33,5.8272059999999986,FPGA
bbmat,unused,unused,0,0,38744,38744,1771722,0.11802843969227594,30.2266,[16-32],45.72893867,38.39531373,0.029894157389999995,0.07411226278,0.0500688693,0.04267120883,Xilinx_SpMV,0.288731,25.6265,33,9.528122999999999,FPGA
conf5_4-8x8-15,unused,unused,0,0,49152,49152,1916928,0.079345703125,47.7545,[16-32],39.0,0.0,0.24469057719999998,0.25003975920000004,0.004855366006,0.001675641851,Xilinx_SpMV,0.45169799999999993,25.8767,33,14.906034,FPGA
mc2depi,unused,unused,0,0,525825,525825,2100225,0.0007595972132902821,161.125,[16-32],3.994152047,0.07632277052,0.001342169398,0.00027352734010000005,0.006482439685,0.007897676230000001,Xilinx_SpMV,2.19747,17.9385,33,72.51651,FPGA
rma10,unused,unused,0,0,46835,46835,2329092,0.1061807025472526,35.6719,[16-32],50.68860895,27.78059606,0.18777126449999998,0.2222071625,0.1291094336,0.184910451,Xilinx_SpMV,0.343308,25.432,33,11.329164,FPGA
cop20k_A,unused,unused,0,0,121192,121192,2624331,0.01786778448083297,169.486,[16-32],21.65432537,13.79266245,0.6230549795,0.31596080120000003,0.0002423827951,0.0001551766894,Xilinx_SpMV,3.54091,11.6954,33,116.85002999999998,FPGA
webbase-1M,unused,unused,0,0,1000005,1000005,3105536,0.0003105504944872913,560.263,[32-64],3.105520472,25.34520973,0.1524629001,0.12438697929999999,0.009501850807,0.10216926720000001,Xilinx_SpMV,31.360600000000005,4.32428,33,1034.8998,FPGA
cant,unused,unused,0,0,62451,62451,4007383,0.10275005372830898,58.7291,[32-64],64.16843605,14.05626099,0.008604097649,0.0006624492823,0.11868449699999999,0.02442676465,Xilinx_SpMV,0.528483,27.2077,33,17.439939000000006,FPGA
pdb1HYS,unused,unused,0,0,36417,36417,4344765,0.3276106104554356,51.0937,[32-64],119.30595600000001,31.86038422,0.1299377034,0.1991685923,0.1500344034,0.2167175011,Xilinx_SpMV,0.526983,23.7309,33,17.390439,FPGA
consph,unused,unused,0,0,83334,83334,6010480,0.0865495272020256,97.0741,[64-128],72.12518299999999,19.08019415,0.06981133797,0.09789778393,0.024794977030000002,0.01711731501,Xilinx_SpMV,0.959941,24.7527,33,31.678053000000002,FPGA
shipsec1,unused,unused,0,0,140874,140874,3568176,0.017979788360389385,110.423,[32-64],55.46377614,11.07481064,0.04587554507,0.01906937284,0.013073819579999998,0.025056762830000003,Xilinx_SpMV,1.11436,24.253,33,36.77388,FPGA
PR02R,unused,unused,0,0,161070,161070,8185136,0.031549797961496005,158.155,[64-128],50.81725958,19.6982847,0.03958570835,0.06812315647999999,0.013176923390000001,0.03675759647,Xilinx_SpMV,1.7151599999999998,22.5667,33,56.60027999999999,FPGA
mip1,unused,unused,0,0,66463,66463,10352819,0.23436823002087756,127.179,[64-128],155.7681567,350.74431749999997,0.5902849043,0.26084590760000004,0.0057133328090000005,0.03343832666,Xilinx_SpMV,1.26058,24.6995,33,41.599140000000006,FPGA
rail4284,unused,unused,0,0,4284,1096894,11284032,0.24013208183827275,191.748,[128-256],2633.994398,4209.259315,0.9555418052,0.1118968799,0.002581100147,0.00456847561,Xilinx_SpMV,3.7060400000000002,12.6519,33,122.29932,FPGA
pwtk,unused,unused,0,0,217918,217918,11524432,0.024267962819395188,147.384,[128-256],53.38899953,4.743895102,0.05932070192000001,0.20075949989999997,0.079323796,0.08958474906,Xilinx_SpMV,1.36847,26.3611,33,45.15951,FPGA
crankseg_2,unused,unused,0,0,63838,63838,14148858,0.3471865107235292,207.34500000000003,[128-256],221.6369247,95.87570167,0.865768503,0.08105367823,0.004035441234,0.001742964722,Xilinx_SpMV,2.12248,23.9108,33,70.04184000000001,FPGA
in-2004,unused,unused,0,0,1382908,1382908,16917053,0.0008845820694745882,481.402,[128-256],12.23295621,37.23001003,0.02150049625,0.102543014,0.20379704829999998,0.4017078357,Xilinx_SpMV,18.0983,6.44689,33,597.2438999999998,FPGA
Ga41As41H72,unused,unused,0,0,268096,268096,18488476,0.02572293054999849,817.715,[128-256],68.96214789,105.38755320000001,0.1722725043,0.05292462067,0.0014800632360000001,0.001862032207,Xilinx_SpMV,7.507860000000001,26.659,33,247.75938,FPGA
eu-2005,unused,unused,0,0,862664,862664,19235140,0.0025847110650318015,768.3330000000002,[128-256],22.29737186,29.33341123,0.248901028,0.310854575,0.034600015889999995,0.1933491413,Xilinx_SpMV,34.969,5.33127,33,1153.9769999999999,FPGA
wikipedia-20051105,unused,unused,0,0,1634989,1634989,19753078,0.000738933078709585,3535.12,[128-256],12.08147455,31.07497821,0.3400604749,0.38049820549999996,0.0004176705624,0.023624052180000004,Xilinx_SpMV,666.7460000000002,1.2615299999999998,33,22002.618,FPGA
rajat31,unused,unused,0,0,4690002,4690002,20316253,9.236289920811604e-05,1387.45,[128-256],4.33182182,1.106157847,0.0009716598294,0.01891079113,0.01921252038,0.007118543221,Xilinx_SpMV,19.5021,17.3825,33,643.5693,FPGA
ldoor,unused,unused,0,0,952203,952203,42493817,0.0046866945783877395,954.178,[256-512],48.85772782,11.94657153,0.2042067138,0.19613248190000002,0.005104674755,0.02812790585,Xilinx_SpMV,64.8011,3.55724,33,2138.4363000000008,FPGA
circuit5M,unused,unused,0,0,5558326,5558326,59524291,0.0001926664970698422,6179.14,[512-1024],10.709032,1356.616274,0.5025163836,0.2558205218,0.0005554600556,0.02468554043,Xilinx_SpMV,0.0,0.0,33,0.0,FPGA
bone010,unused,unused,0,0,986703,986703,47851783,0.004915019297611428,1149.78,[512-1024],72.63211422,15.81042955,0.01817301802,0.005263120396999999,0.004305201544,0.001500221571,Xilinx_SpMV,9.86542,28.5241,33,325.55886,FPGA
cage15,unused,unused,0,0,5154859,5154859,99199551,0.0003733155886314723,11570.4,[1024-2048],19.24389222,5.736719368999999,0.21195676440000003,0.130329138,3.45e-05,9.54e-05,Xilinx_SpMV,0.0,0.0,33,0.0,FPGA
