

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Wed Nov  5 20:17:37 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dft.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      203|      203|  2.030 us|  2.030 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |      201|      201|       171|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  640|   44544|  91008|    -|
|Memory           |       64|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|   16965|   2176|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|  640|   61509|  93250|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|  290|      57|    175|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U2    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U3    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U6    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U7    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U8    |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U10   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U11   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U12   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U14   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U15   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U16   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U18   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U19   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U20   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U22   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U23   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U24   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U26   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U27   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U28   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U30   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U31   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U32   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U34   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U35   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U36   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U38   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U39   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U40   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U42   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U43   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U44   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U46   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U47   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U48   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U50   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U51   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U52   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U54   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U55   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U56   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U58   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U59   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U60   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U62   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U63   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U64   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U66   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U67   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U68   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U70   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U71   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U72   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U74   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U75   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U76   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U78   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U79   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U80   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U82   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U83   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U84   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U86   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U87   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U88   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U90   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U91   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U92   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U94   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U95   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U96   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U98   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U99   |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U100  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U102  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U103  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U104  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U106  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U107  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U108  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U110  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U111  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U112  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U114  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U115  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U116  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U118  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U119  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U120  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U122  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U124  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U125  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U126  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U127  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U128  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U129   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U130   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U131   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U132   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U134   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U135   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U136   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U137   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U138   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U139   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U160   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U163   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U164   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U165   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U166   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U167   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U168   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U169   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U189   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U190   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U191   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U192   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U193   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U194   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U195   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U196   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U197   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U198   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U199   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U200   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U201   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U202   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U203   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U204   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U205   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U206   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U207   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U208   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U209   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U210   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U211   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U212   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U213   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U214   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U215   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U216   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U217   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U218   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U219   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U220   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U221   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U222   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U223   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U224   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U225   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U226   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U227   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U228   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U229   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U230   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U231   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U232   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U233   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U234   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U235   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U236   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U237   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U238   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U239   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U240   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U241   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U242   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U243   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U244   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U245   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U246   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U247   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U248   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U249   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U250   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U251   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U252   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U253   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U254   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U255   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U256   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U1    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U5    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U9    |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U13   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U17   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U21   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U25   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U29   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U33   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U37   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U41   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U45   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U49   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U53   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U57   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U61   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U65   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U69   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U73   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U77   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U81   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U85   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U89   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U93   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U97   |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U101  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U105  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U109  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U113  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U117  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U121  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U123  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 640|44544|91008|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |           Memory           |                Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL15cos_coeff_table_0_U   |p_ZL15cos_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_10_U  |p_ZL15cos_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_11_U  |p_ZL15cos_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_21_U  |p_ZL15cos_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_12_U  |p_ZL15cos_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_13_U  |p_ZL15cos_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_14_U  |p_ZL15cos_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_15_U  |p_ZL15cos_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_16_U  |p_ZL15cos_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_17_U  |p_ZL15cos_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_18_U  |p_ZL15cos_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_19_U  |p_ZL15cos_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_1_U   |p_ZL15cos_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_20_U  |p_ZL15cos_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_22_U  |p_ZL15cos_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_23_U  |p_ZL15cos_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_24_U  |p_ZL15cos_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_26_U  |p_ZL15cos_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_27_U  |p_ZL15cos_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_28_U  |p_ZL15cos_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_29_U  |p_ZL15cos_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_2_U   |p_ZL15cos_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_30_U  |p_ZL15cos_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_31_U  |p_ZL15cos_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_3_U   |p_ZL15cos_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_4_U   |p_ZL15cos_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_5_U   |p_ZL15cos_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_6_U   |p_ZL15cos_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_7_U   |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_25_U  |p_ZL15cos_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_8_U   |p_ZL15cos_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15cos_coeff_table_9_U   |p_ZL15cos_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_0_U   |p_ZL15sin_coeff_table_0_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_10_U  |p_ZL15sin_coeff_table_10_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_11_U  |p_ZL15sin_coeff_table_11_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_12_U  |p_ZL15sin_coeff_table_12_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_13_U  |p_ZL15sin_coeff_table_13_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_14_U  |p_ZL15sin_coeff_table_14_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_15_U  |p_ZL15sin_coeff_table_15_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_16_U  |p_ZL15sin_coeff_table_16_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_17_U  |p_ZL15sin_coeff_table_17_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_18_U  |p_ZL15sin_coeff_table_18_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_19_U  |p_ZL15sin_coeff_table_19_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_1_U   |p_ZL15sin_coeff_table_1_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_20_U  |p_ZL15sin_coeff_table_20_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_21_U  |p_ZL15sin_coeff_table_21_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_22_U  |p_ZL15sin_coeff_table_22_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_23_U  |p_ZL15sin_coeff_table_23_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_24_U  |p_ZL15sin_coeff_table_24_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_25_U  |p_ZL15sin_coeff_table_25_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_26_U  |p_ZL15sin_coeff_table_26_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_27_U  |p_ZL15sin_coeff_table_27_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_28_U  |p_ZL15sin_coeff_table_28_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_29_U  |p_ZL15sin_coeff_table_29_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_2_U   |p_ZL15sin_coeff_table_2_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_30_U  |p_ZL15sin_coeff_table_30_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_31_U  |p_ZL15sin_coeff_table_31_ROM_AUTO_1R  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_3_U   |p_ZL15sin_coeff_table_3_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_4_U   |p_ZL15sin_coeff_table_4_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_5_U   |p_ZL15sin_coeff_table_5_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_6_U   |p_ZL15sin_coeff_table_6_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_7_U   |p_ZL15sin_coeff_table_7_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_8_U   |p_ZL15sin_coeff_table_8_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    |p_ZL15sin_coeff_table_9_U   |p_ZL15sin_coeff_table_9_ROM_AUTO_1R   |        1|  0|   0|    0|    32|   32|     1|         1024|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                       |                                      |       64|  0|   0|    0|  2048| 2048|    64|        65536|
    +----------------------------+--------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_fu_3448_p2          |         +|   0|  0|  13|           5|           1|
    |ap_condition_9457     |       and|   0|  0|   2|           1|           1|
    |icmp_ln18_fu_3454_p2  |      icmp|   0|  0|  13|           5|           2|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          12|           6|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter170_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load            |   9|          2|    5|         10|
    |i1_fu_484                           |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  36|          8|   12|         24|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |add1_reg_4071                       |   32|   0|   32|          0|
    |add27_10_reg_4753                   |   32|   0|   32|          0|
    |add27_11_reg_4815                   |   32|   0|   32|          0|
    |add27_12_reg_4877                   |   32|   0|   32|          0|
    |add27_13_reg_4939                   |   32|   0|   32|          0|
    |add27_14_reg_5001                   |   32|   0|   32|          0|
    |add27_15_reg_5063                   |   32|   0|   32|          0|
    |add27_16_reg_5125                   |   32|   0|   32|          0|
    |add27_17_reg_5187                   |   32|   0|   32|          0|
    |add27_18_reg_5249                   |   32|   0|   32|          0|
    |add27_19_reg_5311                   |   32|   0|   32|          0|
    |add27_1_reg_4133                    |   32|   0|   32|          0|
    |add27_20_reg_5373                   |   32|   0|   32|          0|
    |add27_21_reg_5435                   |   32|   0|   32|          0|
    |add27_22_reg_5497                   |   32|   0|   32|          0|
    |add27_23_reg_5559                   |   32|   0|   32|          0|
    |add27_24_reg_5621                   |   32|   0|   32|          0|
    |add27_25_reg_5683                   |   32|   0|   32|          0|
    |add27_26_reg_5745                   |   32|   0|   32|          0|
    |add27_27_reg_5807                   |   32|   0|   32|          0|
    |add27_28_reg_5891                   |   32|   0|   32|          0|
    |add27_29_reg_5951                   |   32|   0|   32|          0|
    |add27_2_reg_4195                    |   32|   0|   32|          0|
    |add27_30_reg_5961                   |   32|   0|   32|          0|
    |add27_3_reg_4257                    |   32|   0|   32|          0|
    |add27_4_reg_4319                    |   32|   0|   32|          0|
    |add27_5_reg_4381                    |   32|   0|   32|          0|
    |add27_6_reg_4443                    |   32|   0|   32|          0|
    |add27_7_reg_4505                    |   32|   0|   32|          0|
    |add27_8_reg_4567                    |   32|   0|   32|          0|
    |add27_9_reg_4629                    |   32|   0|   32|          0|
    |add27_s_reg_4691                    |   32|   0|   32|          0|
    |add2_reg_4123                       |   32|   0|   32|          0|
    |add30_10_reg_4805                   |   32|   0|   32|          0|
    |add30_11_reg_4867                   |   32|   0|   32|          0|
    |add30_12_reg_4929                   |   32|   0|   32|          0|
    |add30_13_reg_4991                   |   32|   0|   32|          0|
    |add30_14_reg_5053                   |   32|   0|   32|          0|
    |add30_15_reg_5115                   |   32|   0|   32|          0|
    |add30_16_reg_5177                   |   32|   0|   32|          0|
    |add30_17_reg_5239                   |   32|   0|   32|          0|
    |add30_18_reg_5301                   |   32|   0|   32|          0|
    |add30_19_reg_5363                   |   32|   0|   32|          0|
    |add30_1_reg_4185                    |   32|   0|   32|          0|
    |add30_20_reg_5425                   |   32|   0|   32|          0|
    |add30_21_reg_5487                   |   32|   0|   32|          0|
    |add30_22_reg_5549                   |   32|   0|   32|          0|
    |add30_23_reg_5611                   |   32|   0|   32|          0|
    |add30_24_reg_5673                   |   32|   0|   32|          0|
    |add30_25_reg_5735                   |   32|   0|   32|          0|
    |add30_26_reg_5797                   |   32|   0|   32|          0|
    |add30_27_reg_5881                   |   32|   0|   32|          0|
    |add30_28_reg_5941                   |   32|   0|   32|          0|
    |add30_29_reg_5971                   |   32|   0|   32|          0|
    |add30_2_reg_4247                    |   32|   0|   32|          0|
    |add30_3_reg_4309                    |   32|   0|   32|          0|
    |add30_4_reg_4371                    |   32|   0|   32|          0|
    |add30_5_reg_4433                    |   32|   0|   32|          0|
    |add30_6_reg_4495                    |   32|   0|   32|          0|
    |add30_7_reg_4557                    |   32|   0|   32|          0|
    |add30_8_reg_4619                    |   32|   0|   32|          0|
    |add30_9_reg_4681                    |   32|   0|   32|          0|
    |add30_s_reg_4743                    |   32|   0|   32|          0|
    |add_10_reg_4800                     |   32|   0|   32|          0|
    |add_11_reg_4862                     |   32|   0|   32|          0|
    |add_12_reg_4924                     |   32|   0|   32|          0|
    |add_13_reg_4986                     |   32|   0|   32|          0|
    |add_14_reg_5048                     |   32|   0|   32|          0|
    |add_15_reg_5110                     |   32|   0|   32|          0|
    |add_16_reg_5172                     |   32|   0|   32|          0|
    |add_17_reg_5234                     |   32|   0|   32|          0|
    |add_18_reg_5296                     |   32|   0|   32|          0|
    |add_19_reg_5358                     |   32|   0|   32|          0|
    |add_1_reg_4180                      |   32|   0|   32|          0|
    |add_20_reg_5420                     |   32|   0|   32|          0|
    |add_21_reg_5482                     |   32|   0|   32|          0|
    |add_22_reg_5544                     |   32|   0|   32|          0|
    |add_23_reg_5606                     |   32|   0|   32|          0|
    |add_24_reg_5668                     |   32|   0|   32|          0|
    |add_25_reg_5730                     |   32|   0|   32|          0|
    |add_26_reg_5792                     |   32|   0|   32|          0|
    |add_27_reg_5876                     |   32|   0|   32|          0|
    |add_28_reg_5936                     |   32|   0|   32|          0|
    |add_29_reg_5966                     |   32|   0|   32|          0|
    |add_2_reg_4242                      |   32|   0|   32|          0|
    |add_3_reg_4304                      |   32|   0|   32|          0|
    |add_4_reg_4366                      |   32|   0|   32|          0|
    |add_5_reg_4428                      |   32|   0|   32|          0|
    |add_6_reg_4490                      |   32|   0|   32|          0|
    |add_7_reg_4552                      |   32|   0|   32|          0|
    |add_8_reg_4614                      |   32|   0|   32|          0|
    |add_9_reg_4676                      |   32|   0|   32|          0|
    |add_reg_4118                        |   32|   0|   32|          0|
    |add_s_reg_4738                      |   32|   0|   32|          0|
    |ap_CS_fsm                           |    1|   0|    1|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter100           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter101           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter102           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter103           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter104           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter105           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter106           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter107           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter108           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter109           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter110           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter111           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter112           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter113           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter114           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter115           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter116           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter117           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter118           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter119           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter120           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter121           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter122           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter123           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter124           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter125           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter126           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter127           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter128           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter129           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter130           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter131           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter132           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter133           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter134           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter135           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter136           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter137           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter138           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter139           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter140           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter141           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter142           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter143           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter144           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter145           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter146           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter147           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter148           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter149           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter150           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter151           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter152           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter153           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter154           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter155           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter156           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter157           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter158           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter159           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter160           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter161           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter162           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter163           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter164           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter165           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter166           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter167           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter168           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter169           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter170           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter76            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter77            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter78            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter79            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter80            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter81            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter82            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter83            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter84            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter85            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter86            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter87            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter88            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter89            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter90            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter91            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter92            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter93            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter94            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter95            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter96            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter97            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter98            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter99            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter100_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter101_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter102_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter103_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter104_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter105_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter106_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter107_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter108_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter109_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter110_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter111_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter112_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter113_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter114_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter115_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter116_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter117_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter118_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter119_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter120_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter121_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter122_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter123_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter124_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter125_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter126_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter127_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter128_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter129_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter130_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter131_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter132_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter133_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter134_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter135_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter136_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter137_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter138_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter139_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter140_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter141_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter142_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter143_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter144_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter145_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter146_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter147_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter148_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter149_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter150_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter151_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter152_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter153_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter154_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter155_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter156_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter157_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter158_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter159_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter160_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter161_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter162_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter163_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter164_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter165_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter166_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter167_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter168_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter169_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter170_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter74_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter75_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter76_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter77_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter78_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter79_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter80_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter81_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter82_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter83_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter84_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter85_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter86_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter87_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter88_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter89_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg    |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter90_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter91_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter92_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter93_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter94_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter95_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter96_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter97_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter98_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter99_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg    |    1|   0|    1|          0|
    |ap_predicate_pred9532_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9540_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9546_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9552_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9558_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9564_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9570_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9576_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9582_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9588_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9594_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9600_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9606_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9612_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9618_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9624_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9630_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9636_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9642_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9648_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9654_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9660_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9666_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9672_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9678_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9684_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9690_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9696_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9702_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9708_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9713_state171      |    1|   0|    1|          0|
    |ap_predicate_pred9719_state171      |    1|   0|    1|          0|
    |c_10_reg_4602                       |   32|   0|   32|          0|
    |c_11_reg_4664                       |   32|   0|   32|          0|
    |c_12_reg_4726                       |   32|   0|   32|          0|
    |c_13_reg_4788                       |   32|   0|   32|          0|
    |c_14_reg_4850                       |   32|   0|   32|          0|
    |c_15_reg_4912                       |   32|   0|   32|          0|
    |c_16_reg_4974                       |   32|   0|   32|          0|
    |c_17_reg_5036                       |   32|   0|   32|          0|
    |c_18_reg_5098                       |   32|   0|   32|          0|
    |c_19_reg_5160                       |   32|   0|   32|          0|
    |c_1_reg_4054                        |   32|   0|   32|          0|
    |c_20_reg_5222                       |   32|   0|   32|          0|
    |c_21_reg_5284                       |   32|   0|   32|          0|
    |c_22_reg_5346                       |   32|   0|   32|          0|
    |c_23_reg_5408                       |   32|   0|   32|          0|
    |c_24_reg_5470                       |   32|   0|   32|          0|
    |c_25_reg_5532                       |   32|   0|   32|          0|
    |c_26_reg_5594                       |   32|   0|   32|          0|
    |c_27_reg_5656                       |   32|   0|   32|          0|
    |c_28_reg_5718                       |   32|   0|   32|          0|
    |c_29_reg_5780                       |   32|   0|   32|          0|
    |c_2_reg_4106                        |   32|   0|   32|          0|
    |c_30_reg_5852                       |   32|   0|   32|          0|
    |c_31_reg_5864                       |   32|   0|   32|          0|
    |c_3_reg_4168                        |   32|   0|   32|          0|
    |c_4_reg_4230                        |   32|   0|   32|          0|
    |c_5_reg_4292                        |   32|   0|   32|          0|
    |c_6_reg_4354                        |   32|   0|   32|          0|
    |c_7_reg_4416                        |   32|   0|   32|          0|
    |c_8_reg_4478                        |   32|   0|   32|          0|
    |c_9_reg_4540                        |   32|   0|   32|          0|
    |c_reg_4012                          |   32|   0|   32|          0|
    |empty_10_reg_3580                   |   32|   0|   32|          0|
    |empty_11_reg_3586                   |   32|   0|   32|          0|
    |empty_12_reg_3592                   |   32|   0|   32|          0|
    |empty_13_reg_3598                   |   32|   0|   32|          0|
    |empty_14_reg_3604                   |   32|   0|   32|          0|
    |empty_15_reg_3610                   |   32|   0|   32|          0|
    |empty_16_reg_3616                   |   32|   0|   32|          0|
    |empty_17_reg_3622                   |   32|   0|   32|          0|
    |empty_18_reg_3628                   |   32|   0|   32|          0|
    |empty_19_reg_3634                   |   32|   0|   32|          0|
    |empty_20_reg_3640                   |   32|   0|   32|          0|
    |empty_21_reg_3646                   |   32|   0|   32|          0|
    |empty_22_reg_3652                   |   32|   0|   32|          0|
    |empty_23_reg_3658                   |   32|   0|   32|          0|
    |empty_24_reg_3664                   |   32|   0|   32|          0|
    |empty_25_reg_3670                   |   32|   0|   32|          0|
    |empty_26_reg_3676                   |   32|   0|   32|          0|
    |empty_27_reg_3682                   |   32|   0|   32|          0|
    |empty_28_reg_3688                   |   32|   0|   32|          0|
    |empty_29_reg_3694                   |   32|   0|   32|          0|
    |empty_30_reg_3700                   |   32|   0|   32|          0|
    |empty_31_reg_3706                   |   32|   0|   32|          0|
    |empty_32_reg_3712                   |   32|   0|   32|          0|
    |empty_33_reg_3718                   |   32|   0|   32|          0|
    |empty_34_reg_3724                   |   32|   0|   32|          0|
    |empty_35_reg_3730                   |   32|   0|   32|          0|
    |empty_36_reg_3736                   |   32|   0|   32|          0|
    |empty_37_reg_3742                   |   32|   0|   32|          0|
    |empty_38_reg_3748                   |   32|   0|   32|          0|
    |empty_39_reg_3754                   |   32|   0|   32|          0|
    |empty_40_reg_3760                   |   32|   0|   32|          0|
    |empty_41_reg_3766                   |   32|   0|   32|          0|
    |empty_42_reg_3772                   |   32|   0|   32|          0|
    |empty_43_reg_3778                   |   32|   0|   32|          0|
    |empty_44_reg_3784                   |   32|   0|   32|          0|
    |empty_45_reg_3790                   |   32|   0|   32|          0|
    |empty_46_reg_3796                   |   32|   0|   32|          0|
    |empty_47_reg_3802                   |   32|   0|   32|          0|
    |empty_48_reg_3808                   |   32|   0|   32|          0|
    |empty_49_reg_3814                   |   32|   0|   32|          0|
    |empty_50_reg_3820                   |   32|   0|   32|          0|
    |empty_51_reg_3826                   |   32|   0|   32|          0|
    |empty_52_reg_3832                   |   32|   0|   32|          0|
    |empty_53_reg_3838                   |   32|   0|   32|          0|
    |empty_54_reg_3844                   |   32|   0|   32|          0|
    |empty_55_reg_3850                   |   32|   0|   32|          0|
    |empty_56_reg_3856                   |   32|   0|   32|          0|
    |empty_57_reg_3862                   |   32|   0|   32|          0|
    |empty_58_reg_3868                   |   32|   0|   32|          0|
    |empty_59_reg_3874                   |   32|   0|   32|          0|
    |empty_5_reg_3550                    |   32|   0|   32|          0|
    |empty_60_reg_3880                   |   32|   0|   32|          0|
    |empty_61_reg_3886                   |   32|   0|   32|          0|
    |empty_62_reg_3892                   |   32|   0|   32|          0|
    |empty_63_reg_3898                   |   32|   0|   32|          0|
    |empty_64_reg_3904                   |   32|   0|   32|          0|
    |empty_65_reg_3910                   |   32|   0|   32|          0|
    |empty_66_reg_3916                   |   32|   0|   32|          0|
    |empty_67_reg_3922                   |   32|   0|   32|          0|
    |empty_6_reg_3556                    |   32|   0|   32|          0|
    |empty_7_reg_3562                    |   32|   0|   32|          0|
    |empty_8_reg_3568                    |   32|   0|   32|          0|
    |empty_9_reg_3574                    |   32|   0|   32|          0|
    |empty_reg_3544                      |   32|   0|   32|          0|
    |i1_fu_484                           |    5|   0|    5|          0|
    |i1_load_reg_3928                    |    5|   0|    5|          0|
    |mul18_10_reg_4701                   |   32|   0|   32|          0|
    |mul18_11_reg_4763                   |   32|   0|   32|          0|
    |mul18_12_reg_4825                   |   32|   0|   32|          0|
    |mul18_13_reg_4887                   |   32|   0|   32|          0|
    |mul18_14_reg_4949                   |   32|   0|   32|          0|
    |mul18_15_reg_5011                   |   32|   0|   32|          0|
    |mul18_16_reg_5073                   |   32|   0|   32|          0|
    |mul18_17_reg_5135                   |   32|   0|   32|          0|
    |mul18_18_reg_5197                   |   32|   0|   32|          0|
    |mul18_19_reg_5259                   |   32|   0|   32|          0|
    |mul18_1_reg_4081                    |   32|   0|   32|          0|
    |mul18_20_reg_5321                   |   32|   0|   32|          0|
    |mul18_21_reg_5383                   |   32|   0|   32|          0|
    |mul18_22_reg_5445                   |   32|   0|   32|          0|
    |mul18_23_reg_5507                   |   32|   0|   32|          0|
    |mul18_24_reg_5569                   |   32|   0|   32|          0|
    |mul18_25_reg_5631                   |   32|   0|   32|          0|
    |mul18_26_reg_5693                   |   32|   0|   32|          0|
    |mul18_27_reg_5755                   |   32|   0|   32|          0|
    |mul18_28_reg_5817                   |   32|   0|   32|          0|
    |mul18_29_reg_5901                   |   32|   0|   32|          0|
    |mul18_2_reg_4143                    |   32|   0|   32|          0|
    |mul18_30_reg_5921                   |   32|   0|   32|          0|
    |mul18_3_reg_4205                    |   32|   0|   32|          0|
    |mul18_4_reg_4267                    |   32|   0|   32|          0|
    |mul18_5_reg_4329                    |   32|   0|   32|          0|
    |mul18_6_reg_4391                    |   32|   0|   32|          0|
    |mul18_7_reg_4453                    |   32|   0|   32|          0|
    |mul18_8_reg_4515                    |   32|   0|   32|          0|
    |mul18_9_reg_4577                    |   32|   0|   32|          0|
    |mul18_s_reg_4639                    |   32|   0|   32|          0|
    |mul1_reg_4029                       |   32|   0|   32|          0|
    |mul23_10_reg_4706                   |   32|   0|   32|          0|
    |mul23_11_reg_4768                   |   32|   0|   32|          0|
    |mul23_12_reg_4830                   |   32|   0|   32|          0|
    |mul23_13_reg_4892                   |   32|   0|   32|          0|
    |mul23_14_reg_4954                   |   32|   0|   32|          0|
    |mul23_15_reg_5016                   |   32|   0|   32|          0|
    |mul23_16_reg_5078                   |   32|   0|   32|          0|
    |mul23_17_reg_5140                   |   32|   0|   32|          0|
    |mul23_18_reg_5202                   |   32|   0|   32|          0|
    |mul23_19_reg_5264                   |   32|   0|   32|          0|
    |mul23_1_reg_4086                    |   32|   0|   32|          0|
    |mul23_20_reg_5326                   |   32|   0|   32|          0|
    |mul23_21_reg_5388                   |   32|   0|   32|          0|
    |mul23_22_reg_5450                   |   32|   0|   32|          0|
    |mul23_23_reg_5512                   |   32|   0|   32|          0|
    |mul23_24_reg_5574                   |   32|   0|   32|          0|
    |mul23_25_reg_5636                   |   32|   0|   32|          0|
    |mul23_26_reg_5698                   |   32|   0|   32|          0|
    |mul23_27_reg_5760                   |   32|   0|   32|          0|
    |mul23_28_reg_5822                   |   32|   0|   32|          0|
    |mul23_29_reg_5906                   |   32|   0|   32|          0|
    |mul23_2_reg_4148                    |   32|   0|   32|          0|
    |mul23_30_reg_5926                   |   32|   0|   32|          0|
    |mul23_3_reg_4210                    |   32|   0|   32|          0|
    |mul23_4_reg_4272                    |   32|   0|   32|          0|
    |mul23_5_reg_4334                    |   32|   0|   32|          0|
    |mul23_6_reg_4396                    |   32|   0|   32|          0|
    |mul23_7_reg_4458                    |   32|   0|   32|          0|
    |mul23_8_reg_4520                    |   32|   0|   32|          0|
    |mul23_9_reg_4582                    |   32|   0|   32|          0|
    |mul23_s_reg_4644                    |   32|   0|   32|          0|
    |mul26_10_reg_4711                   |   32|   0|   32|          0|
    |mul26_11_reg_4773                   |   32|   0|   32|          0|
    |mul26_12_reg_4835                   |   32|   0|   32|          0|
    |mul26_13_reg_4897                   |   32|   0|   32|          0|
    |mul26_14_reg_4959                   |   32|   0|   32|          0|
    |mul26_15_reg_5021                   |   32|   0|   32|          0|
    |mul26_16_reg_5083                   |   32|   0|   32|          0|
    |mul26_17_reg_5145                   |   32|   0|   32|          0|
    |mul26_18_reg_5207                   |   32|   0|   32|          0|
    |mul26_19_reg_5269                   |   32|   0|   32|          0|
    |mul26_1_reg_4091                    |   32|   0|   32|          0|
    |mul26_20_reg_5331                   |   32|   0|   32|          0|
    |mul26_21_reg_5393                   |   32|   0|   32|          0|
    |mul26_22_reg_5455                   |   32|   0|   32|          0|
    |mul26_23_reg_5517                   |   32|   0|   32|          0|
    |mul26_24_reg_5579                   |   32|   0|   32|          0|
    |mul26_25_reg_5641                   |   32|   0|   32|          0|
    |mul26_26_reg_5703                   |   32|   0|   32|          0|
    |mul26_27_reg_5765                   |   32|   0|   32|          0|
    |mul26_28_reg_5827                   |   32|   0|   32|          0|
    |mul26_29_reg_5911                   |   32|   0|   32|          0|
    |mul26_2_reg_4153                    |   32|   0|   32|          0|
    |mul26_30_reg_5931                   |   32|   0|   32|          0|
    |mul26_3_reg_4215                    |   32|   0|   32|          0|
    |mul26_4_reg_4277                    |   32|   0|   32|          0|
    |mul26_5_reg_4339                    |   32|   0|   32|          0|
    |mul26_6_reg_4401                    |   32|   0|   32|          0|
    |mul26_7_reg_4463                    |   32|   0|   32|          0|
    |mul26_8_reg_4525                    |   32|   0|   32|          0|
    |mul26_9_reg_4587                    |   32|   0|   32|          0|
    |mul26_s_reg_4649                    |   32|   0|   32|          0|
    |mul2_reg_4034                       |   32|   0|   32|          0|
    |mul3_reg_4039                       |   32|   0|   32|          0|
    |mul_10_reg_4696                     |   32|   0|   32|          0|
    |mul_11_reg_4758                     |   32|   0|   32|          0|
    |mul_12_reg_4820                     |   32|   0|   32|          0|
    |mul_13_reg_4882                     |   32|   0|   32|          0|
    |mul_14_reg_4944                     |   32|   0|   32|          0|
    |mul_15_reg_5006                     |   32|   0|   32|          0|
    |mul_16_reg_5068                     |   32|   0|   32|          0|
    |mul_17_reg_5130                     |   32|   0|   32|          0|
    |mul_18_reg_5192                     |   32|   0|   32|          0|
    |mul_19_reg_5254                     |   32|   0|   32|          0|
    |mul_1_reg_4076                      |   32|   0|   32|          0|
    |mul_20_reg_5316                     |   32|   0|   32|          0|
    |mul_21_reg_5378                     |   32|   0|   32|          0|
    |mul_22_reg_5440                     |   32|   0|   32|          0|
    |mul_23_reg_5502                     |   32|   0|   32|          0|
    |mul_24_reg_5564                     |   32|   0|   32|          0|
    |mul_25_reg_5626                     |   32|   0|   32|          0|
    |mul_26_reg_5688                     |   32|   0|   32|          0|
    |mul_27_reg_5750                     |   32|   0|   32|          0|
    |mul_28_reg_5812                     |   32|   0|   32|          0|
    |mul_29_reg_5896                     |   32|   0|   32|          0|
    |mul_2_reg_4138                      |   32|   0|   32|          0|
    |mul_30_reg_5916                     |   32|   0|   32|          0|
    |mul_3_reg_4200                      |   32|   0|   32|          0|
    |mul_4_reg_4262                      |   32|   0|   32|          0|
    |mul_5_reg_4324                      |   32|   0|   32|          0|
    |mul_6_reg_4386                      |   32|   0|   32|          0|
    |mul_7_reg_4448                      |   32|   0|   32|          0|
    |mul_8_reg_4510                      |   32|   0|   32|          0|
    |mul_9_reg_4572                      |   32|   0|   32|          0|
    |mul_reg_4024                        |   32|   0|   32|          0|
    |mul_s_reg_4634                      |   32|   0|   32|          0|
    |s_10_reg_4608                       |   32|   0|   32|          0|
    |s_11_reg_4670                       |   32|   0|   32|          0|
    |s_12_reg_4732                       |   32|   0|   32|          0|
    |s_13_reg_4794                       |   32|   0|   32|          0|
    |s_14_reg_4856                       |   32|   0|   32|          0|
    |s_15_reg_4918                       |   32|   0|   32|          0|
    |s_16_reg_4980                       |   32|   0|   32|          0|
    |s_17_reg_5042                       |   32|   0|   32|          0|
    |s_18_reg_5104                       |   32|   0|   32|          0|
    |s_19_reg_5166                       |   32|   0|   32|          0|
    |s_1_reg_4060                        |   32|   0|   32|          0|
    |s_20_reg_5228                       |   32|   0|   32|          0|
    |s_21_reg_5290                       |   32|   0|   32|          0|
    |s_22_reg_5352                       |   32|   0|   32|          0|
    |s_23_reg_5414                       |   32|   0|   32|          0|
    |s_24_reg_5476                       |   32|   0|   32|          0|
    |s_25_reg_5538                       |   32|   0|   32|          0|
    |s_26_reg_5600                       |   32|   0|   32|          0|
    |s_27_reg_5662                       |   32|   0|   32|          0|
    |s_28_reg_5724                       |   32|   0|   32|          0|
    |s_29_reg_5786                       |   32|   0|   32|          0|
    |s_2_reg_4112                        |   32|   0|   32|          0|
    |s_30_reg_5858                       |   32|   0|   32|          0|
    |s_31_reg_5870                       |   32|   0|   32|          0|
    |s_3_reg_4174                        |   32|   0|   32|          0|
    |s_4_reg_4236                        |   32|   0|   32|          0|
    |s_5_reg_4298                        |   32|   0|   32|          0|
    |s_6_reg_4360                        |   32|   0|   32|          0|
    |s_7_reg_4422                        |   32|   0|   32|          0|
    |s_8_reg_4484                        |   32|   0|   32|          0|
    |s_9_reg_4546                        |   32|   0|   32|          0|
    |s_reg_4018                          |   32|   0|   32|          0|
    |sub_10_reg_4748                     |   32|   0|   32|          0|
    |sub_11_reg_4810                     |   32|   0|   32|          0|
    |sub_12_reg_4872                     |   32|   0|   32|          0|
    |sub_13_reg_4934                     |   32|   0|   32|          0|
    |sub_14_reg_4996                     |   32|   0|   32|          0|
    |sub_15_reg_5058                     |   32|   0|   32|          0|
    |sub_16_reg_5120                     |   32|   0|   32|          0|
    |sub_17_reg_5182                     |   32|   0|   32|          0|
    |sub_18_reg_5244                     |   32|   0|   32|          0|
    |sub_19_reg_5306                     |   32|   0|   32|          0|
    |sub_1_reg_4128                      |   32|   0|   32|          0|
    |sub_20_reg_5368                     |   32|   0|   32|          0|
    |sub_21_reg_5430                     |   32|   0|   32|          0|
    |sub_22_reg_5492                     |   32|   0|   32|          0|
    |sub_23_reg_5554                     |   32|   0|   32|          0|
    |sub_24_reg_5616                     |   32|   0|   32|          0|
    |sub_25_reg_5678                     |   32|   0|   32|          0|
    |sub_26_reg_5740                     |   32|   0|   32|          0|
    |sub_27_reg_5802                     |   32|   0|   32|          0|
    |sub_28_reg_5886                     |   32|   0|   32|          0|
    |sub_29_reg_5946                     |   32|   0|   32|          0|
    |sub_2_reg_4190                      |   32|   0|   32|          0|
    |sub_30_reg_5956                     |   32|   0|   32|          0|
    |sub_3_reg_4252                      |   32|   0|   32|          0|
    |sub_4_reg_4314                      |   32|   0|   32|          0|
    |sub_5_reg_4376                      |   32|   0|   32|          0|
    |sub_6_reg_4438                      |   32|   0|   32|          0|
    |sub_7_reg_4500                      |   32|   0|   32|          0|
    |sub_8_reg_4562                      |   32|   0|   32|          0|
    |sub_9_reg_4624                      |   32|   0|   32|          0|
    |sub_reg_4066                        |   32|   0|   32|          0|
    |sub_s_reg_4686                      |   32|   0|   32|          0|
    |zext_ln18_reg_3932                  |    5|   0|   64|         59|
    |add27_30_reg_5961                   |   64|  32|   32|          0|
    |empty_10_reg_3580                   |   64|  32|   32|          0|
    |empty_11_reg_3586                   |   64|  32|   32|          0|
    |empty_12_reg_3592                   |   64|  32|   32|          0|
    |empty_13_reg_3598                   |   64|  32|   32|          0|
    |empty_14_reg_3604                   |   64|  32|   32|          0|
    |empty_15_reg_3610                   |   64|  32|   32|          0|
    |empty_16_reg_3616                   |   64|  32|   32|          0|
    |empty_17_reg_3622                   |   64|  32|   32|          0|
    |empty_18_reg_3628                   |   64|  32|   32|          0|
    |empty_19_reg_3634                   |   64|  32|   32|          0|
    |empty_20_reg_3640                   |   64|  32|   32|          0|
    |empty_21_reg_3646                   |   64|  32|   32|          0|
    |empty_22_reg_3652                   |   64|  32|   32|          0|
    |empty_23_reg_3658                   |   64|  32|   32|          0|
    |empty_24_reg_3664                   |   64|  32|   32|          0|
    |empty_25_reg_3670                   |   64|  32|   32|          0|
    |empty_26_reg_3676                   |   64|  32|   32|          0|
    |empty_27_reg_3682                   |   64|  32|   32|          0|
    |empty_28_reg_3688                   |   64|  32|   32|          0|
    |empty_29_reg_3694                   |   64|  32|   32|          0|
    |empty_30_reg_3700                   |   64|  32|   32|          0|
    |empty_31_reg_3706                   |   64|  32|   32|          0|
    |empty_32_reg_3712                   |   64|  32|   32|          0|
    |empty_33_reg_3718                   |   64|  32|   32|          0|
    |empty_34_reg_3724                   |   64|  32|   32|          0|
    |empty_35_reg_3730                   |   64|  32|   32|          0|
    |empty_36_reg_3736                   |   64|  32|   32|          0|
    |empty_37_reg_3742                   |   64|  32|   32|          0|
    |empty_38_reg_3748                   |   64|  32|   32|          0|
    |empty_39_reg_3754                   |   64|  32|   32|          0|
    |empty_40_reg_3760                   |   64|  32|   32|          0|
    |empty_41_reg_3766                   |   64|  32|   32|          0|
    |empty_42_reg_3772                   |   64|  32|   32|          0|
    |empty_43_reg_3778                   |   64|  32|   32|          0|
    |empty_44_reg_3784                   |   64|  32|   32|          0|
    |empty_45_reg_3790                   |   64|  32|   32|          0|
    |empty_46_reg_3796                   |   64|  32|   32|          0|
    |empty_47_reg_3802                   |   64|  32|   32|          0|
    |empty_48_reg_3808                   |   64|  32|   32|          0|
    |empty_49_reg_3814                   |   64|  32|   32|          0|
    |empty_50_reg_3820                   |   64|  32|   32|          0|
    |empty_51_reg_3826                   |   64|  32|   32|          0|
    |empty_52_reg_3832                   |   64|  32|   32|          0|
    |empty_53_reg_3838                   |   64|  32|   32|          0|
    |empty_54_reg_3844                   |   64|  32|   32|          0|
    |empty_55_reg_3850                   |   64|  32|   32|          0|
    |empty_56_reg_3856                   |   64|  32|   32|          0|
    |empty_57_reg_3862                   |   64|  32|   32|          0|
    |empty_58_reg_3868                   |   64|  32|   32|          0|
    |empty_59_reg_3874                   |   64|  32|   32|          0|
    |empty_5_reg_3550                    |   64|  32|   32|          0|
    |empty_60_reg_3880                   |   64|  32|   32|          0|
    |empty_61_reg_3886                   |   64|  32|   32|          0|
    |empty_62_reg_3892                   |   64|  32|   32|          0|
    |empty_63_reg_3898                   |   64|  32|   32|          0|
    |empty_64_reg_3904                   |   64|  32|   32|          0|
    |empty_65_reg_3910                   |   64|  32|   32|          0|
    |empty_66_reg_3916                   |   64|  32|   32|          0|
    |empty_67_reg_3922                   |   64|  32|   32|          0|
    |empty_6_reg_3556                    |   64|  32|   32|          0|
    |empty_7_reg_3562                    |   64|  32|   32|          0|
    |empty_8_reg_3568                    |   64|  32|   32|          0|
    |empty_9_reg_3574                    |   64|  32|   32|          0|
    |empty_reg_3544                      |   64|  32|   32|          0|
    |i1_load_reg_3928                    |   64|  32|    5|          0|
    |sub_30_reg_5956                     |   64|  32|   32|          0|
    |zext_ln18_reg_3932                  |   64|  32|   64|         59|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               |16965|2176|14853|        118|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|             dft|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|             dft|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|             dft|  return value|
|real_sample_0      |   in|   32|     ap_none|   real_sample_0|       pointer|
|real_sample_1      |   in|   32|     ap_none|   real_sample_1|       pointer|
|real_sample_2      |   in|   32|     ap_none|   real_sample_2|       pointer|
|real_sample_3      |   in|   32|     ap_none|   real_sample_3|       pointer|
|real_sample_4      |   in|   32|     ap_none|   real_sample_4|       pointer|
|real_sample_5      |   in|   32|     ap_none|   real_sample_5|       pointer|
|real_sample_6      |   in|   32|     ap_none|   real_sample_6|       pointer|
|real_sample_7      |   in|   32|     ap_none|   real_sample_7|       pointer|
|real_sample_8      |   in|   32|     ap_none|   real_sample_8|       pointer|
|real_sample_9      |   in|   32|     ap_none|   real_sample_9|       pointer|
|real_sample_10     |   in|   32|     ap_none|  real_sample_10|       pointer|
|real_sample_11     |   in|   32|     ap_none|  real_sample_11|       pointer|
|real_sample_12     |   in|   32|     ap_none|  real_sample_12|       pointer|
|real_sample_13     |   in|   32|     ap_none|  real_sample_13|       pointer|
|real_sample_14     |   in|   32|     ap_none|  real_sample_14|       pointer|
|real_sample_15     |   in|   32|     ap_none|  real_sample_15|       pointer|
|real_sample_16     |   in|   32|     ap_none|  real_sample_16|       pointer|
|real_sample_17     |   in|   32|     ap_none|  real_sample_17|       pointer|
|real_sample_18     |   in|   32|     ap_none|  real_sample_18|       pointer|
|real_sample_19     |   in|   32|     ap_none|  real_sample_19|       pointer|
|real_sample_20     |   in|   32|     ap_none|  real_sample_20|       pointer|
|real_sample_21     |   in|   32|     ap_none|  real_sample_21|       pointer|
|real_sample_22     |   in|   32|     ap_none|  real_sample_22|       pointer|
|real_sample_23     |   in|   32|     ap_none|  real_sample_23|       pointer|
|real_sample_24     |   in|   32|     ap_none|  real_sample_24|       pointer|
|real_sample_25     |   in|   32|     ap_none|  real_sample_25|       pointer|
|real_sample_26     |   in|   32|     ap_none|  real_sample_26|       pointer|
|real_sample_27     |   in|   32|     ap_none|  real_sample_27|       pointer|
|real_sample_28     |   in|   32|     ap_none|  real_sample_28|       pointer|
|real_sample_29     |   in|   32|     ap_none|  real_sample_29|       pointer|
|real_sample_30     |   in|   32|     ap_none|  real_sample_30|       pointer|
|real_sample_31     |   in|   32|     ap_none|  real_sample_31|       pointer|
|imag_sample_0      |   in|   32|     ap_none|   imag_sample_0|       pointer|
|imag_sample_1      |   in|   32|     ap_none|   imag_sample_1|       pointer|
|imag_sample_2      |   in|   32|     ap_none|   imag_sample_2|       pointer|
|imag_sample_3      |   in|   32|     ap_none|   imag_sample_3|       pointer|
|imag_sample_4      |   in|   32|     ap_none|   imag_sample_4|       pointer|
|imag_sample_5      |   in|   32|     ap_none|   imag_sample_5|       pointer|
|imag_sample_6      |   in|   32|     ap_none|   imag_sample_6|       pointer|
|imag_sample_7      |   in|   32|     ap_none|   imag_sample_7|       pointer|
|imag_sample_8      |   in|   32|     ap_none|   imag_sample_8|       pointer|
|imag_sample_9      |   in|   32|     ap_none|   imag_sample_9|       pointer|
|imag_sample_10     |   in|   32|     ap_none|  imag_sample_10|       pointer|
|imag_sample_11     |   in|   32|     ap_none|  imag_sample_11|       pointer|
|imag_sample_12     |   in|   32|     ap_none|  imag_sample_12|       pointer|
|imag_sample_13     |   in|   32|     ap_none|  imag_sample_13|       pointer|
|imag_sample_14     |   in|   32|     ap_none|  imag_sample_14|       pointer|
|imag_sample_15     |   in|   32|     ap_none|  imag_sample_15|       pointer|
|imag_sample_16     |   in|   32|     ap_none|  imag_sample_16|       pointer|
|imag_sample_17     |   in|   32|     ap_none|  imag_sample_17|       pointer|
|imag_sample_18     |   in|   32|     ap_none|  imag_sample_18|       pointer|
|imag_sample_19     |   in|   32|     ap_none|  imag_sample_19|       pointer|
|imag_sample_20     |   in|   32|     ap_none|  imag_sample_20|       pointer|
|imag_sample_21     |   in|   32|     ap_none|  imag_sample_21|       pointer|
|imag_sample_22     |   in|   32|     ap_none|  imag_sample_22|       pointer|
|imag_sample_23     |   in|   32|     ap_none|  imag_sample_23|       pointer|
|imag_sample_24     |   in|   32|     ap_none|  imag_sample_24|       pointer|
|imag_sample_25     |   in|   32|     ap_none|  imag_sample_25|       pointer|
|imag_sample_26     |   in|   32|     ap_none|  imag_sample_26|       pointer|
|imag_sample_27     |   in|   32|     ap_none|  imag_sample_27|       pointer|
|imag_sample_28     |   in|   32|     ap_none|  imag_sample_28|       pointer|
|imag_sample_29     |   in|   32|     ap_none|  imag_sample_29|       pointer|
|imag_sample_30     |   in|   32|     ap_none|  imag_sample_30|       pointer|
|imag_sample_31     |   in|   32|     ap_none|  imag_sample_31|       pointer|
|real_op_0          |  out|   32|      ap_vld|       real_op_0|       pointer|
|real_op_0_ap_vld   |  out|    1|      ap_vld|       real_op_0|       pointer|
|real_op_1          |  out|   32|      ap_vld|       real_op_1|       pointer|
|real_op_1_ap_vld   |  out|    1|      ap_vld|       real_op_1|       pointer|
|real_op_2          |  out|   32|      ap_vld|       real_op_2|       pointer|
|real_op_2_ap_vld   |  out|    1|      ap_vld|       real_op_2|       pointer|
|real_op_3          |  out|   32|      ap_vld|       real_op_3|       pointer|
|real_op_3_ap_vld   |  out|    1|      ap_vld|       real_op_3|       pointer|
|real_op_4          |  out|   32|      ap_vld|       real_op_4|       pointer|
|real_op_4_ap_vld   |  out|    1|      ap_vld|       real_op_4|       pointer|
|real_op_5          |  out|   32|      ap_vld|       real_op_5|       pointer|
|real_op_5_ap_vld   |  out|    1|      ap_vld|       real_op_5|       pointer|
|real_op_6          |  out|   32|      ap_vld|       real_op_6|       pointer|
|real_op_6_ap_vld   |  out|    1|      ap_vld|       real_op_6|       pointer|
|real_op_7          |  out|   32|      ap_vld|       real_op_7|       pointer|
|real_op_7_ap_vld   |  out|    1|      ap_vld|       real_op_7|       pointer|
|real_op_8          |  out|   32|      ap_vld|       real_op_8|       pointer|
|real_op_8_ap_vld   |  out|    1|      ap_vld|       real_op_8|       pointer|
|real_op_9          |  out|   32|      ap_vld|       real_op_9|       pointer|
|real_op_9_ap_vld   |  out|    1|      ap_vld|       real_op_9|       pointer|
|real_op_10         |  out|   32|      ap_vld|      real_op_10|       pointer|
|real_op_10_ap_vld  |  out|    1|      ap_vld|      real_op_10|       pointer|
|real_op_11         |  out|   32|      ap_vld|      real_op_11|       pointer|
|real_op_11_ap_vld  |  out|    1|      ap_vld|      real_op_11|       pointer|
|real_op_12         |  out|   32|      ap_vld|      real_op_12|       pointer|
|real_op_12_ap_vld  |  out|    1|      ap_vld|      real_op_12|       pointer|
|real_op_13         |  out|   32|      ap_vld|      real_op_13|       pointer|
|real_op_13_ap_vld  |  out|    1|      ap_vld|      real_op_13|       pointer|
|real_op_14         |  out|   32|      ap_vld|      real_op_14|       pointer|
|real_op_14_ap_vld  |  out|    1|      ap_vld|      real_op_14|       pointer|
|real_op_15         |  out|   32|      ap_vld|      real_op_15|       pointer|
|real_op_15_ap_vld  |  out|    1|      ap_vld|      real_op_15|       pointer|
|real_op_16         |  out|   32|      ap_vld|      real_op_16|       pointer|
|real_op_16_ap_vld  |  out|    1|      ap_vld|      real_op_16|       pointer|
|real_op_17         |  out|   32|      ap_vld|      real_op_17|       pointer|
|real_op_17_ap_vld  |  out|    1|      ap_vld|      real_op_17|       pointer|
|real_op_18         |  out|   32|      ap_vld|      real_op_18|       pointer|
|real_op_18_ap_vld  |  out|    1|      ap_vld|      real_op_18|       pointer|
|real_op_19         |  out|   32|      ap_vld|      real_op_19|       pointer|
|real_op_19_ap_vld  |  out|    1|      ap_vld|      real_op_19|       pointer|
|real_op_20         |  out|   32|      ap_vld|      real_op_20|       pointer|
|real_op_20_ap_vld  |  out|    1|      ap_vld|      real_op_20|       pointer|
|real_op_21         |  out|   32|      ap_vld|      real_op_21|       pointer|
|real_op_21_ap_vld  |  out|    1|      ap_vld|      real_op_21|       pointer|
|real_op_22         |  out|   32|      ap_vld|      real_op_22|       pointer|
|real_op_22_ap_vld  |  out|    1|      ap_vld|      real_op_22|       pointer|
|real_op_23         |  out|   32|      ap_vld|      real_op_23|       pointer|
|real_op_23_ap_vld  |  out|    1|      ap_vld|      real_op_23|       pointer|
|real_op_24         |  out|   32|      ap_vld|      real_op_24|       pointer|
|real_op_24_ap_vld  |  out|    1|      ap_vld|      real_op_24|       pointer|
|real_op_25         |  out|   32|      ap_vld|      real_op_25|       pointer|
|real_op_25_ap_vld  |  out|    1|      ap_vld|      real_op_25|       pointer|
|real_op_26         |  out|   32|      ap_vld|      real_op_26|       pointer|
|real_op_26_ap_vld  |  out|    1|      ap_vld|      real_op_26|       pointer|
|real_op_27         |  out|   32|      ap_vld|      real_op_27|       pointer|
|real_op_27_ap_vld  |  out|    1|      ap_vld|      real_op_27|       pointer|
|real_op_28         |  out|   32|      ap_vld|      real_op_28|       pointer|
|real_op_28_ap_vld  |  out|    1|      ap_vld|      real_op_28|       pointer|
|real_op_29         |  out|   32|      ap_vld|      real_op_29|       pointer|
|real_op_29_ap_vld  |  out|    1|      ap_vld|      real_op_29|       pointer|
|real_op_30         |  out|   32|      ap_vld|      real_op_30|       pointer|
|real_op_30_ap_vld  |  out|    1|      ap_vld|      real_op_30|       pointer|
|real_op_31         |  out|   32|      ap_vld|      real_op_31|       pointer|
|real_op_31_ap_vld  |  out|    1|      ap_vld|      real_op_31|       pointer|
|imag_op_0          |  out|   32|      ap_vld|       imag_op_0|       pointer|
|imag_op_0_ap_vld   |  out|    1|      ap_vld|       imag_op_0|       pointer|
|imag_op_1          |  out|   32|      ap_vld|       imag_op_1|       pointer|
|imag_op_1_ap_vld   |  out|    1|      ap_vld|       imag_op_1|       pointer|
|imag_op_2          |  out|   32|      ap_vld|       imag_op_2|       pointer|
|imag_op_2_ap_vld   |  out|    1|      ap_vld|       imag_op_2|       pointer|
|imag_op_3          |  out|   32|      ap_vld|       imag_op_3|       pointer|
|imag_op_3_ap_vld   |  out|    1|      ap_vld|       imag_op_3|       pointer|
|imag_op_4          |  out|   32|      ap_vld|       imag_op_4|       pointer|
|imag_op_4_ap_vld   |  out|    1|      ap_vld|       imag_op_4|       pointer|
|imag_op_5          |  out|   32|      ap_vld|       imag_op_5|       pointer|
|imag_op_5_ap_vld   |  out|    1|      ap_vld|       imag_op_5|       pointer|
|imag_op_6          |  out|   32|      ap_vld|       imag_op_6|       pointer|
|imag_op_6_ap_vld   |  out|    1|      ap_vld|       imag_op_6|       pointer|
|imag_op_7          |  out|   32|      ap_vld|       imag_op_7|       pointer|
|imag_op_7_ap_vld   |  out|    1|      ap_vld|       imag_op_7|       pointer|
|imag_op_8          |  out|   32|      ap_vld|       imag_op_8|       pointer|
|imag_op_8_ap_vld   |  out|    1|      ap_vld|       imag_op_8|       pointer|
|imag_op_9          |  out|   32|      ap_vld|       imag_op_9|       pointer|
|imag_op_9_ap_vld   |  out|    1|      ap_vld|       imag_op_9|       pointer|
|imag_op_10         |  out|   32|      ap_vld|      imag_op_10|       pointer|
|imag_op_10_ap_vld  |  out|    1|      ap_vld|      imag_op_10|       pointer|
|imag_op_11         |  out|   32|      ap_vld|      imag_op_11|       pointer|
|imag_op_11_ap_vld  |  out|    1|      ap_vld|      imag_op_11|       pointer|
|imag_op_12         |  out|   32|      ap_vld|      imag_op_12|       pointer|
|imag_op_12_ap_vld  |  out|    1|      ap_vld|      imag_op_12|       pointer|
|imag_op_13         |  out|   32|      ap_vld|      imag_op_13|       pointer|
|imag_op_13_ap_vld  |  out|    1|      ap_vld|      imag_op_13|       pointer|
|imag_op_14         |  out|   32|      ap_vld|      imag_op_14|       pointer|
|imag_op_14_ap_vld  |  out|    1|      ap_vld|      imag_op_14|       pointer|
|imag_op_15         |  out|   32|      ap_vld|      imag_op_15|       pointer|
|imag_op_15_ap_vld  |  out|    1|      ap_vld|      imag_op_15|       pointer|
|imag_op_16         |  out|   32|      ap_vld|      imag_op_16|       pointer|
|imag_op_16_ap_vld  |  out|    1|      ap_vld|      imag_op_16|       pointer|
|imag_op_17         |  out|   32|      ap_vld|      imag_op_17|       pointer|
|imag_op_17_ap_vld  |  out|    1|      ap_vld|      imag_op_17|       pointer|
|imag_op_18         |  out|   32|      ap_vld|      imag_op_18|       pointer|
|imag_op_18_ap_vld  |  out|    1|      ap_vld|      imag_op_18|       pointer|
|imag_op_19         |  out|   32|      ap_vld|      imag_op_19|       pointer|
|imag_op_19_ap_vld  |  out|    1|      ap_vld|      imag_op_19|       pointer|
|imag_op_20         |  out|   32|      ap_vld|      imag_op_20|       pointer|
|imag_op_20_ap_vld  |  out|    1|      ap_vld|      imag_op_20|       pointer|
|imag_op_21         |  out|   32|      ap_vld|      imag_op_21|       pointer|
|imag_op_21_ap_vld  |  out|    1|      ap_vld|      imag_op_21|       pointer|
|imag_op_22         |  out|   32|      ap_vld|      imag_op_22|       pointer|
|imag_op_22_ap_vld  |  out|    1|      ap_vld|      imag_op_22|       pointer|
|imag_op_23         |  out|   32|      ap_vld|      imag_op_23|       pointer|
|imag_op_23_ap_vld  |  out|    1|      ap_vld|      imag_op_23|       pointer|
|imag_op_24         |  out|   32|      ap_vld|      imag_op_24|       pointer|
|imag_op_24_ap_vld  |  out|    1|      ap_vld|      imag_op_24|       pointer|
|imag_op_25         |  out|   32|      ap_vld|      imag_op_25|       pointer|
|imag_op_25_ap_vld  |  out|    1|      ap_vld|      imag_op_25|       pointer|
|imag_op_26         |  out|   32|      ap_vld|      imag_op_26|       pointer|
|imag_op_26_ap_vld  |  out|    1|      ap_vld|      imag_op_26|       pointer|
|imag_op_27         |  out|   32|      ap_vld|      imag_op_27|       pointer|
|imag_op_27_ap_vld  |  out|    1|      ap_vld|      imag_op_27|       pointer|
|imag_op_28         |  out|   32|      ap_vld|      imag_op_28|       pointer|
|imag_op_28_ap_vld  |  out|    1|      ap_vld|      imag_op_28|       pointer|
|imag_op_29         |  out|   32|      ap_vld|      imag_op_29|       pointer|
|imag_op_29_ap_vld  |  out|    1|      ap_vld|      imag_op_29|       pointer|
|imag_op_30         |  out|   32|      ap_vld|      imag_op_30|       pointer|
|imag_op_30_ap_vld  |  out|    1|      ap_vld|      imag_op_30|       pointer|
|imag_op_31         |  out|   32|      ap_vld|      imag_op_31|       pointer|
|imag_op_31_ap_vld  |  out|    1|      ap_vld|      imag_op_31|       pointer|
+-------------------+-----+-----+------------+----------------+--------------+

