
*** Running vivado
    with args -log design_1_nnip_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_nnip_0_1.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_nnip_0_1.tcl -notrace
Command: synth_design -top design_1_nnip_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 339.012 ; gain = 129.258
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_nnip_0_1' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_nnip_0_1/synth/design_1_nnip_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'nnip_v1_0' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:65]
	Parameter NUMBER_OF_INPUT_WORDS bound to: 16 - type: integer 
	Parameter NUMBER_OF_OUTPUT_WORDS bound to: 2 - type: integer 
	Parameter Idle bound to: 4'b1000 
	Parameter Read_Inputs bound to: 4'b0100 
	Parameter Write_Outputs bound to: 4'b0010 
	Parameter Computing bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:176]
INFO: [Synth 8-638] synthesizing module 'NN' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:23]
INFO: [Synth 8-638] synthesizing module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/add.v:23]
INFO: [Synth 8-256] done synthesizing module 'add' (1#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/add.v:23]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_5' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_6' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_7' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_8' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_9' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_10' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_11' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_12' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_13' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:312]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_5' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_6' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_7' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_8' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_9' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_10' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_11' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_12' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_13' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:313]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_5' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_6' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_7' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_8' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_9' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_10' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_11' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_12' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_13' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:314]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_5' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_6' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_7' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_8' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_9' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_10' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_11' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_12' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'data_13' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:315]
INFO: [Synth 8-638] synthesizing module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/SIGMOD.v:23]
INFO: [Synth 8-256] done synthesizing module 'SIGMOD' (2#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/SIGMOD.v:23]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:317]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:317]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:318]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:318]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:319]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:319]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:320]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:320]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:336]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:336]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:336]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:336]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:336]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:337]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:337]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:337]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:337]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:337]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:338]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:338]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:338]
WARNING: [Synth 8-689] width (25) of port connection 'data_4' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:338]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:338]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:340]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:340]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:341]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:341]
WARNING: [Synth 8-689] width (25) of port connection 'X' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:342]
WARNING: [Synth 8-689] width (25) of port connection 'Y' does not match port width (19) of module 'SIGMOD' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:342]
INFO: [Synth 8-638] synthesizing module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/minus.v:23]
INFO: [Synth 8-256] done synthesizing module 'minus' (3#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/minus.v:23]
WARNING: [Synth 8-689] width (25) of port connection 'a' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:344]
WARNING: [Synth 8-689] width (25) of port connection 'b' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:344]
WARNING: [Synth 8-689] width (25) of port connection 'y' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:344]
WARNING: [Synth 8-689] width (25) of port connection 'a' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:345]
WARNING: [Synth 8-689] width (25) of port connection 'b' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:345]
WARNING: [Synth 8-689] width (25) of port connection 'y' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:345]
WARNING: [Synth 8-689] width (25) of port connection 'a' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:346]
WARNING: [Synth 8-689] width (25) of port connection 'b' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:346]
WARNING: [Synth 8-689] width (25) of port connection 'y' does not match port width (19) of module 'minus' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:346]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:408]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:408]
WARNING: [Synth 8-689] width (25) of port connection 'data_3' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:408]
WARNING: [Synth 8-689] width (25) of port connection 'addresult' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:408]
WARNING: [Synth 8-689] width (25) of port connection 'data_1' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:409]
WARNING: [Synth 8-689] width (25) of port connection 'data_2' does not match port width (19) of module 'add' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:409]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'NN' (4#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:23]
INFO: [Synth 8-256] done synthesizing module 'nnip_v1_0' (5#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:65]
INFO: [Synth 8-256] done synthesizing module 'design_1_nnip_0_1' (6#1) [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ip/design_1_nnip_0_1/synth/design_1_nnip_0_1.v:57]
WARNING: [Synth 8-3331] design minus has unconnected port clk
WARNING: [Synth 8-3331] design nnip_v1_0 has unconnected port S_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 403.914 ; gain = 194.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 403.914 ; gain = 194.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.424 . Memory (MB): peak = 738.441 ; gain = 9.258
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 738.441 ; gain = 528.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 738.441 ; gain = 528.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 738.441 ; gain = 528.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/add.v:70]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/minus.v:30]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:306]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:305]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:304]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:303]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:302]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:301]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:300]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:299]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:298]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:297]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:296]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:295]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:294]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:325]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:292]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:291]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:290]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:289]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:288]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:287]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:286]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:285]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:284]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:283]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:282]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:281]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:280]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:324]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:278]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:277]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:276]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:275]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:274]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:273]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:272]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:271]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:270]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:269]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:268]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:267]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:266]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:323]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:264]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:263]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:262]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:261]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:260]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:259]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:258]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:257]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:256]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:255]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:254]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:253]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:252]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:322]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:329]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:328]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:327]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:326]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:333]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:332]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:331]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:330]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:356]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:357]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:379]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:354]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:355]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:378]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:352]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:353]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:377]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:417]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:418]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:429]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:434]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:435]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:436]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:437]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:438]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:439]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:440]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:441]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:442]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:443]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:444]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:445]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:446]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:383]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:382]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:381]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:420]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:421]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:430]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:448]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:449]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:450]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:451]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:452]
INFO: [Common 17-14] Message 'Synth 8-5845' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'WW_reg[9][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[8][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[7][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[6][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[5][24:0]' into 'WW_reg[10][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[4][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[3][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[2][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[1][24:0]' into 'WW_reg[11][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-4471] merging register 'WW_reg[0][24:0]' into 'WW_reg[10][24:0]' [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:169]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'nnip_v1_0'
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nr_of_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nr_of_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "nr_of_writes" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "enable_cal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "enable_cal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 738.441 ; gain = 528.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |nnip_v1_0__GB0 |           1|     31797|
|2     |nnip_v1_0__GB1 |           1|      4878|
|3     |nnip_v1_0__GB2 |           1|      8079|
|4     |nnip_v1_0__GB3 |           1|      9786|
|5     |nnip_v1_0__GB4 |           1|     12431|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 7     
	   2 Input     24 Bit       Adders := 52    
	   3 Input     24 Bit       Adders := 104   
	   2 Input     19 Bit       Adders := 14    
	  13 Input     18 Bit       Adders := 22    
	   3 Input     18 Bit       Adders := 14    
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               25 Bit    Registers := 58    
	               19 Bit    Registers := 7     
	               18 Bit    Registers := 29    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     96 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 104   
	   9 Input     25 Bit        Muxes := 52    
	   2 Input     19 Bit        Muxes := 28    
	   2 Input     18 Bit        Muxes := 292   
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 175   
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add__1 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__2 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__3 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__4 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module SIGMOD__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module SIGMOD__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module SIGMOD__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module SIGMOD__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module add__5 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__6 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__7 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module SIGMOD__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module SIGMOD__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module SIGMOD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 4     
Module minus__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module minus__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module minus 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     18 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
Module add__8 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__9 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add__10 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	  13 Input     18 Bit       Adders := 2     
	   3 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 26    
	   2 Input      2 Bit        Muxes := 1     
Module NN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 7     
+---Registers : 
	               25 Bit    Registers := 4     
	               18 Bit    Registers := 7     
	                8 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 161   
Module nnip_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 52    
	   3 Input     24 Bit       Adders := 104   
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               25 Bit    Registers := 54    
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     96 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 104   
	   9 Input     25 Bit        Muxes := 52    
	   5 Input     16 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 22    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'label_y_reg[0]' and it is trimmed from '25' to '19' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'label_y_reg[1]' and it is trimmed from '25' to '19' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:75]
WARNING: [Synth 8-3936] Found unconnected internal register 'label_y_reg[2]' and it is trimmed from '25' to '19' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/src/NN.v:75]
DSP Report: Generating DSP M_error_hid[0]_00, operation Mode is: A*B.
DSP Report: operator M_error_hid[0]_00 is absorbed into DSP M_error_hid[0]_00.
DSP Report: operator M_error_hid[0]_00 is absorbed into DSP M_error_hid[0]_00.
DSP Report: Generating DSP error_hid[0]_00, operation Mode is: A*B.
DSP Report: operator error_hid[0]_00 is absorbed into DSP error_hid[0]_00.
DSP Report: operator error_hid[0]_00 is absorbed into DSP error_hid[0]_00.
DSP Report: Generating DSP n_error_hid[0]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_hid[0]_00.
DSP Report: operator n_error_hid[0]_00 is absorbed into DSP n_error_hid[0]_00.
DSP Report: operator n_error_hid[0]_00 is absorbed into DSP n_error_hid[0]_00.
DSP Report: Generating DSP delta_W_y[0]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[0]1 is absorbed into DSP delta_W_y[0]1.
DSP Report: operator delta_W_y[0]1 is absorbed into DSP delta_W_y[0]1.
DSP Report: Generating DSP delta_W_y[1]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[1]1 is absorbed into DSP delta_W_y[1]1.
DSP Report: operator delta_W_y[1]1 is absorbed into DSP delta_W_y[1]1.
DSP Report: Generating DSP delta_W_y[2]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[2]1 is absorbed into DSP delta_W_y[2]1.
DSP Report: operator delta_W_y[2]1 is absorbed into DSP delta_W_y[2]1.
DSP Report: Generating DSP delta_W_y[3]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[3]1 is absorbed into DSP delta_W_y[3]1.
DSP Report: operator delta_W_y[3]1 is absorbed into DSP delta_W_y[3]1.
DSP Report: Generating DSP delta_W_y[4]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[4]1 is absorbed into DSP delta_W_y[4]1.
DSP Report: operator delta_W_y[4]1 is absorbed into DSP delta_W_y[4]1.
DSP Report: Generating DSP delta_W_y[5]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[5]1 is absorbed into DSP delta_W_y[5]1.
DSP Report: operator delta_W_y[5]1 is absorbed into DSP delta_W_y[5]1.
DSP Report: Generating DSP delta_W_y[6]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[6]1 is absorbed into DSP delta_W_y[6]1.
DSP Report: operator delta_W_y[6]1 is absorbed into DSP delta_W_y[6]1.
DSP Report: Generating DSP delta_W_y[7]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[7]1 is absorbed into DSP delta_W_y[7]1.
DSP Report: operator delta_W_y[7]1 is absorbed into DSP delta_W_y[7]1.
DSP Report: Generating DSP delta_W_y[8]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[8]1 is absorbed into DSP delta_W_y[8]1.
DSP Report: operator delta_W_y[8]1 is absorbed into DSP delta_W_y[8]1.
DSP Report: Generating DSP delta_W_y[9]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[9]1 is absorbed into DSP delta_W_y[9]1.
DSP Report: operator delta_W_y[9]1 is absorbed into DSP delta_W_y[9]1.
DSP Report: Generating DSP delta_W_y[10]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[10]1 is absorbed into DSP delta_W_y[10]1.
DSP Report: operator delta_W_y[10]1 is absorbed into DSP delta_W_y[10]1.
DSP Report: Generating DSP delta_W_y[11]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[11]1 is absorbed into DSP delta_W_y[11]1.
DSP Report: operator delta_W_y[11]1 is absorbed into DSP delta_W_y[11]1.
DSP Report: Generating DSP delta_W_y[12]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[12]1 is absorbed into DSP delta_W_y[12]1.
DSP Report: operator delta_W_y[12]1 is absorbed into DSP delta_W_y[12]1.
DSP Report: Generating DSP M_error_hid[1]_00, operation Mode is: A*B.
DSP Report: operator M_error_hid[1]_00 is absorbed into DSP M_error_hid[1]_00.
DSP Report: operator M_error_hid[1]_00 is absorbed into DSP M_error_hid[1]_00.
DSP Report: Generating DSP error_hid[1]_00, operation Mode is: A*B.
DSP Report: operator error_hid[1]_00 is absorbed into DSP error_hid[1]_00.
DSP Report: operator error_hid[1]_00 is absorbed into DSP error_hid[1]_00.
DSP Report: Generating DSP n_error_hid[1]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_hid[1]_00.
DSP Report: operator n_error_hid[1]_00 is absorbed into DSP n_error_hid[1]_00.
DSP Report: operator n_error_hid[1]_00 is absorbed into DSP n_error_hid[1]_00.
DSP Report: Generating DSP delta_W_y[13]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[13]1 is absorbed into DSP delta_W_y[13]1.
DSP Report: operator delta_W_y[13]1 is absorbed into DSP delta_W_y[13]1.
DSP Report: Generating DSP delta_W_y[14]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[14]1 is absorbed into DSP delta_W_y[14]1.
DSP Report: operator delta_W_y[14]1 is absorbed into DSP delta_W_y[14]1.
DSP Report: Generating DSP delta_W_y[15]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[15]1 is absorbed into DSP delta_W_y[15]1.
DSP Report: operator delta_W_y[15]1 is absorbed into DSP delta_W_y[15]1.
DSP Report: Generating DSP delta_W_y[16]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[16]1 is absorbed into DSP delta_W_y[16]1.
DSP Report: operator delta_W_y[16]1 is absorbed into DSP delta_W_y[16]1.
DSP Report: Generating DSP delta_W_y[17]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[17]1 is absorbed into DSP delta_W_y[17]1.
DSP Report: operator delta_W_y[17]1 is absorbed into DSP delta_W_y[17]1.
DSP Report: Generating DSP delta_W_y[18]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[18]1 is absorbed into DSP delta_W_y[18]1.
DSP Report: operator delta_W_y[18]1 is absorbed into DSP delta_W_y[18]1.
DSP Report: Generating DSP delta_W_y[19]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[19]1 is absorbed into DSP delta_W_y[19]1.
DSP Report: operator delta_W_y[19]1 is absorbed into DSP delta_W_y[19]1.
DSP Report: Generating DSP delta_W_y[20]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[20]1 is absorbed into DSP delta_W_y[20]1.
DSP Report: operator delta_W_y[20]1 is absorbed into DSP delta_W_y[20]1.
DSP Report: Generating DSP delta_W_y[21]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[21]1 is absorbed into DSP delta_W_y[21]1.
DSP Report: operator delta_W_y[21]1 is absorbed into DSP delta_W_y[21]1.
DSP Report: Generating DSP delta_W_y[22]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[22]1 is absorbed into DSP delta_W_y[22]1.
DSP Report: operator delta_W_y[22]1 is absorbed into DSP delta_W_y[22]1.
DSP Report: Generating DSP delta_W_y[23]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[23]1 is absorbed into DSP delta_W_y[23]1.
DSP Report: operator delta_W_y[23]1 is absorbed into DSP delta_W_y[23]1.
DSP Report: Generating DSP delta_W_y[24]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[24]1 is absorbed into DSP delta_W_y[24]1.
DSP Report: operator delta_W_y[24]1 is absorbed into DSP delta_W_y[24]1.
DSP Report: Generating DSP delta_W_y[25]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[25]1 is absorbed into DSP delta_W_y[25]1.
DSP Report: operator delta_W_y[25]1 is absorbed into DSP delta_W_y[25]1.
DSP Report: Generating DSP M_error_hid[2]_00, operation Mode is: A*B.
DSP Report: operator M_error_hid[2]_00 is absorbed into DSP M_error_hid[2]_00.
DSP Report: operator M_error_hid[2]_00 is absorbed into DSP M_error_hid[2]_00.
DSP Report: Generating DSP error_hid[2]_00, operation Mode is: A*B.
DSP Report: operator error_hid[2]_00 is absorbed into DSP error_hid[2]_00.
DSP Report: operator error_hid[2]_00 is absorbed into DSP error_hid[2]_00.
DSP Report: Generating DSP n_error_hid[2]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_hid[2]_00.
DSP Report: operator n_error_hid[2]_00 is absorbed into DSP n_error_hid[2]_00.
DSP Report: operator n_error_hid[2]_00 is absorbed into DSP n_error_hid[2]_00.
DSP Report: Generating DSP delta_W_y[26]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[26]1 is absorbed into DSP delta_W_y[26]1.
DSP Report: operator delta_W_y[26]1 is absorbed into DSP delta_W_y[26]1.
DSP Report: Generating DSP delta_W_y[27]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[27]1 is absorbed into DSP delta_W_y[27]1.
DSP Report: operator delta_W_y[27]1 is absorbed into DSP delta_W_y[27]1.
DSP Report: Generating DSP delta_W_y[28]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[28]1 is absorbed into DSP delta_W_y[28]1.
DSP Report: operator delta_W_y[28]1 is absorbed into DSP delta_W_y[28]1.
DSP Report: Generating DSP delta_W_y[29]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[29]1 is absorbed into DSP delta_W_y[29]1.
DSP Report: operator delta_W_y[29]1 is absorbed into DSP delta_W_y[29]1.
DSP Report: Generating DSP delta_W_y[30]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[30]1 is absorbed into DSP delta_W_y[30]1.
DSP Report: operator delta_W_y[30]1 is absorbed into DSP delta_W_y[30]1.
DSP Report: Generating DSP delta_W_y[31]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[31]1 is absorbed into DSP delta_W_y[31]1.
DSP Report: operator delta_W_y[31]1 is absorbed into DSP delta_W_y[31]1.
DSP Report: Generating DSP delta_W_y[32]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[32]1 is absorbed into DSP delta_W_y[32]1.
DSP Report: operator delta_W_y[32]1 is absorbed into DSP delta_W_y[32]1.
DSP Report: Generating DSP delta_W_y[33]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[33]1 is absorbed into DSP delta_W_y[33]1.
DSP Report: operator delta_W_y[33]1 is absorbed into DSP delta_W_y[33]1.
DSP Report: Generating DSP delta_W_y[34]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[34]1 is absorbed into DSP delta_W_y[34]1.
DSP Report: operator delta_W_y[34]1 is absorbed into DSP delta_W_y[34]1.
DSP Report: Generating DSP delta_W_y[35]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[35]1 is absorbed into DSP delta_W_y[35]1.
DSP Report: operator delta_W_y[35]1 is absorbed into DSP delta_W_y[35]1.
DSP Report: Generating DSP delta_W_y[36]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[36]1 is absorbed into DSP delta_W_y[36]1.
DSP Report: operator delta_W_y[36]1 is absorbed into DSP delta_W_y[36]1.
DSP Report: Generating DSP delta_W_y[37]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[37]1 is absorbed into DSP delta_W_y[37]1.
DSP Report: operator delta_W_y[37]1 is absorbed into DSP delta_W_y[37]1.
DSP Report: Generating DSP delta_W_y[38]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[38]1 is absorbed into DSP delta_W_y[38]1.
DSP Report: operator delta_W_y[38]1 is absorbed into DSP delta_W_y[38]1.
DSP Report: Generating DSP M_error_hid[3]_00, operation Mode is: A*B.
DSP Report: operator M_error_hid[3]_00 is absorbed into DSP M_error_hid[3]_00.
DSP Report: operator M_error_hid[3]_00 is absorbed into DSP M_error_hid[3]_00.
DSP Report: Generating DSP error_hid[3]_00, operation Mode is: A*B.
DSP Report: operator error_hid[3]_00 is absorbed into DSP error_hid[3]_00.
DSP Report: operator error_hid[3]_00 is absorbed into DSP error_hid[3]_00.
DSP Report: Generating DSP n_error_hid[3]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_hid[3]_00.
DSP Report: operator n_error_hid[3]_00 is absorbed into DSP n_error_hid[3]_00.
DSP Report: operator n_error_hid[3]_00 is absorbed into DSP n_error_hid[3]_00.
DSP Report: Generating DSP delta_W_y[39]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[39]1 is absorbed into DSP delta_W_y[39]1.
DSP Report: operator delta_W_y[39]1 is absorbed into DSP delta_W_y[39]1.
DSP Report: Generating DSP delta_W_y[40]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[40]1 is absorbed into DSP delta_W_y[40]1.
DSP Report: operator delta_W_y[40]1 is absorbed into DSP delta_W_y[40]1.
DSP Report: Generating DSP delta_W_y[41]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[41]1 is absorbed into DSP delta_W_y[41]1.
DSP Report: operator delta_W_y[41]1 is absorbed into DSP delta_W_y[41]1.
DSP Report: Generating DSP delta_W_y[42]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[42]1 is absorbed into DSP delta_W_y[42]1.
DSP Report: operator delta_W_y[42]1 is absorbed into DSP delta_W_y[42]1.
DSP Report: Generating DSP delta_W_y[43]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[43]1 is absorbed into DSP delta_W_y[43]1.
DSP Report: operator delta_W_y[43]1 is absorbed into DSP delta_W_y[43]1.
DSP Report: Generating DSP delta_W_y[44]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[44]1 is absorbed into DSP delta_W_y[44]1.
DSP Report: operator delta_W_y[44]1 is absorbed into DSP delta_W_y[44]1.
DSP Report: Generating DSP delta_W_y[45]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[45]1 is absorbed into DSP delta_W_y[45]1.
DSP Report: operator delta_W_y[45]1 is absorbed into DSP delta_W_y[45]1.
DSP Report: Generating DSP delta_W_y[46]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[46]1 is absorbed into DSP delta_W_y[46]1.
DSP Report: operator delta_W_y[46]1 is absorbed into DSP delta_W_y[46]1.
DSP Report: Generating DSP delta_W_y[47]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[47]1 is absorbed into DSP delta_W_y[47]1.
DSP Report: operator delta_W_y[47]1 is absorbed into DSP delta_W_y[47]1.
DSP Report: Generating DSP delta_W_y[48]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[48]1 is absorbed into DSP delta_W_y[48]1.
DSP Report: operator delta_W_y[48]1 is absorbed into DSP delta_W_y[48]1.
DSP Report: Generating DSP delta_W_y[49]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[49]1 is absorbed into DSP delta_W_y[49]1.
DSP Report: operator delta_W_y[49]1 is absorbed into DSP delta_W_y[49]1.
DSP Report: Generating DSP delta_W_y[50]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[50]1 is absorbed into DSP delta_W_y[50]1.
DSP Report: operator delta_W_y[50]1 is absorbed into DSP delta_W_y[50]1.
DSP Report: Generating DSP delta_W_y[51]1, operation Mode is: A*B.
DSP Report: operator delta_W_y[51]1 is absorbed into DSP delta_W_y[51]1.
DSP Report: operator delta_W_y[51]1 is absorbed into DSP delta_W_y[51]1.
DSP Report: Generating DSP M_error_y[0]_00, operation Mode is: A*B.
DSP Report: operator M_error_y[0]_00 is absorbed into DSP M_error_y[0]_00.
DSP Report: operator M_error_y[0]_00 is absorbed into DSP M_error_y[0]_00.
DSP Report: Generating DSP error_y[0]_00, operation Mode is: A*B.
DSP Report: operator error_y[0]_00 is absorbed into DSP error_y[0]_00.
DSP Report: operator error_y[0]_00 is absorbed into DSP error_y[0]_00.
DSP Report: Generating DSP n_error_y[0]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_y[0]_00.
DSP Report: operator n_error_y[0]_00 is absorbed into DSP n_error_y[0]_00.
DSP Report: operator n_error_y[0]_00 is absorbed into DSP n_error_y[0]_00.
DSP Report: Generating DSP delta_WW_y[0]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[0]1 is absorbed into DSP delta_WW_y[0]1.
DSP Report: operator delta_WW_y[0]1 is absorbed into DSP delta_WW_y[0]1.
DSP Report: Generating DSP delta_WW_y[1]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[1]1 is absorbed into DSP delta_WW_y[1]1.
DSP Report: operator delta_WW_y[1]1 is absorbed into DSP delta_WW_y[1]1.
DSP Report: Generating DSP delta_WW_y[2]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[2]1 is absorbed into DSP delta_WW_y[2]1.
DSP Report: operator delta_WW_y[2]1 is absorbed into DSP delta_WW_y[2]1.
DSP Report: Generating DSP delta_WW_y[3]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[3]1 is absorbed into DSP delta_WW_y[3]1.
DSP Report: operator delta_WW_y[3]1 is absorbed into DSP delta_WW_y[3]1.
DSP Report: Generating DSP M_error_y[1]_00, operation Mode is: A*B.
DSP Report: operator M_error_y[1]_00 is absorbed into DSP M_error_y[1]_00.
DSP Report: operator M_error_y[1]_00 is absorbed into DSP M_error_y[1]_00.
DSP Report: Generating DSP error_y[1]_00, operation Mode is: A*B.
DSP Report: operator error_y[1]_00 is absorbed into DSP error_y[1]_00.
DSP Report: operator error_y[1]_00 is absorbed into DSP error_y[1]_00.
DSP Report: Generating DSP n_error_y[1]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_y[1]_00.
DSP Report: operator n_error_y[1]_00 is absorbed into DSP n_error_y[1]_00.
DSP Report: operator n_error_y[1]_00 is absorbed into DSP n_error_y[1]_00.
DSP Report: Generating DSP delta_WW_y[4]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[4]1 is absorbed into DSP delta_WW_y[4]1.
DSP Report: operator delta_WW_y[4]1 is absorbed into DSP delta_WW_y[4]1.
DSP Report: Generating DSP delta_WW_y[5]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[5]1 is absorbed into DSP delta_WW_y[5]1.
DSP Report: operator delta_WW_y[5]1 is absorbed into DSP delta_WW_y[5]1.
DSP Report: Generating DSP delta_WW_y[6]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[6]1 is absorbed into DSP delta_WW_y[6]1.
DSP Report: operator delta_WW_y[6]1 is absorbed into DSP delta_WW_y[6]1.
DSP Report: Generating DSP delta_WW_y[7]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[7]1 is absorbed into DSP delta_WW_y[7]1.
DSP Report: operator delta_WW_y[7]1 is absorbed into DSP delta_WW_y[7]1.
DSP Report: Generating DSP M_error_y[2]_00, operation Mode is: A*B.
DSP Report: operator M_error_y[2]_00 is absorbed into DSP M_error_y[2]_00.
DSP Report: operator M_error_y[2]_00 is absorbed into DSP M_error_y[2]_00.
DSP Report: Generating DSP error_y[2]_00, operation Mode is: A*B.
DSP Report: operator error_y[2]_00 is absorbed into DSP error_y[2]_00.
DSP Report: operator error_y[2]_00 is absorbed into DSP error_y[2]_00.
DSP Report: Generating DSP n_error_y[2]_00, operation Mode is: (A:0x32)'*B.
DSP Report: register B is absorbed into DSP n_error_y[2]_00.
DSP Report: operator n_error_y[2]_00 is absorbed into DSP n_error_y[2]_00.
DSP Report: operator n_error_y[2]_00 is absorbed into DSP n_error_y[2]_00.
DSP Report: Generating DSP delta_WW_y[8]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[8]1 is absorbed into DSP delta_WW_y[8]1.
DSP Report: operator delta_WW_y[8]1 is absorbed into DSP delta_WW_y[8]1.
DSP Report: Generating DSP delta_WW_y[9]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[9]1 is absorbed into DSP delta_WW_y[9]1.
DSP Report: operator delta_WW_y[9]1 is absorbed into DSP delta_WW_y[9]1.
DSP Report: Generating DSP delta_WW_y[10]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[10]1 is absorbed into DSP delta_WW_y[10]1.
DSP Report: operator delta_WW_y[10]1 is absorbed into DSP delta_WW_y[10]1.
DSP Report: Generating DSP delta_WW_y[11]1, operation Mode is: A*B.
DSP Report: operator delta_WW_y[11]1 is absorbed into DSP delta_WW_y[11]1.
DSP Report: operator delta_WW_y[11]1 is absorbed into DSP delta_WW_y[11]1.
DSP Report: Generating DSP M_error_hid0[0]1, operation Mode is: A*B.
DSP Report: operator M_error_hid0[0]1 is absorbed into DSP M_error_hid0[0]1.
DSP Report: operator M_error_hid0[0]1 is absorbed into DSP M_error_hid0[0]1.
DSP Report: Generating DSP M_error_hid0[1]1, operation Mode is: A*B.
DSP Report: operator M_error_hid0[1]1 is absorbed into DSP M_error_hid0[1]1.
DSP Report: operator M_error_hid0[1]1 is absorbed into DSP M_error_hid0[1]1.
DSP Report: Generating DSP M_error_hid0[2]1, operation Mode is: A*B.
DSP Report: operator M_error_hid0[2]1 is absorbed into DSP M_error_hid0[2]1.
DSP Report: operator M_error_hid0[2]1 is absorbed into DSP M_error_hid0[2]1.
DSP Report: Generating DSP M_error_hid1[0]1, operation Mode is: A*B.
DSP Report: operator M_error_hid1[0]1 is absorbed into DSP M_error_hid1[0]1.
DSP Report: operator M_error_hid1[0]1 is absorbed into DSP M_error_hid1[0]1.
DSP Report: Generating DSP M_error_hid1[1]1, operation Mode is: A*B.
DSP Report: operator M_error_hid1[1]1 is absorbed into DSP M_error_hid1[1]1.
DSP Report: operator M_error_hid1[1]1 is absorbed into DSP M_error_hid1[1]1.
DSP Report: Generating DSP M_error_hid1[2]1, operation Mode is: A*B.
DSP Report: operator M_error_hid1[2]1 is absorbed into DSP M_error_hid1[2]1.
DSP Report: operator M_error_hid1[2]1 is absorbed into DSP M_error_hid1[2]1.
DSP Report: Generating DSP M_error_hid2[0]1, operation Mode is: A*B.
DSP Report: operator M_error_hid2[0]1 is absorbed into DSP M_error_hid2[0]1.
DSP Report: operator M_error_hid2[0]1 is absorbed into DSP M_error_hid2[0]1.
DSP Report: Generating DSP M_error_hid2[1]1, operation Mode is: A*B.
DSP Report: operator M_error_hid2[1]1 is absorbed into DSP M_error_hid2[1]1.
DSP Report: operator M_error_hid2[1]1 is absorbed into DSP M_error_hid2[1]1.
DSP Report: Generating DSP M_error_hid2[2]1, operation Mode is: A*B.
DSP Report: operator M_error_hid2[2]1 is absorbed into DSP M_error_hid2[2]1.
DSP Report: operator M_error_hid2[2]1 is absorbed into DSP M_error_hid2[2]1.
DSP Report: Generating DSP M_error_hid3[0]1, operation Mode is: A*B.
DSP Report: operator M_error_hid3[0]1 is absorbed into DSP M_error_hid3[0]1.
DSP Report: operator M_error_hid3[0]1 is absorbed into DSP M_error_hid3[0]1.
DSP Report: Generating DSP M_error_hid3[1]1, operation Mode is: A*B.
DSP Report: operator M_error_hid3[1]1 is absorbed into DSP M_error_hid3[1]1.
DSP Report: operator M_error_hid3[1]1 is absorbed into DSP M_error_hid3[1]1.
DSP Report: Generating DSP M_error_hid3[2]1, operation Mode is: A*B.
DSP Report: operator M_error_hid3[2]1 is absorbed into DSP M_error_hid3[2]1.
DSP Report: operator M_error_hid3[2]1 is absorbed into DSP M_error_hid3[2]1.
DSP Report: Generating DSP wwx_out[0]1, operation Mode is: A*B.
DSP Report: operator wwx_out[0]1 is absorbed into DSP wwx_out[0]1.
DSP Report: operator wwx_out[0]1 is absorbed into DSP wwx_out[0]1.
DSP Report: Generating DSP wwx_out[1]1, operation Mode is: A*B.
DSP Report: operator wwx_out[1]1 is absorbed into DSP wwx_out[1]1.
DSP Report: operator wwx_out[1]1 is absorbed into DSP wwx_out[1]1.
DSP Report: Generating DSP wwx_out[2]1, operation Mode is: A*B.
DSP Report: operator wwx_out[2]1 is absorbed into DSP wwx_out[2]1.
DSP Report: operator wwx_out[2]1 is absorbed into DSP wwx_out[2]1.
DSP Report: Generating DSP wwx_out[3]1, operation Mode is: A*B.
DSP Report: operator wwx_out[3]1 is absorbed into DSP wwx_out[3]1.
DSP Report: operator wwx_out[3]1 is absorbed into DSP wwx_out[3]1.
DSP Report: Generating DSP wwx_out[4]1, operation Mode is: A*B.
DSP Report: operator wwx_out[4]1 is absorbed into DSP wwx_out[4]1.
DSP Report: operator wwx_out[4]1 is absorbed into DSP wwx_out[4]1.
DSP Report: Generating DSP wwx_out[5]1, operation Mode is: A*B.
DSP Report: operator wwx_out[5]1 is absorbed into DSP wwx_out[5]1.
DSP Report: operator wwx_out[5]1 is absorbed into DSP wwx_out[5]1.
DSP Report: Generating DSP wwx_out[6]1, operation Mode is: A*B.
DSP Report: operator wwx_out[6]1 is absorbed into DSP wwx_out[6]1.
DSP Report: operator wwx_out[6]1 is absorbed into DSP wwx_out[6]1.
DSP Report: Generating DSP wwx_out[7]1, operation Mode is: A*B.
DSP Report: operator wwx_out[7]1 is absorbed into DSP wwx_out[7]1.
DSP Report: operator wwx_out[7]1 is absorbed into DSP wwx_out[7]1.
DSP Report: Generating DSP wwx_out[8]1, operation Mode is: A*B.
DSP Report: operator wwx_out[8]1 is absorbed into DSP wwx_out[8]1.
DSP Report: operator wwx_out[8]1 is absorbed into DSP wwx_out[8]1.
DSP Report: Generating DSP wwx_out[9]1, operation Mode is: A*B.
DSP Report: operator wwx_out[9]1 is absorbed into DSP wwx_out[9]1.
DSP Report: operator wwx_out[9]1 is absorbed into DSP wwx_out[9]1.
DSP Report: Generating DSP wwx_out[10]1, operation Mode is: A*B.
DSP Report: operator wwx_out[10]1 is absorbed into DSP wwx_out[10]1.
DSP Report: operator wwx_out[10]1 is absorbed into DSP wwx_out[10]1.
DSP Report: Generating DSP wwx_out[11]1, operation Mode is: A*B.
DSP Report: operator wwx_out[11]1 is absorbed into DSP wwx_out[11]1.
DSP Report: operator wwx_out[11]1 is absorbed into DSP wwx_out[11]1.
DSP Report: Generating DSP wx_out[0]1, operation Mode is: A*B.
DSP Report: operator wx_out[0]1 is absorbed into DSP wx_out[0]1.
DSP Report: operator wx_out[0]1 is absorbed into DSP wx_out[0]1.
DSP Report: Generating DSP wx_out[1]1, operation Mode is: A*B.
DSP Report: operator wx_out[1]1 is absorbed into DSP wx_out[1]1.
DSP Report: operator wx_out[1]1 is absorbed into DSP wx_out[1]1.
DSP Report: Generating DSP wx_out[2]1, operation Mode is: A*B.
DSP Report: operator wx_out[2]1 is absorbed into DSP wx_out[2]1.
DSP Report: operator wx_out[2]1 is absorbed into DSP wx_out[2]1.
DSP Report: Generating DSP wx_out[3]1, operation Mode is: A*B.
DSP Report: operator wx_out[3]1 is absorbed into DSP wx_out[3]1.
DSP Report: operator wx_out[3]1 is absorbed into DSP wx_out[3]1.
DSP Report: Generating DSP wx_out[4]1, operation Mode is: A*B.
DSP Report: operator wx_out[4]1 is absorbed into DSP wx_out[4]1.
DSP Report: operator wx_out[4]1 is absorbed into DSP wx_out[4]1.
DSP Report: Generating DSP wx_out[5]1, operation Mode is: A*B.
DSP Report: operator wx_out[5]1 is absorbed into DSP wx_out[5]1.
DSP Report: operator wx_out[5]1 is absorbed into DSP wx_out[5]1.
DSP Report: Generating DSP wx_out[6]1, operation Mode is: A*B.
DSP Report: operator wx_out[6]1 is absorbed into DSP wx_out[6]1.
DSP Report: operator wx_out[6]1 is absorbed into DSP wx_out[6]1.
DSP Report: Generating DSP wx_out[7]1, operation Mode is: A*B.
DSP Report: operator wx_out[7]1 is absorbed into DSP wx_out[7]1.
DSP Report: operator wx_out[7]1 is absorbed into DSP wx_out[7]1.
DSP Report: Generating DSP wx_out[8]1, operation Mode is: A*B.
DSP Report: operator wx_out[8]1 is absorbed into DSP wx_out[8]1.
DSP Report: operator wx_out[8]1 is absorbed into DSP wx_out[8]1.
DSP Report: Generating DSP wx_out[9]1, operation Mode is: A*B.
DSP Report: operator wx_out[9]1 is absorbed into DSP wx_out[9]1.
DSP Report: operator wx_out[9]1 is absorbed into DSP wx_out[9]1.
DSP Report: Generating DSP wx_out[10]1, operation Mode is: A*B.
DSP Report: operator wx_out[10]1 is absorbed into DSP wx_out[10]1.
DSP Report: operator wx_out[10]1 is absorbed into DSP wx_out[10]1.
DSP Report: Generating DSP wx_out[11]1, operation Mode is: A*B.
DSP Report: operator wx_out[11]1 is absorbed into DSP wx_out[11]1.
DSP Report: operator wx_out[11]1 is absorbed into DSP wx_out[11]1.
DSP Report: Generating DSP wx_out[12]1, operation Mode is: A*B.
DSP Report: operator wx_out[12]1 is absorbed into DSP wx_out[12]1.
DSP Report: operator wx_out[12]1 is absorbed into DSP wx_out[12]1.
DSP Report: Generating DSP wx_out[13]1, operation Mode is: A*B.
DSP Report: operator wx_out[13]1 is absorbed into DSP wx_out[13]1.
DSP Report: operator wx_out[13]1 is absorbed into DSP wx_out[13]1.
DSP Report: Generating DSP wx_out[14]1, operation Mode is: A*B.
DSP Report: operator wx_out[14]1 is absorbed into DSP wx_out[14]1.
DSP Report: operator wx_out[14]1 is absorbed into DSP wx_out[14]1.
DSP Report: Generating DSP wx_out[15]1, operation Mode is: A*B.
DSP Report: operator wx_out[15]1 is absorbed into DSP wx_out[15]1.
DSP Report: operator wx_out[15]1 is absorbed into DSP wx_out[15]1.
DSP Report: Generating DSP wx_out[16]1, operation Mode is: A*B.
DSP Report: operator wx_out[16]1 is absorbed into DSP wx_out[16]1.
DSP Report: operator wx_out[16]1 is absorbed into DSP wx_out[16]1.
DSP Report: Generating DSP wx_out[17]1, operation Mode is: A*B.
DSP Report: operator wx_out[17]1 is absorbed into DSP wx_out[17]1.
DSP Report: operator wx_out[17]1 is absorbed into DSP wx_out[17]1.
DSP Report: Generating DSP wx_out[18]1, operation Mode is: A*B.
DSP Report: operator wx_out[18]1 is absorbed into DSP wx_out[18]1.
DSP Report: operator wx_out[18]1 is absorbed into DSP wx_out[18]1.
DSP Report: Generating DSP wx_out[19]1, operation Mode is: A*B.
DSP Report: operator wx_out[19]1 is absorbed into DSP wx_out[19]1.
DSP Report: operator wx_out[19]1 is absorbed into DSP wx_out[19]1.
DSP Report: Generating DSP wx_out[20]1, operation Mode is: A*B.
DSP Report: operator wx_out[20]1 is absorbed into DSP wx_out[20]1.
DSP Report: operator wx_out[20]1 is absorbed into DSP wx_out[20]1.
DSP Report: Generating DSP wx_out[21]1, operation Mode is: A*B.
DSP Report: operator wx_out[21]1 is absorbed into DSP wx_out[21]1.
DSP Report: operator wx_out[21]1 is absorbed into DSP wx_out[21]1.
DSP Report: Generating DSP wx_out[22]1, operation Mode is: A*B.
DSP Report: operator wx_out[22]1 is absorbed into DSP wx_out[22]1.
DSP Report: operator wx_out[22]1 is absorbed into DSP wx_out[22]1.
DSP Report: Generating DSP wx_out[23]1, operation Mode is: A*B.
DSP Report: operator wx_out[23]1 is absorbed into DSP wx_out[23]1.
DSP Report: operator wx_out[23]1 is absorbed into DSP wx_out[23]1.
DSP Report: Generating DSP wx_out[24]1, operation Mode is: A*B.
DSP Report: operator wx_out[24]1 is absorbed into DSP wx_out[24]1.
DSP Report: operator wx_out[24]1 is absorbed into DSP wx_out[24]1.
DSP Report: Generating DSP wx_out[25]1, operation Mode is: A*B.
DSP Report: operator wx_out[25]1 is absorbed into DSP wx_out[25]1.
DSP Report: operator wx_out[25]1 is absorbed into DSP wx_out[25]1.
DSP Report: Generating DSP wx_out[26]1, operation Mode is: A*B.
DSP Report: operator wx_out[26]1 is absorbed into DSP wx_out[26]1.
DSP Report: operator wx_out[26]1 is absorbed into DSP wx_out[26]1.
DSP Report: Generating DSP wx_out[27]1, operation Mode is: A*B.
DSP Report: operator wx_out[27]1 is absorbed into DSP wx_out[27]1.
DSP Report: operator wx_out[27]1 is absorbed into DSP wx_out[27]1.
DSP Report: Generating DSP wx_out[28]1, operation Mode is: A*B.
DSP Report: operator wx_out[28]1 is absorbed into DSP wx_out[28]1.
DSP Report: operator wx_out[28]1 is absorbed into DSP wx_out[28]1.
DSP Report: Generating DSP wx_out[29]1, operation Mode is: A*B.
DSP Report: operator wx_out[29]1 is absorbed into DSP wx_out[29]1.
DSP Report: operator wx_out[29]1 is absorbed into DSP wx_out[29]1.
DSP Report: Generating DSP wx_out[30]1, operation Mode is: A*B.
DSP Report: operator wx_out[30]1 is absorbed into DSP wx_out[30]1.
DSP Report: operator wx_out[30]1 is absorbed into DSP wx_out[30]1.
DSP Report: Generating DSP wx_out[31]1, operation Mode is: A*B.
DSP Report: operator wx_out[31]1 is absorbed into DSP wx_out[31]1.
DSP Report: operator wx_out[31]1 is absorbed into DSP wx_out[31]1.
DSP Report: Generating DSP wx_out[32]1, operation Mode is: A*B.
DSP Report: operator wx_out[32]1 is absorbed into DSP wx_out[32]1.
DSP Report: operator wx_out[32]1 is absorbed into DSP wx_out[32]1.
DSP Report: Generating DSP wx_out[33]1, operation Mode is: A*B.
DSP Report: operator wx_out[33]1 is absorbed into DSP wx_out[33]1.
DSP Report: operator wx_out[33]1 is absorbed into DSP wx_out[33]1.
DSP Report: Generating DSP wx_out[34]1, operation Mode is: A*B.
DSP Report: operator wx_out[34]1 is absorbed into DSP wx_out[34]1.
DSP Report: operator wx_out[34]1 is absorbed into DSP wx_out[34]1.
DSP Report: Generating DSP wx_out[35]1, operation Mode is: A*B.
DSP Report: operator wx_out[35]1 is absorbed into DSP wx_out[35]1.
DSP Report: operator wx_out[35]1 is absorbed into DSP wx_out[35]1.
DSP Report: Generating DSP wx_out[36]1, operation Mode is: A*B.
DSP Report: operator wx_out[36]1 is absorbed into DSP wx_out[36]1.
DSP Report: operator wx_out[36]1 is absorbed into DSP wx_out[36]1.
DSP Report: Generating DSP wx_out[37]1, operation Mode is: A*B.
DSP Report: operator wx_out[37]1 is absorbed into DSP wx_out[37]1.
DSP Report: operator wx_out[37]1 is absorbed into DSP wx_out[37]1.
DSP Report: Generating DSP wx_out[38]1, operation Mode is: A*B.
DSP Report: operator wx_out[38]1 is absorbed into DSP wx_out[38]1.
DSP Report: operator wx_out[38]1 is absorbed into DSP wx_out[38]1.
DSP Report: Generating DSP wx_out[39]1, operation Mode is: A*B.
DSP Report: operator wx_out[39]1 is absorbed into DSP wx_out[39]1.
DSP Report: operator wx_out[39]1 is absorbed into DSP wx_out[39]1.
DSP Report: Generating DSP wx_out[40]1, operation Mode is: A*B.
DSP Report: operator wx_out[40]1 is absorbed into DSP wx_out[40]1.
DSP Report: operator wx_out[40]1 is absorbed into DSP wx_out[40]1.
DSP Report: Generating DSP wx_out[41]1, operation Mode is: A*B.
DSP Report: operator wx_out[41]1 is absorbed into DSP wx_out[41]1.
DSP Report: operator wx_out[41]1 is absorbed into DSP wx_out[41]1.
DSP Report: Generating DSP wx_out[42]1, operation Mode is: A*B.
DSP Report: operator wx_out[42]1 is absorbed into DSP wx_out[42]1.
DSP Report: operator wx_out[42]1 is absorbed into DSP wx_out[42]1.
DSP Report: Generating DSP wx_out[43]1, operation Mode is: A*B.
DSP Report: operator wx_out[43]1 is absorbed into DSP wx_out[43]1.
DSP Report: operator wx_out[43]1 is absorbed into DSP wx_out[43]1.
DSP Report: Generating DSP wx_out[44]1, operation Mode is: A*B.
DSP Report: operator wx_out[44]1 is absorbed into DSP wx_out[44]1.
DSP Report: operator wx_out[44]1 is absorbed into DSP wx_out[44]1.
DSP Report: Generating DSP wx_out[45]1, operation Mode is: A*B.
DSP Report: operator wx_out[45]1 is absorbed into DSP wx_out[45]1.
DSP Report: operator wx_out[45]1 is absorbed into DSP wx_out[45]1.
DSP Report: Generating DSP wx_out[46]1, operation Mode is: A*B.
DSP Report: operator wx_out[46]1 is absorbed into DSP wx_out[46]1.
DSP Report: operator wx_out[46]1 is absorbed into DSP wx_out[46]1.
DSP Report: Generating DSP wx_out[47]1, operation Mode is: A*B.
DSP Report: operator wx_out[47]1 is absorbed into DSP wx_out[47]1.
DSP Report: operator wx_out[47]1 is absorbed into DSP wx_out[47]1.
DSP Report: Generating DSP wx_out[48]1, operation Mode is: A*B.
DSP Report: operator wx_out[48]1 is absorbed into DSP wx_out[48]1.
DSP Report: operator wx_out[48]1 is absorbed into DSP wx_out[48]1.
DSP Report: Generating DSP wx_out[49]1, operation Mode is: A*B.
DSP Report: operator wx_out[49]1 is absorbed into DSP wx_out[49]1.
DSP Report: operator wx_out[49]1 is absorbed into DSP wx_out[49]1.
DSP Report: Generating DSP wx_out[50]1, operation Mode is: A*B.
DSP Report: operator wx_out[50]1 is absorbed into DSP wx_out[50]1.
DSP Report: operator wx_out[50]1 is absorbed into DSP wx_out[50]1.
DSP Report: Generating DSP wx_out[51]1, operation Mode is: A*B.
DSP Report: operator wx_out[51]1 is absorbed into DSP wx_out[51]1.
DSP Report: operator wx_out[51]1 is absorbed into DSP wx_out[51]1.
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[0]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[11]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[12]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[10]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[13]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[14]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[15]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[9]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[8]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[7]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[6]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[5]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[4]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[3]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[2]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_reg[1]' and it is trimmed from '32' to '25' bits. [c:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.srcs/sources_1/bd/design_1/ipshared/5663/hdl/nnip_v1_0.v:192]
INFO: [Synth 8-5545] ROM "enable_cal" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "result" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nr_of_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nr_of_reads" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_nnip_0_1 has unconnected port S_AXIS_TLAST
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result1_reg[14]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result1_reg[15]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid3_3/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/E_hid3_3/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid3_3/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A3/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/A3/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A3/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result1_reg[14]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result1_reg[15]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid2_3/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/E_hid2_3/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid2_3/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A2/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/A2/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A2/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result1_reg[14]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result1_reg[15]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/E_hid1_3/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/E_hid1_3/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid1_3/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[5]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[6]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[6]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[7]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[7]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[8]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[8]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[9]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[9]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[10]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[10]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[11]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[11]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[12]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[12]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[13]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[13]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[14]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[14]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[15]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[15]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result1_reg[16]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result2_reg[17]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[16]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/A1/data_result1_reg[17]' (FDE) to 'insti_0/retrrt/A1/data_result2_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A1/\data_result2_reg[16] )
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/B[6]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[23]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[22]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[21]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[20]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[19]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[18]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[17]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[16]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Synth 8-3886] merging instance 'insti_0/retrrt/n_reg[15]' (FD) to 'insti_0/retrrt/n_reg[24]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid0_3/\data_result2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A0/\data_result2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA0/\data_result2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA1/\data_result2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA2/\data_result2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/\n_reg[24] )
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__1.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__2.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__3.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__4.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__5.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__6.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__7.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__8.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__9.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add__10.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[16]) is unused and will be removed from module add.
WARNING: [Synth 8-3332] Sequential element (n_reg[5]) is unused and will be removed from module NN.
WARNING: [Synth 8-3332] Sequential element (n_reg[4]) is unused and will be removed from module NN.
WARNING: [Synth 8-3332] Sequential element (n_reg[1]) is unused and will be removed from module NN.
WARNING: [Synth 8-3332] Sequential element (n_reg[24]) is unused and will be removed from module NN.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_1/\WW_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\WW_reg[10][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\result_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid3_3/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A3/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid2_3/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A2/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid1_3/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A1/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/E_hid0_3/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/A0/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA0/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA1/\data_result2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_0/retrrt/AA2/\data_result2_reg[4] )
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__1.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__2.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__3.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__4.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__5.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__6.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__7.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__8.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__9.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add__10.
WARNING: [Synth 8-3332] Sequential element (data_result2_reg[4]) is unused and will be removed from module add.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_1/\result_reg[24] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 789.211 ; gain = 579.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | (A:0x32)'*B | 18     | 12     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|NN          | A*B         | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |nnip_v1_0__GB0 |           1|     18747|
|2     |nnip_v1_0__GB1 |           1|      2569|
|3     |nnip_v1_0__GB2 |           1|      3932|
|4     |nnip_v1_0__GB3 |           1|      4265|
|5     |nnip_v1_0__GB4 |           1|      6014|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 844.000 ; gain = 634.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 844.000 ; gain = 634.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |nnip_v1_0__GB0 |           1|     18747|
|2     |nnip_v1_0__GB1 |           1|      2569|
|3     |nnip_v1_0__GB2 |           1|      3932|
|4     |nnip_v1_0__GB3 |           1|      4265|
|5     |nnip_v1_0__GB4 |           1|      6014|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:22 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2143|
|2     |DSP48E1   |    19|
|3     |DSP48E1_1 |    60|
|4     |DSP48E1_2 |    19|
|5     |DSP48E1_3 |    48|
|6     |LUT1      |  2694|
|7     |LUT2      |  4678|
|8     |LUT3      |   763|
|9     |LUT4      |  1655|
|10    |LUT5      |   309|
|11    |LUT6      |  2386|
|12    |FDRE      |  1986|
|13    |FDSE      |    13|
+------+----------+------+

Report Instance Areas: 
+------+---------------+----------+------+
|      |Instance       |Module    |Cells |
+------+---------------+----------+------+
|1     |top            |          | 16773|
|2     |  inst         |nnip_v1_0 | 16309|
|3     |    retrrt     |NN        | 12113|
|4     |      A0       |add       |   353|
|5     |      A1       |add_0     |   353|
|6     |      A2       |add_1     |   353|
|7     |      A3       |add_2     |   353|
|8     |      AA0      |add_3     |   177|
|9     |      AA1      |add_4     |   177|
|10    |      AA2      |add_5     |   177|
|11    |      E_hid0_3 |add_6     |   116|
|12    |      E_hid1_3 |add_7     |   116|
|13    |      E_hid2_3 |add_8     |   116|
|14    |      E_hid3_3 |add_9     |   116|
|15    |      S0       |SIGMOD    |   117|
|16    |      S1       |SIGMOD_10 |   117|
|17    |      S2       |SIGMOD_11 |   117|
|18    |      S3       |SIGMOD_12 |   110|
|19    |      SS0      |SIGMOD_13 |   188|
|20    |      SS1      |SIGMOD_14 |   188|
|21    |      SS2      |SIGMOD_15 |   188|
+------+---------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 903.406 ; gain = 693.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 903.406 ; gain = 309.492
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:23 . Memory (MB): peak = 903.406 ; gain = 693.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2289 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
313 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 903.406 ; gain = 644.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/53430/Desktop/lab3b/project_lab3c/project_lab3c.runs/design_1_nnip_0_1_synth_1/design_1_nnip_0_1.dcp' has been generated.
