{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477185528015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477185528021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 22 21:18:47 2016 " "Processing started: Sat Oct 22 21:18:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477185528021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185528021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5p2 -c Lab5p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5p2 -c Lab5p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185528021 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1477185528688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477185528689 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 Lab5p2.v(17) " "Verilog HDL Expression warning at Lab5p2.v(17): truncated literal to match 2 bits" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1477185544242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 Lab5p2.v(6) " "Verilog HDL Declaration information at Lab5p2.v(6): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1477185544242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5p2.v 3 3 " "Found 3 design units, including 3 entities, in source file lab5p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5p2 " "Found entity 1: Lab5p2" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477185544244 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneSecond " "Found entity 2: oneSecond" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477185544244 ""} { "Info" "ISGN_ENTITY_NAME" "3 bithex " "Found entity 3: bithex" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477185544244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185544244 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "speed Lab5p2.v(14) " "Verilog HDL Procedural Assignment error at Lab5p2.v(14): object \"speed\" on left-hand side of assignment must have a variable data type" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1477185544245 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "speed Lab5p2.v(15) " "Verilog HDL Procedural Assignment error at Lab5p2.v(15): object \"speed\" on left-hand side of assignment must have a variable data type" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1477185544245 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "speed Lab5p2.v(16) " "Verilog HDL Procedural Assignment error at Lab5p2.v(16): object \"speed\" on left-hand side of assignment must have a variable data type" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1477185544245 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "speed Lab5p2.v(17) " "Verilog HDL Procedural Assignment error at Lab5p2.v(17): object \"speed\" on left-hand side of assignment must have a variable data type" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1477185544245 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab5p2.v(22) " "Verilog HDL Instantiation warning at Lab5p2.v(22): instance has no name" {  } { { "Lab5p2.v" "" { Text "C:/Dev/FPGA/Project/Lab5/Part2/Lab5p2.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1477185544245 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Dev/FPGA/Project/Lab5/Part2/output_files/Lab5p2.map.smsg " "Generated suppressed messages file C:/Dev/FPGA/Project/Lab5/Part2/output_files/Lab5p2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185544269 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477185544464 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 22 21:19:04 2016 " "Processing ended: Sat Oct 22 21:19:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477185544464 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477185544464 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477185544464 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185544464 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477185545203 ""}
