
AVRASM ver. 1.74  pozytyw.asm Mon Jan 20 13:27:12 2014


         ; ******************************************************
         ; BASIC .ASM template file for AVR
         ; ******************************************************
         
          .include "C:\PROGRA~2\VMLAB\include\m16def.inc"
         ;***************************************************************************
         ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
         ;* 
         ;* Number				:AVR000
         ;* File Name			:"m16def.inc"
         ;* Title				:Register/Bit Definitions for the ATmega16
         ;* Date                 :07.09.2001
         ;* Version              :1.00
         ;* Support telephone	:+47 72 88 87 20 (ATMEL Norway)
         ;* Support fax			:+47 72 88 87 18 (ATMEL Norway)
         ;* Support E-mail		:avr@atmel.no
         ;* Target MCU			:ATmega16
         ;*
         ;* DESCRIPTION
         ;* When including this file in the assembly program file, all I/O register	
         ;* names and I/O register bit names appearing in the data book can be used.
         ;* In addition, the six registers forming the three data pointers X, Y and
         ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
         ;* SRAM is also defined 
         ;*
         ;* The Register names are represented by their hexadecimal address.
         ;* 
         ;* The Register Bit names are represented by their bit number (0-7).
         ;* 
         ;* Please observe the difference in using the bit names with instructions
         ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc" 
         ;* (skip if bit in register set/cleared). The following example illustrates
         ;* this:
         ;* 
         ;* in	r16,PORTB				;read PORTB latch
         ;* sbr	r16,(1<<PB6)+(1<<PB5)	;set PB6 and PB5 (use masks, not bit#)
         ;* out  PORTB,r16				;output to PORTB
         ;*
         ;* in	r16,TIFR				;read the Timer Interrupt Flag Register
         ;* sbrc	r16,TOV0				;test the overflow flag (use bit#)
         ;* rjmp	TOV0_is_set				;jump if set
         ;* ...							;otherwise do something else
         ;***************************************************************************
         
         ;***** Specify Device
          .device ATmega16
         
         ;***** I/O Register Definitions
          .equ	SREG	=$3f
          .equ	SPH		=$3e
          .equ	SPL		=$3d
          .equ	OCR0	=$3c		
          .equ	GICR	=$3b		; New name for GIMSK
          .equ	GIMSK	=$3b
          .equ	GIFR	=$3a
          .equ	TIMSK	=$39
          .equ	TIFR	=$38
          .equ	SPMCR	=$37
          .equ    I2CR    =$36
          .equ    TWCR    =$36
          .equ    MCUCR   =$35
          .equ    MCUSR   =$34
          .equ    MCUCSR	=$34		; New name for MCUSR
          .equ	TCCR0	=$33
          .equ	TCNT0	=$32
          .equ    OSCCAL  =$31
          .equ    SFIOR   =$30
          .equ	TCCR1A	=$2f
          .equ	TCCR1B	=$2e
          .equ	TCNT1H	=$2d
          .equ	TCNT1L	=$2c
          .equ	OCR1AH	=$2b
          .equ	OCR1AL	=$2a
          .equ	OCR1BH	=$29
          .equ	OCR1BL	=$28
          .equ	ICR1H	=$27
          .equ	ICR1L	=$26
          .equ	TCCR2	=$25
          .equ	TCNT2	=$24
          .equ	OCR2	=$23
          .equ	ASSR	=$22
          .equ	WDTCR	=$21
          .equ    UBRRHI  =$20
          .equ    UBRRH   =$20		; New name for UBRRHI
          .equ	EEARH	=$1f
          .equ	EEARL	=$1e
          .equ	EEDR	=$1d
          .equ	EECR	=$1c
          .equ	PORTA	=$1b
          .equ	DDRA	=$1a
          .equ	PINA	=$19
          .equ	PORTB	=$18
          .equ	DDRB	=$17
          .equ	PINB	=$16
          .equ	PORTC	=$15
          .equ	DDRC	=$14
          .equ	PINC	=$13
          .equ	PORTD	=$12
          .equ	DDRD	=$11
          .equ	PIND	=$10
          .equ	SPDR	=$0f
          .equ	SPSR	=$0e
          .equ	SPCR	=$0d
          .equ	UDR		=$0c
          .equ	UCSRA	=$0b
          .equ	USR		=$0b    ; For compatibility with S8535
          .equ	UCSRB	=$0a
          .equ	UCR		=$0a    ; For compatibility with S8535
          .equ	UCSRC	=$20	; Note! UCSRC equals UBRRH 
          .equ	UBRR	=$09
          .equ	UBRRL	=$09	; New name for UBRR
          .equ	ACSR	=$08
          .equ    ADMUX   =$07
          .equ    ADCSR   =$06
          .equ    ADCH    =$05
          .equ    ADCL    =$04
          .equ    TWDR    =$03
          .equ    TWAR    =$02
          .equ    TWSR    =$01
          .equ    TWBR    =$00
          .equ    I2DR    =$03
          .equ    I2AR    =$02
          .equ    I2SR    =$01
          .equ    I2BR    =$00
         
         ;***** Bit Definitions
         
         ; GIMSK / GICR
          .equ	INT1	=7
          .equ	INT0	=6
          .equ	INT2	=5	
          .equ	IVSEL	=1      
          .equ	IVCE	=0      
         	
         ; GIFR
          .equ	INTF1	=7
          .equ	INTF0	=6
          .equ	INTF2	=5       
         
         ; TIMSK
          .equ    TOIE0   =0
          .equ    OCIE0   =1	 
          .equ    TOIE1   =2
          .equ    OCIE1B  =3
          .equ    OCIE1A  =4
          .equ    TICIE1  =5
          .equ    TOIE2   =6
          .equ    OCIE2   =7
         
         ; TIFR
          .equ    TOV0    =0
          .equ    OCF0    =1	 
          .equ    TOV1    =2
          .equ    OCF1B   =3
          .equ    OCF1A   =4
          .equ    ICF1    =5
          .equ    TOV2    =6
          .equ    OCF2    =7
         
         ; SPMCR
          .equ	SPMIE	=7
          .equ	ASB	=6
          .equ	ASRE	=4
          .equ	BLBSET	=3
          .equ	PGWRT	=2
          .equ	PGERS	=1
          .equ	SPMEN	=0
         	
         ; TWCR
          .equ    TWINT   =7
          .equ    TWEA    =6
          .equ    TWSTA   =5
          .equ    TWSTO   =4
          .equ    TWWC    =3
          .equ    TWEN    =2
         
          .equ    TWIE    =0
         
         ; MCUCR
         	
          .equ    SM2     =7   
          .equ    SE      =6
          .equ    SM1     =5
          .equ    SM0     =4
          .equ    ISC11   =3
          .equ    ISC10   =2
          .equ    ISC01   =1
          .equ    ISC00   =0
         
         ; MCUSR
          .equ    ISC2    =6   
          .equ    WDRF    =3
          .equ    BORF    =2
          .equ    EXTRF   =1
          .equ    PORF    =0
         
         ; TCCR0
          .equ    FOC0    =7   
          .equ    PWM0    =6  ;OBSOLETE! Use WGM00
          .equ    WGM00   =6
          .equ	COM01	=5   
          .equ	COM00	=4   
          .equ	CTC0	=3  ;OBSOLETE! Use WGM01
          .equ    WGM01   =3
          .equ	CS02	=2
          .equ	CS01	=1
          .equ	CS00	=0
         
         ; SFIOR
          .equ	ADTS2	=7	 			
          .equ	ADTS1	=6	 			
          .equ	ADTS0	=5	 			
          .equ    ADHSM   =4
          .equ    ACME    =3
          .equ    PUD     =2
          .equ    PSR2    =1
          .equ    PSR10   =0
         
         ; TCCR1A
          .equ	COM1A1	=7
          .equ	COM1A0	=6
          .equ	COM1B1	=5
          .equ	COM1B0	=4
          .equ	FOC1A	=3
          .equ	FOC1B	=2
          .equ	PWM11	=1  ; OBSOLETE! Use WGM11
          .equ	PWM10	=0  ; OBSOLETE! Use WGM10
          .equ	WGM11	=1
          .equ	WGM10	=0
         
         ; TCCR1B
          .equ	ICNC1	=7
          .equ	ICES1	=6
          .equ	CTC11	=4  ; OBSOLETE! Use WGM13
          .equ	CTC10	=3  ; OBSOLETE! Use WGM12
          .equ	CTC1	=3  ; OBSOLETE! Use WGM12
          .equ	WGM13	=4
          .equ	WGM12	=3
          .equ	CS12	=2
          .equ	CS11	=1
          .equ	CS10	=0
         
         ; TCCR2
          .equ	FOC2	=7
          .equ    PWM2    =6  ; OBSOLETE! Use WGM20
          .equ    WGM20   =6
          .equ    COM21   =5
          .equ    COM20   =4
          .equ    CTC2    =3  ; OBSOLETE! Use WGM21
          .equ    WGM21   =3
          .equ    CS22    =2
          .equ    CS21    =1
          .equ    CS20    =0
         
         ; ASSR
          .equ    AS2     =3
          .equ    TCN2UB  =2
          .equ    OCR2UB  =1
          .equ    TCR2UB  =0
         
         ; WDTCR
          .equ	WDTOE	=4
          .equ	WDE	=3
          .equ	WDP2	=2
          .equ	WDP1	=1
          .equ	WDP0	=0
         
         ; EECR
          .equ    EERIE   =3
          .equ	EEMWE	=2
          .equ	EEWE	=1
          .equ	EERE	=0
         
         ; PORTA
          .equ	PA7	=7
          .equ	PA6	=6
          .equ	PA5	=5
          .equ	PA4	=4
          .equ	PA3	=3
          .equ	PA2	=2
          .equ	PA1	=1
          .equ	PA0	=0
         
         ; DDRA
          .equ	DDA7	=7
          .equ	DDA6	=6
          .equ	DDA5	=5
          .equ	DDA4	=4
          .equ	DDA3	=3
          .equ	DDA2	=2
          .equ	DDA1	=1
          .equ	DDA0	=0
         
         ; PINA
          .equ	PINA7	=7
          .equ	PINA6	=6
          .equ	PINA5	=5
          .equ	PINA4	=4
          .equ	PINA3	=3
          .equ	PINA2	=2
          .equ	PINA1	=1
          .equ	PINA0	=0
         
         ; PORTB
          .equ	PB7	=7
          .equ	PB6	=6
          .equ	PB5	=5
          .equ	PB4	=4
          .equ	PB3	=3
          .equ	PB2	=2
          .equ	PB1	=1
          .equ	PB0	=0
         
         ; DDRB
          .equ	DDB7	=7
          .equ	DDB6	=6
          .equ	DDB5	=5
          .equ	DDB4	=4
          .equ	DDB3	=3
          .equ	DDB2	=2
          .equ	DDB1	=1
          .equ	DDB0	=0
         
         ; PINB
          .equ	PINB7	=7
          .equ	PINB6	=6
          .equ	PINB5	=5
          .equ	PINB4	=4
          .equ	PINB3	=3
          .equ	PINB2	=2
          .equ	PINB1	=1
          .equ	PINB0	=0
         
         ; PORTC
          .equ	PC7	=7
          .equ	PC6	=6
          .equ	PC5	=5
          .equ	PC4	=4
          .equ	PC3	=3
          .equ	PC2	=2
          .equ	PC1	=1
          .equ	PC0	=0
         
         ; DDRC
          .equ	DDC7	=7
          .equ	DDC6	=6
          .equ	DDC5	=5
          .equ	DDC4	=4
          .equ	DDC3	=3
          .equ	DDC2	=2
          .equ	DDC1	=1
          .equ	DDC0	=0
         
         ; PINC
          .equ	PINC7	=7
          .equ	PINC6	=6
          .equ	PINC5	=5
          .equ	PINC4	=4
          .equ	PINC3	=3
          .equ	PINC2	=2
          .equ	PINC1	=1
          .equ	PINC0	=0
         
         ; PORTD
          .equ	PD7	=7
          .equ	PD6	=6
          .equ	PD5	=5
          .equ	PD4	=4
          .equ	PD3	=3
          .equ	PD2	=2
          .equ	PD1	=1
          .equ	PD0	=0
         
         ; DDRD
          .equ	DDD7	=7
          .equ	DDD6	=6
          .equ	DDD5	=5
          .equ	DDD4	=4
          .equ	DDD3	=3
          .equ	DDD2	=2
          .equ	DDD1	=1
          .equ	DDD0	=0
         
         ; PIND
          .equ	PIND7	=7
          .equ	PIND6	=6
          .equ	PIND5	=5
          .equ	PIND4	=4
          .equ	PIND3	=3
          .equ	PIND2	=2
          .equ	PIND1	=1
          .equ	PIND0	=0
         
         ; SPSR
          .equ	SPIF	=7
          .equ	WCOL	=6
          .equ	SPI2X	=0
         
         ; SPCR
          .equ	SPIE	=7
          .equ	SPE	=6
          .equ	DORD	=5
          .equ	MSTR	=4
          .equ	CPOL	=3
          .equ	CPHA	=2
          .equ	SPR1	=1
          .equ	SPR0	=0
         
         ; UCSRA
          .equ	RXC	=7
          .equ	TXC	=6
          .equ	UDRE	=5
          .equ	FE	=4
          .equ	OR	=3
          .equ	DOR	=3	;New name for OR
          .equ	PE	=2	 
          .equ	U2X	=1
          .equ	MPCM	=0
         
         ; UCSRB
          .equ	RXCIE	=7
          .equ	TXCIE	=6
          .equ	UDRIE	=5
          .equ	RXEN	=4
          .equ	TXEN	=3
          .equ	CHR9	=2
          .equ	UCSZ2	=2	; New name for CHR9
          .equ	RXB8	=1
          .equ	TXB8	=0
         
         ;UCSRC
          .equ	URSEL	=7	 
          .equ	UMSEL	=6	 
          .equ	UPM1	=5	 
          .equ	UPM0	=4	 
          .equ	USBS	=3	 
          .equ	UCSZ1	=2	 
          .equ	UCSZ0	=1	 
          .equ	UCPOL	=0	 
         
         ; ACSR
          .equ	ACD	=7
          .equ    ACBG    =6
          .equ	ACO	=5
          .equ	ACI	=4
          .equ	ACIE	=3
          .equ	ACIC	=2
          .equ	ACIS1	=1
          .equ	ACIS0	=0
         
         ; ADMUX
          .equ    REFS1   =7
          .equ    REFS0   =6
          .equ    ADLAR   =5
          .equ    MUX4    =4
          .equ    MUX3    =3
          .equ    MUX2    =2
          .equ    MUX1    =1
          .equ    MUX0    =0
         
         ; ADCSR
          .equ    ADEN    =7
          .equ    ADSC    =6
          .equ	ADATE	=5	 
          .equ    ADFR    =5
          .equ    ADIF    =4
          .equ    ADIE    =3
          .equ    ADPS2   =2
          .equ    ADPS1   =1
          .equ    ADPS0   =0
         
         ; TWAR
          .equ    TWGCE   =0
         
          .def	XL	=r26
          .def	XH	=r27
          .def	YL	=r28
          .def	YH	=r29
          .def	ZL	=r30
          .def	ZH	=r31
         
          .equ 	RAMEND =$45F
         
          .equ 	BOOTSTART	=$1E00  ;OBSOLETE!!! temporarily kept for compatibility
         ;.equ 	LARGEBOOTSTART	=$0C00  ;largest boot block is 2KB
         ;.equ 	SMALLBOOTSTART	=$0F80  ;smallest boot block is 256B
          .equ 	SMALLBOOTSTART	=0b1111110000000  ;($1F80) smallest boot block is 256B
          .equ 	SECONDBOOTSTART	=0b1111100000000  ;($1F00) second boot block size is 512B
          .equ 	THIRDBOOTSTART	=0b1111000000000  ;($1E00) third boot block size is 1KB
          .equ 	LARGEBOOTSTART	=0b1110000000000  ;($1C00) largest boot block is 2KB
          .equ	PAGESIZE	=64     ;number of WORDS in a page
          .equ 	FLASHEND	=$1fff
         
          .equ	INT0addr=$002	;External Interrupt0 Vector Address
          .equ	INT1addr=$004	;External Interrupt1 Vector Address
          .equ	OC2addr =$006	;Output Compare2 Interrupt Vector Address
          .equ	OVF2addr=$008	;Overflow2 Interrupt Vector Address
          .equ	ICP1addr=$00A	;Input Capture1 Interrupt Vector Address
          .equ	OC1Aaddr=$00C	;Output Compare1A Interrupt Vector Address
          .equ	OC1Baddr=$00E	;Output Compare1B Interrupt Vector Address
          .equ	OVF1addr=$010	;Overflow1 Interrupt Vector Address
          .equ	OVF0addr=$012	;Overflow0 Interrupt Vector Address
          .equ	SPIaddr =$014	;SPI Interrupt Vector Address
          .equ	URXCaddr=$016	;UART Receive Complete Interrupt Vector Address
          .equ	UDREaddr=$018	;UART Data Register Empty Interrupt Vector Address
          .equ	UTXCaddr=$01A	;UART Transmit Complete Interrupt Vector Address
          .equ	ADCCaddr=$01C	;ADC Interrupt Vector Address
          .equ	ERDYaddr=$01E	;EEPROM Interrupt Vector Address
          .equ	ACIaddr =$020	;Analog Comparator Interrupt Vector Address
          .equ    TWIaddr =$022   ;Irq. vector address for Two-Wire Interface
          .equ	INT2addr=$024   ;External Interrupt2 Vector Address
          .equ	OC0addr =$026   ;Output Compare0 Interrupt Vector Address
          .equ	SPMRaddr=$028   ;Store Program Memory Ready Interrupt Vector Address
         ;.include "C:\PROGRA~3\Mikro\VMLAB\include\m16def.inc"
         
         ; Wizja:
         ; Ka¿dy utwór jest whardcodowany jako funkcja
         ; Jest jakies GUI na LCD, które wyswietla nr utworu i jego nazwe
         ; SW7 - poprzedni utwór
         ; SW6 - nastêpny utwór
         ; SW5 - graj/przestañ
         
         ; Najprostrze rozwi¹zanie - dowolny przycisk wywo³uje przerwanie, ktore przerywa utwor i obsluguje przycisk
         ; Drugie rozwiazanie - Gdy grany jest utwor wylaczane jest przerwanie SW7 i SW6
         ; Trzecie rozwiazanie - obslugiwanie przerwania SW7 i SW6 nie przerywa utworu, a wykonuje sie w czasie przerwy pomiedzy nutami
         
         ; LCD:
         ; Pierwsze rozwiazanie - dwa wiersze ekranu sa zarezerwowane dla jedengo utworu
         ; Drugie rozwiazanie - Wyswietlamy aktywny utwor w pierwszej lini, a w drugiej nastepny
         
         ; Define here the variables
         ;
          .def  temp  =r16
          .equ SPEAKER_DDR = DDRB
          .equ SPEAKER_P = PB3
          .equ SPEAKER_PORT = PORTB
         
         	;   D³ugoœæ nuty 		1,6 s		1600 taktów longdelay
         	;   D³ugoœæ pó³nuty 	0,8 s 	800  taktow longdelay
         	;	 D³ugoœæ æwierænuty 0,4 s	400  taktow longdelay
         	;	 D³ugoœæ ósemki	0,2 s		200  taktow longdelay
         	;   D³ugoœæ szesnastki 0,1 s  2    takty longlongdelay
          	.equ  WHOLE_NOTE	= 64
          	.equ  HALF_NOTE	= 32
          	.equ  QUARTER_HALF_NOTE = 24
          	.equ  QUARTER_NOTE = 16
          	.equ  EIGHTH_NOTE	= 8
          	.equ  SIXTH_NOTE  = 4	
         	;   OCR0 jest porównywane z wartoœci¹ licznika
         	;   Gdy jest zgodnoœæ, licznik jest zerowany i nastêpuje przerwanie
         	;   		Hz		OCR0
         	;		c1	262	119
         	;		d1	294	106
         	;		e1	330   94
         	;		f1	350   89
         	;		g1	392   79
         	;		a1	440   71
         	;		h1	494   63
         	;		c2	523   59
         	;     d2 587   53
         	;		e2 659   47
         	;		f2 698   44
          	.equ	SOUND_c1	= 119
          	.equ	SOUND_d1	= 106
          	.equ	SOUND_e1  = 94
          	.equ  SOUND_f1  = 89
          	.equ  SOUND_g1  = 79
          	.equ  SOUND_a1  = 71
          	.equ  SOUND_h1  = 63
          	.equ  SOUND_c2  = 59
          	.equ  SOUND_d2  = 53
          	.equ  SOUND_e2  = 47
          	.equ  SOUND_f2  = 44
         
         ; LCD variables
          	.equ  LCD_DATA_PORT = PORTD
          	.equ  LCD_DATA_DDR  = DDRD
          	.equ  LCD_RS        = PD0
          	.equ  LCD_OE        = PD1
          	.equ  LCD_D4        = PD2
          	.equ  LCD_D5        = PD3
          	.equ  LCD_D6        = PD4
          	.equ  LCD_D7        = PD5
         	
         ; Define here Reset and interrupt vectors, if any
         ;
          reset:
000000 c010         rjmp start
000001 9518         reti      ; Addr $01
000002 9518         reti      ; Addr $02
000003 9518         reti      ; Addr $03
000004 9518         reti      ; Addr $04
000005 9518         reti      ; Addr $05
000006 9518         reti      ; Addr $06        Use 'rjmp myVector'
000007 9518         reti      ; Addr $07        to define a interrupt vector
000008 9518         reti      ; Addr $08
000009 9518         reti      ; Addr $09
00000a 9518         reti      ; Addr $0A
00000b 9518         reti      ; Addr $0B        This is just an example
00000c 9518         reti      ; Addr $0C        Not all MCUs have the same
00000d 9518         reti      ; Addr $0D        number of interrupt vectors
00000e 9518         reti      ; Addr $0E
00000f 9518         reti      ; Addr $0F
000010 9518         reti      ; Addr $10
         
         ; Program starts here after Reset
         ;
          start:
000011 0000         nop       ; Initialize here ports, stack pointer,
000012 0000         nop       ; cleanup RAM, etc.
000013 0000         nop       ;
000014 0000         nop       ;
         
            ; Initialize the stack
000015 e044         LDI R20, HIGH (RAMEND)
000016 bf4e         OUT SPH, R20
000017 e54f         LDI R20, LOW (RAMEND)
000018 bf4d         OUT SPL, R20
         
         	; Configure speaker
000019 9abb      	sbi SPEAKER_DDR, SPEAKER_P
00001a 98c3      	cbi SPEAKER_PORT, SPEAKER_P
         	
         	; Configure counter
00001b 9abb      	sbi DDRB, PB3
         	;   Preskaler:
         	;   CS02 CS01 CS00
         	;   0    0    0     licznik zatrzymany
         	;   0    0    1     clk
         	;   0    1    0     clk/8
         	;   0    1    1     clk/64
         	;   1    0    0     clk/256
         	;   1    0    1     clk/1024
         ;	ldi r16, 1 << WGM01 | 1 << CS02 | 1 << COM00
         ;	out TCCR0, r16
         
00001c e002      	ldi r16, 1 << OCIE0
00001d bf09      	out TIMSK, r16
         	
00001e d056      	rcall lcd_configure
00001f e30e      	ldi r16, '>'
000020 d086      	rcall copy
000021 e200      	ldi r16, ' '
000022 d084      	rcall copy
000023 e403      	ldi r16, 'C'
000024 d082      	rcall copy
000025 e609      	ldi r16, 'i'
000026 d080      	rcall copy
000027 e603      	ldi r16, 'c'
000028 d07e      	rcall copy
000029 e608      	ldi r16, 'h'
00002a d07c      	rcall copy
00002b e601      	ldi r16, 'a'
00002c d07a      	rcall copy
         	
00002d d0a9      	rcall cichanoc
         
          forever:
00002e 0000         nop
00002f 0000         nop       ; Infinite loop.
000030 0000         nop       ; Define your main system
000031 0000         nop       ; behaviour here
000032 cffb      rjmp forever
         
          trigger_speaker:
000033 930f      	push r16
000034 b70f      	in r16, SREG
000035 930f      	push r16
         	
000036 b306      	in r16, PINB
000037 fd03      	sbrc r16, PB3
000038 98c3      	cbi SPEAKER_PORT, SPEAKER_P
000039 ff03      	sbrs r16, PB3
00003a 9ac3      	sbi SPEAKER_PORT, SPEAKER_P
         	
00003b 910f      	pop r16
00003c bf0f      	out SREG, r16
00003d 910f      	pop r16
00003e 9518      reti
         
         ; r16 - czêstotliwoœæ	r17 - d³ugoœæ nutki
          play_sound:
00003f 932f      	push r18
000040 b72f      	in r18, SREG
000041 932f      	push r18
         	
000042 bf0c      	out OCR0, r16
000043 e12c      	ldi r18, 1 << WGM01 | 1 << CS02 | 1 << COM00
000044 bf23      	out TCCR0, r18
         	
000045 2f01      	mov r16, r17
000046 d021      	rcall longlongdelay
         	
000047 e128      	ldi r18, 1 << WGM01 | 1 << COM00
000048 bf23      	out TCCR0, r18
000049 e020      	ldi r18, 0
00004a bb26      	out PINB, r18
00004b e406      	ldi r16, 70
00004c d00c      	rcall longdelay
         	
00004d 912f      	pop r18
00004e bf2f      	out SREG, r18
00004f 912f      	pop r18
000050 9508      ret
         
         ; 0.0088ms = 8.8us
         ; R16 - liczba obrotów
          delay:
000051 932f      	PUSH R18
          	bigdelay:
000052 e124      		LDI R18, 20
          		smalldelay:
000053 952a      			DEC R18
000054 f7f1      			BRNE smalldelay
000055 950a      		DEC R16
000056 f7d9      		BRNE bigdelay
000057 912f      	POP R18
000058 9508      ret
         ; 1ms = 1000us
         ; R16 - liczba obrotów
          longdelay:
000059 931f      	PUSH R17
00005a 932f      	PUSH R18
          	loop_16:
00005b 2711      		CLR R17
          		loop_17:
00005c 2722      			CLR R18
          			loop_18:
00005d 9523      				INC R18
00005e ff27      				SBRS R18, 7
00005f cffd      				rjmp loop_18
000060 9513      			INC R17
000061 ff14      			SBRS R17, 4
000062 cff9      			rjmp loop_17
000063 950a      		DEC R16
000064 f7b1      		BRNE loop_16
000065 912f      	POP R18
000066 911f      	POP R17
000067 9508      ret
         
         ;50ms = 50 000us
         ; r16 - liczba obrotow
          longlongdelay:
000068 931f      	push r17
000069 b71f      	in r17, SREG
00006a 931f      	push r17
         	
00006b 2f10      	mov r17, r16
          	loop_64352:
00006c e302      		ldi r16, 50
00006d dfeb      		rcall longdelay
00006e 951a      		dec r17
00006f f7e1      		brne loop_64352
000070 0000      	nop
         	
000071 911f      	pop r17
000072 bf1f      	out SREG, r17
000073 911f      	pop r17
000074 9508      ret
         
         ; LCD_configure
          lcd_configure:
         	; Set as output
000075 9a88      	SBI LCD_DATA_DDR, LCD_RS
000076 9a89      	SBI LCD_DATA_DDR, LCD_OE
000077 9a8a      	SBI LCD_DATA_DDR, LCD_D4
000078 9a8b      	SBI LCD_DATA_DDR, LCD_D5
000079 9a8c      	SBI LCD_DATA_DDR, LCD_D6
00007a 9a8d      	SBI LCD_DATA_DDR, LCD_D7
         
00007b 9890      	CBI LCD_DATA_PORT, LCD_RS
00007c 9891         CBI LCD_DATA_PORT, LCD_OE
00007d e208         LDI R16, 40
00007e dfda         RCALL longdelay
            ; First instruction (30)16
00007f 9a91         SBI LCD_DATA_PORT, LCD_OE
000080 9a92         SBI LCD_DATA_PORT, LCD_D4
000081 9a93         SBI LCD_DATA_PORT, LCD_D5
000082 9894         CBI LCD_DATA_PORT, LCD_D6
000083 9895         CBI LCD_DATA_PORT, LCD_D7
000084 0000         NOP
000085 e006         LDI R16, 6
000086 9891         CBI LCD_DATA_PORT, LCD_OE
000087 dfd1         RCALL longdelay
            ; Second instruction (30)16
000088 9a91         SBI LCD_DATA_PORT, LCD_OE
000089 0000         NOP
00008a e00a         LDI R16, 10
00008b 9891         CBI LCD_DATA_PORT, LCD_OE
00008c dfc4         RCALL delay
            ; Third instruction (30)16
00008d 9a91         SBI LCD_DATA_PORT, LCD_OE
00008e 0000         NOP
00008f e00a         LDI R16, 10
000090 9891         CBI LCD_DATA_PORT, LCD_OE
000091 dfbf         RCALL delay
            ; Fourth instruction (20)16
000092 9a91         SBI LCD_DATA_PORT, LCD_OE
000093 9892         CBI LCD_DATA_PORT, LCD_D4
000094 0000         NOP
000095 e006         LDI R16, 6
000096 9891         CBI LCD_DATA_PORT, LCD_OE
000097 dfb9         RCALL delay
         
         	; My configuration
         	; Function set
000098 e20b      	LDI R16, 0b00101011
000099 d00d      	RCALL copy
00009a e006      	LDI R16, 6
00009b dfb5      	RCALL delay
         	; Clear display
00009c e001      	LDI R16, 0b00000001
00009d d009      	RCALL copy
00009e e002      	LDI R16, 2
00009f dfb9      	RCALL longdelay
         	; Display control
0000a0 e00f      	LDI R16, 0b00001111
0000a1 d005      	RCALL copy
0000a2 e006      	LDI R16, 6
0000a3 dfad      	RCALL delay
         	; Data
0000a4 9a90      	SBI LCD_DATA_PORT, LCD_RS
0000a5 e00a      	LDI R16, 10	
0000a6 9508      ret
         
         ; Copy - wypisuje pod kursorem znak R16, przesuwa kursor w prawo
         ; R16 - argument, znak
          copy:
0000a7 931f      	PUSH R17
0000a8 2f10      	MOV R17, R16
         	
0000a9 9a91      	SBI LCD_DATA_PORT, LCD_OE ; Set E as 1
0000aa ff14      	SBRS R17, 4   ; Copy 4 bit
0000ab 9892      	CBI LCD_DATA_PORT, LCD_D4
0000ac fd14      	SBRC R17, 4
0000ad 9a92      	SBI LCD_DATA_PORT, LCD_D4
0000ae ff15      	SBRS R17, 5   ; Copy 5 bit
0000af 9893      	CBI LCD_DATA_PORT, LCD_D5
0000b0 fd15      	SBRC R17, 5
0000b1 9a93      	SBI LCD_DATA_PORT, LCD_D5
0000b2 ff16      	SBRS R17, 6   ; Copy 6 bit
0000b3 9894      	CBI LCD_DATA_PORT, LCD_D6
0000b4 fd16      	SBRC R17, 6
0000b5 9a94      	SBI LCD_DATA_PORT, LCD_D6
0000b6 ff17      	SBRS R17, 7   ; Copy 7 bit
0000b7 9895      	CBI LCD_DATA_PORT, LCD_D7
0000b8 fd17      	SBRC R17, 7
0000b9 9a95      	SBI LCD_DATA_PORT, LCD_D7
0000ba e001      	LDI R16, 1
0000bb 0000      	NOP
0000bc 9891      	CBI LCD_DATA_PORT, LCD_OE  ; Set E as 0
0000bd df93      	RCALL delay ; Delay 10 us
         	
0000be 9a91      	SBI LCD_DATA_PORT, LCD_OE ; Set E as 1
0000bf ff10      	SBRS R17, 0   ; Copy 0 bit
0000c0 9892      	CBI LCD_DATA_PORT, LCD_D4
0000c1 fd10      	SBRC R17, 0
0000c2 9a92      	SBI LCD_DATA_PORT, LCD_D4
0000c3 ff11      	SBRS R17, 1   ; Copy 1 bit
0000c4 9893      	CBI LCD_DATA_PORT, LCD_D5
0000c5 fd11      	SBRC R17, 1
0000c6 9a93      	SBI LCD_DATA_PORT, LCD_D5
0000c7 ff12      	SBRS R17, 2   ; Copy 2 bit
0000c8 9894      	CBI LCD_DATA_PORT, LCD_D6
0000c9 fd12      	SBRC R17, 2
0000ca 9a94      	SBI LCD_DATA_PORT, LCD_D6
0000cb ff13      	SBRS R17, 3   ; Copy 3 bit
0000cc 9895      	CBI LCD_DATA_PORT, LCD_D7
0000cd fd13      	SBRC R17, 3
0000ce 9a95      	SBI LCD_DATA_PORT, LCD_D7
0000cf e001      	LDI R16, 1
0000d0 0000      	NOP
0000d1 9891      	CBI LCD_DATA_PORT, LCD_OE ; Set E as 0
0000d2 df7e      	RCALL delay ; Delay 10 us
0000d3 e00a      	LDI R16, 10
0000d4 df7c      	RCALL delay
         	
0000d5 911f      	POP R17
0000d6 9508      ret
         
         ; Kolendy:
         	; Cicha noc
          cichanoc:
0000d7 930f      	push r16
0000d8 931f      	push r17
0000d9 932f      	push r18
0000da b70f      	in r16, SREG
0000db 930f      	push r16
         	
0000dc e40f      	ldi r16, SOUND_g1
0000dd e01c      	ldi r17, EIGHTH_NOTE + SIXTH_NOTE
0000de df60      	rcall play_sound		
0000df e407      	ldi r16, SOUND_a1
0000e0 e014      	ldi r17, SIXTH_NOTE
0000e1 df5d      	rcall play_sound	
0000e2 e40f      	ldi r16, SOUND_g1
0000e3 e018      	ldi r17, EIGHTH_NOTE
0000e4 df5a      	rcall play_sound	
0000e5 e50e      	ldi r16, SOUND_e1
0000e6 e118      	ldi r17, QUARTER_NOTE + EIGHTH_NOTE
0000e7 df57      	rcall play_sound
         	
0000e8 e40f      	ldi r16, SOUND_g1
0000e9 e01c      	ldi r17, EIGHTH_NOTE + SIXTH_NOTE
0000ea df54      	rcall play_sound		
0000eb e407      	ldi r16, SOUND_a1
0000ec e014      	ldi r17, SIXTH_NOTE
0000ed df51      	rcall play_sound	
0000ee e40f      	ldi r16, SOUND_g1
0000ef e018      	ldi r17, EIGHTH_NOTE
0000f0 df4e      	rcall play_sound	
0000f1 e50e      	ldi r16, SOUND_e1
0000f2 e118      	ldi r17, QUARTER_NOTE + EIGHTH_NOTE
0000f3 df4b      	rcall play_sound
         
0000f4 e305      	ldi r16, SOUND_d2
0000f5 e110      	ldi r17, QUARTER_NOTE
0000f6 df48      	rcall play_sound
0000f7 e305      	ldi r16, SOUND_d2
0000f8 e018      	ldi r17, EIGHTH_NOTE
0000f9 df45      	rcall play_sound
0000fa e30f      	ldi r16, SOUND_h1
0000fb e110      	ldi r17, QUARTER_NOTE
0000fc df42      	rcall play_sound							
0000fd e30f      	ldi r16, SOUND_h1
0000fe e018      	ldi r17, EIGHTH_NOTE
0000ff df3f      	rcall play_sound
         	
000100 e30b      	ldi r16, SOUND_c2
000101 e110      	ldi r17, QUARTER_NOTE
000102 df3c      	rcall play_sound				
000103 e30b      	ldi r16, SOUND_c2
000104 e018      	ldi r17, EIGHTH_NOTE
000105 df39      	rcall play_sound
000106 e40f      	ldi r16, SOUND_g1
000107 e118      	ldi r17, QUARTER_NOTE + EIGHTH_NOTE
000108 df36      	rcall play_sound		
         	
000109 e022      	ldi r18, 2
          	loop_26576:
00010a e407      		ldi r16, SOUND_a1
00010b e110      		ldi r17, QUARTER_NOTE
00010c df32      		rcall play_sound
00010d e407      		ldi r16, SOUND_a1
00010e e018      		ldi r17, EIGHTH_NOTE
00010f df2f      		rcall play_sound
000110 e30b      		ldi r16, SOUND_c2
000111 e01c      		ldi r17, EIGHTH_NOTE + SIXTH_NOTE
000112 df2c      		rcall play_sound
000113 e30f      		ldi r16, SOUND_h1
000114 e014      		ldi r17, SIXTH_NOTE
000115 df29      		rcall play_sound
000116 e407      		ldi r16, SOUND_a1
000117 e018      		ldi r17, EIGHTH_NOTE
000118 df26      		rcall play_sound
         		
000119 e40f      		ldi r16, SOUND_g1
00011a e01c      		ldi r17, EIGHTH_NOTE + SIXTH_NOTE
00011b df23      		rcall play_sound				
00011c e407      		ldi r16, SOUND_a1
00011d e014      		ldi r17, SIXTH_NOTE
00011e df20      		rcall play_sound
00011f e40f      		ldi r16, SOUND_g1
000120 e018      		ldi r17, EIGHTH_NOTE
000121 df1d      		rcall play_sound
000122 e50e      		ldi r16, SOUND_e1
000123 e110      		ldi r17, QUARTER_NOTE
000124 df1a      		rcall play_sound
000125 e40f      		ldi r16, SOUND_g1
000126 e018      		ldi r17, EIGHTH_NOTE
000127 df17      		rcall play_sound
         		
000128 952a      		dec r18
000129 f701      		brne loop_26576
00012a 0000      	nop
         	
00012b e305      	ldi r16, SOUND_d2
00012c e110      	ldi r17, QUARTER_NOTE
00012d df11      	rcall play_sound
00012e e305      	ldi r16, SOUND_d2
00012f e018      	ldi r17, EIGHTH_NOTE
000130 df0e      	rcall play_sound
000131 e20c      	ldi r16, SOUND_f2
000132 e01c      	ldi r17, EIGHTH_NOTE + SIXTH_NOTE
000133 df0b      	rcall play_sound
000134 e305      	ldi r16, SOUND_d2
000135 e014      	ldi r17, SIXTH_NOTE
000136 df08      	rcall play_sound
000137 e30f      	ldi r16, SOUND_h1
000138 e018      	ldi r17, EIGHTH_NOTE
000139 df05      	rcall play_sound
         	
00013a e30b      	ldi r16, SOUND_c2
00013b e118      	ldi r17, EIGHTH_NOTE + QUARTER_NOTE
00013c df02      	rcall play_sound
00013d e30b      	ldi r16, SOUND_c2
00013e e018      	ldi r17, EIGHTH_NOTE
00013f deff      	rcall play_sound
000140 e100      	ldi r16, QUARTER_NOTE
000141 df26      	rcall longlongdelay
         	
000142 e30b      	ldi r16, SOUND_c2
000143 e01c      	ldi r17, EIGHTH_NOTE + SIXTH_NOTE
000144 defa      	rcall play_sound
000145 e40f      	ldi r16, SOUND_g1
000146 e014      	ldi r17, SIXTH_NOTE
000147 def7      	rcall play_sound
000148 e50e      	ldi r16, SOUND_e1
000149 e018      	ldi r17, EIGHTH_NOTE
00014a def4      	rcall play_sound
00014b e40f      	ldi r16, SOUND_g1
00014c e01c      	ldi r17, EIGHTH_NOTE + SIXTH_NOTE
00014d def1      	rcall play_sound
00014e e509      	ldi r16, SOUND_f1
00014f e014      	ldi r17, SIXTH_NOTE
000150 deee      	rcall play_sound
000151 e60a      	ldi r16, SOUND_d1
000152 e018      	ldi r17, EIGHTH_NOTE
000153 deeb      	rcall play_sound
         	
000154 e707      	ldi r16, SOUND_c1
000155 e118      	ldi r17, EIGHTH_NOTE + QUARTER_NOTE
000156 dee8      	rcall play_sound
000157 e707      	ldi r16, SOUND_c1
000158 e018      	ldi r17, EIGHTH_NOTE
000159 dee5      	rcall play_sound
00015a e100      	ldi r16, QUARTER_NOTE
00015b df0c      	rcall longlongdelay
         	
00015c 910f      	pop r16
00015d bf0f      	out SREG, r16
00015e 912f      	pop r18
00015f 911f      	pop r17
000160 910f      	pop r16
000161 9508      ret
         
         
         

Assembly complete with no errors.
