
---------- Begin Simulation Statistics ----------
host_inst_rate                                 198108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323148                       # Number of bytes of host memory used
host_seconds                                   100.96                       # Real time elapsed on the host
host_tick_rate                              345338016                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000005                       # Number of instructions simulated
sim_seconds                                  0.034864                       # Number of seconds simulated
sim_ticks                                 34863668500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5511923                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 37409.035456                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 31772.680006                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5066832                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    16650425000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.080751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               445091                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            120047                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  10327519000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.058971                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          325044                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1474218                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69523.679500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66163.655912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1259101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   14955725363                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            74615                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   9296125983                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.095306                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         140502                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 62044.876854                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.732524                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           14292                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    886745380                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6986141                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47873.019356                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 42151.892580                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6325933                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     31606150363                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094503                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                660208                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             194662                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  19623644983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066639                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996662                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001679                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.582364                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.719567                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6986141                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47873.019356                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 42151.892580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6325933                       # number of overall hits
system.cpu.dcache.overall_miss_latency    31606150363                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094503                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               660208                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            194662                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  19623644983                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384555                       # number of replacements
system.cpu.dcache.sampled_refs                 385579                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.722733                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6451710                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501861335000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145167                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13377567                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14391.121574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11427.999704                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13335938                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      599088000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003112                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41629                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    462594000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003026                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40479                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 329.445109                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13377567                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14391.121574                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11427.999704                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13335938                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       599088000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003112                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41629                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    462594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003026                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40479                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.435989                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.226623                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13377567                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14391.121574                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11427.999704                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13335938                       # number of overall hits
system.cpu.icache.overall_miss_latency      599088000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003112                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41629                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    462594000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003026                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40479                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40249                       # number of replacements
system.cpu.icache.sampled_refs                  40480                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.226623                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13335938                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 64992.214207                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     11009161149                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                169392                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     66148.631258                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 50633.865821                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         9430                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3598022500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.852248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      54393                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     182                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2744912500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.849396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 54211                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     362236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       65492.934801                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  49914.221229                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         244688                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7698563500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.324507                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       117548                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       799                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5827385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.322298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  116748                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   81726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    68420.973742                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 52838.148203                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          5591772500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     81726                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     4318250500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                81726                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145167                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145167                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.253485                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      426059                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        65700.362334                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   50142.420112                       # average overall mshr miss latency
system.l2.demand_hits                          254118                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11296586000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.403561                       # miss rate for demand accesses
system.l2.demand_misses                        171941                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        981                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         8572298000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.401257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   170959                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.543239                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.204311                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8900.420369                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3347.433518                       # Average occupied blocks per context
system.l2.overall_accesses                     426059                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       65700.362334                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  57533.132410                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         254118                       # number of overall hits
system.l2.overall_miss_latency            11296586000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.403561                       # miss rate for overall accesses
system.l2.overall_misses                       171941                       # number of overall misses
system.l2.overall_mshr_hits                       981                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       19581459149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.798835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  340351                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.267409                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         45297                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        19902                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       194162                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           172557                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1703                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         283603                       # number of replacements
system.l2.sampled_refs                         296081                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      12247.853886                       # Cycle average of tags in use
system.l2.total_refs                           371133                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            76470                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 45013720                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2544454                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3399390                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           15                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       301363                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3393023                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3980577                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         172785                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305010                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       318949                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17699814                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.601192                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.491847                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13405864     75.74%     75.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2135571     12.07%     87.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       805179      4.55%     92.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       433684      2.45%     94.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       252494      1.43%     96.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137701      0.78%     97.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       128671      0.73%     97.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        81701      0.46%     98.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       318949      1.80%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17699814                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10640987                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2359224                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3120555                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       301167                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10640987                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13587465                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.471361                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.471361                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4791115                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       404125                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28897264                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7467329                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5341369                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2046130                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          610                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       100000                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4779465                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4629421                       # DTB hits
system.switch_cpus_1.dtb.data_misses           150044                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3877810                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3732217                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           145593                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        901655                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            897204                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4451                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3980577                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3324963                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9028292                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        80761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30533058                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        583553                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.161068                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3324963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2717239                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.235475                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19745944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.546295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.752720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14042679     71.12%     71.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         489851      2.48%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         300095      1.52%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         477039      2.42%     77.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1419169      7.19%     84.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         261808      1.33%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         253035      1.28%     87.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         510170      2.58%     89.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1992098     10.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19745944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               4967672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2083008                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1545038                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.630123                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4780467                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           901655                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12909846                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14877003                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735930                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9500746                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.601976                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15090639                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       349610                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2960313                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5815395                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       499244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1837898                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     24987318                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3878812                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       411203                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15572616                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       132582                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6290                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2046130                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       171352                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       328365                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       106416                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          380                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        17404                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3456158                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1076564                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17404                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        62897                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       286713                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.404635                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.404635                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10488829     65.62%     65.62% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46946      0.29%     65.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228977      1.43%     67.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7195      0.05%     67.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201893      1.26%     68.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19514      0.12%     68.78% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64647      0.40%     69.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.18% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4005873     25.06%     94.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       919946      5.76%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15983820                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       149265                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009339                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        22925     15.36%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     15.36% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           19      0.01%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            3      0.00%     15.37% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           16      0.01%     15.38% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        72557     48.61%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     63.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        47683     31.95%     95.94% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         6062      4.06%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19745944                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.809474                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.347719                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12544236     63.53%     63.53% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2979478     15.09%     78.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1734088      8.78%     87.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1159153      5.87%     93.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       808405      4.09%     97.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       325607      1.65%     99.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       172016      0.87%     99.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        18732      0.09%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4229      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19745944                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.646762                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23442280                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15983820                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13168969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        27964                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     11580021                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3325027                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3324963                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2550759                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       819781                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5815395                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1837898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24713616                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4008853                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8004544                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       333578                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7790502                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       408875                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        17106                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     35893437                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27919965                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20697303                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5117616                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2046130                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       782842                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12692696                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      1948214                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 95142                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
