read -sv run_verilog_mid/adder_32b_20_67_a241d812b66ef30fe1b001d52732fd02.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_20_67_a241d812b66ef30fe1b001d52732fd02_yosys.v
