---
layout: page
title: Publications
---

# Publications
{:.no_toc}

## Publications
{: .no_toc .text-delta }

1. TOC
{:toc}

---
## 2023

## 2022

- T. Kamucheka, A. Nelson, D. Andrews and M. Huang, "A Masked Pure-Hardware Implementation of Kyber Cryptographic Algorithm," 2022 International Conference on Field-Programmable Technology (ICFPT), Hong Kong, 2022, pp. 1-1, [IEEE](https://doi.org/10.1109/ICFPT56656.2022.9974404)
- A. Panahi, E. Kabir, A. Downey, D. Andrews, M. Huang and J. D. Bakos, "High-Rate Machine Learning for Forecasting Time-Series Signals," 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), New York City, NY, USA, 2022, pp. 1-9, [IEEE](https://ieeexplore.ieee.org/abstract/document/9786127)
- Kabir, E., Poudel, A., Aklah, Z., Huang, M., Andrews, D. (2022). A Runtime Programmable Accelerator for Convolutional and Multilayer Perceptron Neural Networks on FPGA. In: Gan, L., Wang, Y., Xue, W., Chau, T. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2022. Lecture Notes in Computer Science, vol 13569. Springer, Cham. [Springer](https://doi.org/10.1007/978-3-031-19983-7_3)
- H. Liu, A. Panahi, D. Andrews and A. Nelson, "An FPGA-Based Upper-Limb Rehabilitation Device for Gesture Recognition and Motion Evaluation Using Multi-Task Recurrent Neural Networks," in IEEE Sensors Journal, vol. 22, no. 4, pp. 3605-3615, 15 Feb.15, 2022, [IEEE](https://doi.org/10.1109/JSEN.2022.3141659).

## 2021

- A. Panahi, S. Balsalama, A. -T. Ishimwe, J. M. Mbongue and D. Andrews, "A Customizable Domain-Specific Memory-Centric FPGA Overlay for Machine Learning Applications," 2021 31st International Conference on Field-Programmable Logic and Applications (FPL), Dresden, Germany, 2021, pp. 24-27, [IEEE](https:doi.org/10.1109/FPL53798.2021.00012).
- Tendayi Kamucheka, Michael Fahr, Tristen Teague, Alexander Nelson, David Andrews, and Miaoqing Huang, "Power-based Side Channel Attack Analysis on PQC Algorithms", Cryptology ePrint Archive, 2021 [url](https://eprint.iacr.org/2021/1021)

## 2020

- S. Basalama, A. Panahi, A. -T. Ishimwe and D. Andrews, "SPAR-2: A SIMD Processor Array for Machine Learning in IoT Devices," 2020 3rd International Conference on Data Intelligence and Security (ICDIS), South Padre Island, TX, USA, 2020, pp. 141-147, [IEEE](https://ieeexplore.ieee.org/document/9323000)
- H. Liu, A. Panahi, D. Andrews and A. Nelson, "FPGA-Based Gesture Recognition with Capacitive Sensor Array using Recurrent Neural Networks," 2020 IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Fayetteville, AR, USA, 2020, pp. 225-225, [IEEE](https://doi.org/10.1109/FCCM48280.2020.00056)

## 2019
- A. Panahi, K. Stokke and D. Andrews, "A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs," 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 2019, pp. 1-8, [IEEE](https://doi.org/10.1109/ReConFig48160.2019.8994776)
- Hansmeier, T., Platzner, M., Pantho, M.J.H. et al. An Accelerator for Resolution Proof Checking based on FPGA and Hybrid Memory Cube Technology. J Sign Process Syst 91, 1259â€“1272 (2019). [Journal of Signal Processing Systems](https://doi.org/10.1007/s11265-018-1435-y)

## 2018
- M. J. H. Pantho, J. Mandebi Mbongue, C. Bobda and D. Andrews, "Transparent Acceleration of Image Processing Kernels on FPGA-Attached Hybrid Memory Cube Computers," 2018 International Conference on Field-Programmable Technology (FPT), Naha, Japan, 2018, pp. 342-345, [IEEE](https://doi.org/10.1109/FPT.2018.00069)
- J. Mbongue, F. Hategekimana, D. Tchuinkou Kwadjo, D. Andrews and C. Bobda, "FPGAVirt: A Novel Virtualization Framework for FPGAs in the Cloud," 2018 IEEE 11th International Conference on Cloud Computing (CLOUD), San Francisco, CA, USA, 2018, pp. 862-865, [IEEE](https://doi.org/10.1109/CLOUD.2018.00122)
- M. J. H. Pantho, J. M. Mbongue, C. Bobda, D. Andrews and M. Asadinia, "Enabling Transparent Acceleration of OpenCV Library Kernels on a Hybrid Memory Cube Computer," 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), Boulder, CO, USA, 2018, pp. 217-217, [IEEE](https://doi.org/10.1109/FCCM.2018.00051)
- Hansmeier, T., Platzner, M., Andrews, D. (2018). An FPGA/HMC-Based Accelerator for Resolution Proof Checking. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P. (eds) Applied Reconfigurable Computing. Architectures, Tools, and Applications. ARC 2018. Lecture Notes in Computer Science(), vol 10824. [Springer](https://doi.org/10.1007/978-3-319-78890-6_13)
-  Sen Ma, Xuan Shi & David Andrews (2018) Parallelizing maximum likelihood classification (MLC) for supervised image classification by pipelined thread approach through high-level synthesis (HLS) on FPGA cluster, Big Earth Data, 2:2, 144-158, https://doi.org/10.1080/20964471.2018.1470249


## 2016

- S. Ma, D. Andrews, S. Gao and J. Cummins, "Breeze computing: A just in time (JIT) approach for virtualizing FPGAs in the cloud," 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig), Cancun, Mexico, 2016, pp. 1-6,[IEEE](https://doi.org10.1109/ReConFig.2016.7857159)
- H. Ding, S. Ma, M. Huang and D. Andrews, "OOGen: An Automated Generation Tool for Custom MPSoC Architectures Based on Object-Oriented Programming Methods," 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), Chicago, IL, USA, 2016, pp. 233-240, [IEEE](https://doi.org/10.1109/IPDPSW.2016.23)
- Eugene Cartwright, "Enabling Runtime Profiling to Hide and Exploit Heterogeneity within Chip Heterogeneous Multiprocessor Systems (CHMPS)", Ph.D. Dissertation at the University of Arkansas (May, 2016). Dissertation
- Invited Talk "JIT Run Time Assembly of Hardware Accelerators", Paderborn University, Paderborn Germany, June 30, 2016
- Invited Paper David Andrews, Marco Platzner, "Programming Models for Reconfigurable Manycore Systems" Proceedings of the 11th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC 2016) Tallinn, Estonia June 27-29, 2016 pp. 1-8 [IEEE](https://doi.org/10.1109/ReCoSoC.2016.7533897)
- S. Ma, Z. Aklah and D. Andrews, "Run time interpretation for creating custom accelerators," 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, Germany, 2016, pp. 900-905 [IEEE](https://ieeexplore.ieee.org/abstract/document/7459436)
- Sen Ma, Zeyad Aklah, David Andrews, Just In Time Assembly of Accelerators, Proceedings of the 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2016), Monterey California, February 21-23, 2016 pp. 173-178,https://arxiv.org/abs/1603.01187
- Zeyad Aklah, Sen Ma and David Andrews A Dynamic Overlay Supporting Just-In-Time Assembly to Construct Customized Hardware Accelerators 2nd International Workshop on Overlay Architectures for FPGAs (OLAF). Sunday workshop at the 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA 2016) 2 page abstract.

## 2015

- Sen Ma, Hongyuan Ding, Miaoqing Huang and David Andrews, "Archborn: An Open Source Tool for Automated Generation of Chip Heterogeneous Multiprocessor Architectures", Proceedings of the International Conference on ReConFigurable Computing and FPGAs, Cancun Mexico, Dec 7-9, 2015
- Nithin George, Hyoukloong Lee, David Novo, Muhsen Owaida, Davi Andrews, Kunle Olukotun, and Paolo Ienne,"Automatic Support for Multi-Module Parallelism from Computational Patterns", Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL) pp.93-100, London, England, 2015
- Sen Ma, Zeyad Aklah and David Andrews, "A Run Time Interpretation Approach for Creating Custom Accelerators", Proceedings of the 25th International Conference on Field Programmable Logic and Applications (FPL), pp.472-475, London, England, 2015
- Paolo Ienne, David Andrews, Walid Najjar, Reconfigurable Computing for the Masses, Really ? Workshop at the 25th International Conference on Field Programmable Logic and Applications (FPL) London, England, 2015
- David Andrews, Can We Finally Allow Software Programmers to Create Hardware Accelerators ? Invited Talk at ETH Zurich, April 30, 2015
- Keynote Talk David Andrews, Will the future success of Reconfigurable Computing require a paradigm shift in our research communities thinking?, 11th International Symposium on Applied Reconfigurable Computing (ARC), Bochum Germany, April 16, 2015
- Zeyad Aklah and David Andrews, "A Flexible Multilayer Perceptron Co-Processor for FPGAs" Proceedings of the 11th International Symposium on Applied Reconfigurable Computing (ARC), pp. 427-434, Bochum Germany, April 13-17, 2015
