<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1872" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1872{left:585px;bottom:68px;letter-spacing:0.11px;}
#t2_1872{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1872{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1872{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1872{left:69px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_1872{left:359px;bottom:805px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1872{left:69px;bottom:721px;letter-spacing:-0.13px;}
#t8_1872{left:69px;bottom:698px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#t9_1872{left:69px;bottom:681px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_1872{left:69px;bottom:658px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tb_1872{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tc_1872{left:69px;bottom:625px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_1872{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#te_1872{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tf_1872{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tg_1872{left:69px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_1872{left:69px;bottom:529px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#ti_1872{left:69px;bottom:512px;letter-spacing:-0.17px;word-spacing:-1.27px;}
#tj_1872{left:69px;bottom:495px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_1872{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tl_1872{left:69px;bottom:443px;letter-spacing:-0.13px;}
#tm_1872{left:69px;bottom:420px;letter-spacing:-0.12px;}
#tn_1872{left:90px;bottom:402px;letter-spacing:-0.11px;}
#to_1872{left:117px;bottom:383px;letter-spacing:-0.12px;}
#tp_1872{left:90px;bottom:365px;letter-spacing:-0.12px;}
#tq_1872{left:117px;bottom:347px;letter-spacing:-0.12px;}
#tr_1872{left:90px;bottom:328px;letter-spacing:-0.12px;}
#ts_1872{left:117px;bottom:310px;letter-spacing:-0.12px;}
#tt_1872{left:90px;bottom:292px;letter-spacing:-0.12px;}
#tu_1872{left:117px;bottom:273px;letter-spacing:-0.12px;}
#tv_1872{left:90px;bottom:255px;letter-spacing:-0.1px;}
#tw_1872{left:117px;bottom:237px;letter-spacing:-0.11px;}
#tx_1872{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#ty_1872{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#tz_1872{left:313px;bottom:1065px;letter-spacing:-0.13px;}
#t10_1872{left:313px;bottom:1050px;letter-spacing:-0.18px;}
#t11_1872{left:358px;bottom:1065px;letter-spacing:-0.14px;}
#t12_1872{left:358px;bottom:1050px;letter-spacing:-0.12px;word-spacing:-1.04px;}
#t13_1872{left:358px;bottom:1034px;letter-spacing:-0.14px;}
#t14_1872{left:431px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_1872{left:431px;bottom:1050px;letter-spacing:-0.12px;}
#t16_1872{left:550px;bottom:1065px;letter-spacing:-0.12px;}
#t17_1872{left:78px;bottom:1011px;letter-spacing:-0.13px;}
#t18_1872{left:78px;bottom:995px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t19_1872{left:78px;bottom:978px;letter-spacing:-0.15px;}
#t1a_1872{left:313px;bottom:1011px;}
#t1b_1872{left:358px;bottom:1011px;letter-spacing:-0.13px;}
#t1c_1872{left:431px;bottom:1011px;letter-spacing:-0.15px;}
#t1d_1872{left:431px;bottom:995px;letter-spacing:-0.17px;}
#t1e_1872{left:550px;bottom:1011px;letter-spacing:-0.12px;}
#t1f_1872{left:550px;bottom:995px;letter-spacing:-0.14px;}
#t1g_1872{left:550px;bottom:978px;letter-spacing:-0.12px;}
#t1h_1872{left:78px;bottom:955px;letter-spacing:-0.13px;}
#t1i_1872{left:78px;bottom:938px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_1872{left:78px;bottom:921px;letter-spacing:-0.15px;}
#t1k_1872{left:313px;bottom:955px;}
#t1l_1872{left:358px;bottom:955px;letter-spacing:-0.13px;}
#t1m_1872{left:431px;bottom:955px;letter-spacing:-0.15px;}
#t1n_1872{left:431px;bottom:938px;letter-spacing:-0.17px;}
#t1o_1872{left:550px;bottom:955px;letter-spacing:-0.12px;}
#t1p_1872{left:550px;bottom:938px;letter-spacing:-0.14px;}
#t1q_1872{left:550px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_1872{left:78px;bottom:898px;letter-spacing:-0.13px;}
#t1s_1872{left:78px;bottom:881px;letter-spacing:-0.13px;}
#t1t_1872{left:78px;bottom:865px;letter-spacing:-0.14px;}
#t1u_1872{left:313px;bottom:898px;}
#t1v_1872{left:358px;bottom:898px;letter-spacing:-0.16px;}
#t1w_1872{left:431px;bottom:898px;letter-spacing:-0.14px;}
#t1x_1872{left:550px;bottom:898px;letter-spacing:-0.12px;}
#t1y_1872{left:550px;bottom:881px;letter-spacing:-0.13px;}
#t1z_1872{left:550px;bottom:865px;letter-spacing:-0.11px;}
#t20_1872{left:83px;bottom:784px;letter-spacing:-0.15px;}
#t21_1872{left:164px;bottom:784px;letter-spacing:-0.14px;}
#t22_1872{left:269px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t23_1872{left:422px;bottom:784px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t24_1872{left:581px;bottom:784px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t25_1872{left:739px;bottom:784px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t26_1872{left:98px;bottom:759px;}
#t27_1872{left:171px;bottom:759px;letter-spacing:-0.1px;}
#t28_1872{left:258px;bottom:759px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t29_1872{left:418px;bottom:759px;letter-spacing:-0.12px;}
#t2a_1872{left:572px;bottom:759px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_1872{left:760px;bottom:759px;letter-spacing:-0.12px;}

.s1_1872{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1872{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1872{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1872{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1872{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_1872{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_1872{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_1872{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1872" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1872Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1872" style="-webkit-user-select: none;"><object width="935" height="1210" data="1872/1872.svg" type="image/svg+xml" id="pdf1872" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1872" class="t s1_1872">VMAXPH—Return Maximum of Packed FP16 Values </span>
<span id="t2_1872" class="t s2_1872">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_1872" class="t s1_1872">5-396 </span><span id="t4_1872" class="t s1_1872">Vol. 2C </span>
<span id="t5_1872" class="t s3_1872">VMAXPH—Return Maximum of Packed FP16 Values </span>
<span id="t6_1872" class="t s4_1872">Instruction Operand Encoding </span>
<span id="t7_1872" class="t s5_1872">Description </span>
<span id="t8_1872" class="t s6_1872">This instruction performs a SIMD compare of the packed FP16 values in the first source operand and the second </span>
<span id="t9_1872" class="t s6_1872">source operand and returns the maximum value for each pair of values to the destination operand. </span>
<span id="ta_1872" class="t s6_1872">If the values being compared are both 0.0s (of either sign), the value in the second operand (source operand) is </span>
<span id="tb_1872" class="t s6_1872">returned. If a value in the second operand is an SNaN, then SNaN is forwarded unchanged to the destination (that </span>
<span id="tc_1872" class="t s6_1872">is, a QNaN version of the SNaN is not returned). </span>
<span id="td_1872" class="t s6_1872">If only one value is a NaN (SNaN or QNaN) for this instruction, the second operand (source operand), either a NaN </span>
<span id="te_1872" class="t s6_1872">or a valid floating-point value, is written to the result. If instead of this behavior, it is required that the NaN source </span>
<span id="tf_1872" class="t s6_1872">operand (from either the first or second operand) be returned, the action of VMAXPH can be emulated using a </span>
<span id="tg_1872" class="t s6_1872">sequence of instructions, such as, a comparison followed by AND, ANDN and OR. </span>
<span id="th_1872" class="t s6_1872">EVEX encoded versions: The first source operand (the second operand) is a ZMM/YMM/XMM register. The second </span>
<span id="ti_1872" class="t s6_1872">source operand can be a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector </span>
<span id="tj_1872" class="t s6_1872">broadcast from a 16-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally </span>
<span id="tk_1872" class="t s6_1872">updated with writemask k1. </span>
<span id="tl_1872" class="t s5_1872">Operation </span>
<span id="tm_1872" class="t s7_1872">def MAX(SRC1, SRC2): </span>
<span id="tn_1872" class="t s7_1872">IF (SRC1 = 0.0) and (SRC2 = 0.0): </span>
<span id="to_1872" class="t s7_1872">DEST := SRC2 </span>
<span id="tp_1872" class="t s7_1872">ELSE IF (SRC1 = NaN): </span>
<span id="tq_1872" class="t s7_1872">DEST := SRC2 </span>
<span id="tr_1872" class="t s7_1872">ELSE IF (SRC2 = NaN): </span>
<span id="ts_1872" class="t s7_1872">DEST := SRC2 </span>
<span id="tt_1872" class="t s7_1872">ELSE IF (SRC1 &gt; SRC2): </span>
<span id="tu_1872" class="t s7_1872">DEST := SRC1 </span>
<span id="tv_1872" class="t s7_1872">ELSE: </span>
<span id="tw_1872" class="t s7_1872">DEST := SRC2 </span>
<span id="tx_1872" class="t s8_1872">Opcode/ </span>
<span id="ty_1872" class="t s8_1872">Instruction </span>
<span id="tz_1872" class="t s8_1872">Op/ </span>
<span id="t10_1872" class="t s8_1872">En </span>
<span id="t11_1872" class="t s8_1872">64/32 </span>
<span id="t12_1872" class="t s8_1872">bit Mode </span>
<span id="t13_1872" class="t s8_1872">Support </span>
<span id="t14_1872" class="t s8_1872">CPUID Feature </span>
<span id="t15_1872" class="t s8_1872">Flag </span>
<span id="t16_1872" class="t s8_1872">Description </span>
<span id="t17_1872" class="t s7_1872">EVEX.128.NP.MAP5.W0 5F /r </span>
<span id="t18_1872" class="t s7_1872">VMAXPH xmm1{k1}{z}, xmm2, </span>
<span id="t19_1872" class="t s7_1872">xmm3/m128/m16bcst </span>
<span id="t1a_1872" class="t s7_1872">A </span><span id="t1b_1872" class="t s7_1872">V/V </span><span id="t1c_1872" class="t s7_1872">AVX512-FP16 </span>
<span id="t1d_1872" class="t s7_1872">AVX512VL </span>
<span id="t1e_1872" class="t s7_1872">Return the maximum packed FP16 values </span>
<span id="t1f_1872" class="t s7_1872">between xmm2 and xmm3/m128/m16bcst and </span>
<span id="t1g_1872" class="t s7_1872">store the result in xmm1 subject to writemask k1. </span>
<span id="t1h_1872" class="t s7_1872">EVEX.256.NP.MAP5.W0 5F /r </span>
<span id="t1i_1872" class="t s7_1872">VMAXPH ymm1{k1}{z}, ymm2, </span>
<span id="t1j_1872" class="t s7_1872">ymm3/m256/m16bcst </span>
<span id="t1k_1872" class="t s7_1872">A </span><span id="t1l_1872" class="t s7_1872">V/V </span><span id="t1m_1872" class="t s7_1872">AVX512-FP16 </span>
<span id="t1n_1872" class="t s7_1872">AVX512VL </span>
<span id="t1o_1872" class="t s7_1872">Return the maximum packed FP16 values </span>
<span id="t1p_1872" class="t s7_1872">between ymm2 and ymm3/m256/m16bcst and </span>
<span id="t1q_1872" class="t s7_1872">store the result in ymm1 subject to writemask k1. </span>
<span id="t1r_1872" class="t s7_1872">EVEX.512.NP.MAP5.W0 5F /r </span>
<span id="t1s_1872" class="t s7_1872">VMAXPH zmm1{k1}{z}, zmm2, </span>
<span id="t1t_1872" class="t s7_1872">zmm3/m512/m16bcst {sae} </span>
<span id="t1u_1872" class="t s7_1872">A </span><span id="t1v_1872" class="t s7_1872">V/V </span><span id="t1w_1872" class="t s7_1872">AVX512-FP16 </span><span id="t1x_1872" class="t s7_1872">Return the maximum packed FP16 values </span>
<span id="t1y_1872" class="t s7_1872">between zmm2 and zmm3/m512/m16bcst and </span>
<span id="t1z_1872" class="t s7_1872">store the result in zmm1 subject to writemask k1. </span>
<span id="t20_1872" class="t s8_1872">Op/En </span><span id="t21_1872" class="t s8_1872">Tuple </span><span id="t22_1872" class="t s8_1872">Operand 1 </span><span id="t23_1872" class="t s8_1872">Operand 2 </span><span id="t24_1872" class="t s8_1872">Operand 3 </span><span id="t25_1872" class="t s8_1872">Operand 4 </span>
<span id="t26_1872" class="t s7_1872">A </span><span id="t27_1872" class="t s7_1872">Full </span><span id="t28_1872" class="t s7_1872">ModRM:reg (w) </span><span id="t29_1872" class="t s7_1872">VEX.vvvv (r) </span><span id="t2a_1872" class="t s7_1872">ModRM:r/m (r) </span><span id="t2b_1872" class="t s7_1872">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
