Time resolution is 1 ps
$finish called at time : 2017 ns : File "D:/Verilog/CompArch/RV32I_Pipelined/RV32I_Pipelined.srcs/sim_1/new/pipeline_tb.v" Line 75
