TimeQuest Timing Analyzer report for uart_test
Sun May 23 10:46:16 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 17. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Slow 1200mV 85C Model Metastability Report
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 32. Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 33. Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 34. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Slow 1200mV 0C Model Metastability Report
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 50. Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 51. Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 52. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 53. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 54. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 55. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Fast 1200mV 0C Model Metastability Report
 62. Multicorner Timing Analysis Summary
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Board Trace Model Assignments
 68. Input Transition Times
 69. Signal Integrity Metrics (Slow 1200mv 0c Model)
 70. Signal Integrity Metrics (Slow 1200mv 85c Model)
 71. Signal Integrity Metrics (Fast 1200mv 0c Model)
 72. Setup Transfers
 73. Hold Transfers
 74. Recovery Transfers
 75. Removal Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths
 79. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; uart_test                                          ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; U_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { U_PLL|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 56.1 MHz  ; 56.1 MHz        ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 65.92 MHz ; 65.92 MHz       ; CLOCK_50                                          ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 4.829  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 22.175 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.357 ; 0.000         ;
; CLOCK_50                                          ; 0.403 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; 16.664 ; 0.000              ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.812 ; 0.000              ;
+----------+-------+--------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.681  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.707 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                            ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.829 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 15.079     ;
; 4.935 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 14.970     ;
; 5.014 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.898     ;
; 5.171 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 14.737     ;
; 5.277 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 14.628     ;
; 5.590 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.319     ;
; 5.592 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 14.317     ;
; 5.779 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 14.136     ;
; 5.855 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 14.069     ;
; 5.858 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 14.045     ;
; 5.880 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 14.032     ;
; 5.898 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 14.019     ;
; 5.909 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 13.997     ;
; 5.942 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 13.966     ;
; 6.058 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 13.847     ;
; 6.080 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 13.837     ;
; 6.120 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 13.795     ;
; 6.164 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.752     ;
; 6.192 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 13.722     ;
; 6.303 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 13.607     ;
; 6.513 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.403     ;
; 6.692 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 13.214     ;
; 6.773 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.143     ;
; 6.795 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.121     ;
; 6.812 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 13.103     ;
; 6.878 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 13.034     ;
; 6.892 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 13.017     ;
; 6.910 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.999     ;
; 7.049 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.854     ;
; 7.068 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 12.864     ;
; 7.070 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.839     ;
; 7.083 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.831     ;
; 7.095 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.829     ;
; 7.099 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.810     ;
; 7.126 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.790     ;
; 7.160 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.746     ;
; 7.175 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.734     ;
; 7.184 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.724     ;
; 7.202 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.706     ;
; 7.215 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 12.689     ;
; 7.231 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.678     ;
; 7.233 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.691     ;
; 7.253 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.656     ;
; 7.259 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 12.656     ;
; 7.263 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.642     ;
; 7.286 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.631     ;
; 7.292 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.624     ;
; 7.297 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.617     ;
; 7.304 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.605     ;
; 7.314 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.589     ;
; 7.334 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.583     ;
; 7.373 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.537     ;
; 7.386 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.528     ;
; 7.391 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.526     ;
; 7.398 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.510     ;
; 7.403 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.500     ;
; 7.410 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 12.522     ;
; 7.475 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.439     ;
; 7.475 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.439     ;
; 7.476 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.429     ;
; 7.485 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.432     ;
; 7.492 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 12.423     ;
; 7.495 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 12.420     ;
; 7.501 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.411     ;
; 7.507 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.417     ;
; 7.512 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.412     ;
; 7.546 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 12.369     ;
; 7.552 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.365     ;
; 7.557 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 12.347     ;
; 7.562 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.348     ;
; 7.569 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.348     ;
; 7.577 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.335     ;
; 7.593 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.323     ;
; 7.605 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.300     ;
; 7.627 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.279     ;
; 7.631 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.285     ;
; 7.633 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.279     ;
; 7.638 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.272     ;
; 7.639 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.285     ;
; 7.643 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.263     ;
; 7.666 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.250     ;
; 7.694 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 12.221     ;
; 7.694 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.216     ;
; 7.701 ; lcd_messages:lcd_show|run_length_string[5] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.208     ;
; 7.702 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 12.207     ;
; 7.716 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.200     ;
; 7.731 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.181     ;
; 7.732 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 12.171     ;
; 7.753 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.155     ;
; 7.761 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 12.147     ;
; 7.776 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 12.156     ;
; 7.816 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[13][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.090     ;
; 7.818 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.093     ; 12.087     ;
; 7.823 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 12.089     ;
; 7.833 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.092     ; 12.073     ;
; 7.837 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.087     ;
; 7.844 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.088     ; 12.066     ;
; 7.858 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.058     ;
; 7.865 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.059     ;
; 7.872 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.044     ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 22.175 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.779     ;
; 22.175 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.779     ;
; 22.175 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.779     ;
; 22.175 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.779     ;
; 22.175 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.779     ;
; 22.178 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.776     ;
; 22.178 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.776     ;
; 22.178 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.776     ;
; 22.178 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.776     ;
; 22.178 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.776     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.179 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.775     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.182 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 17.772     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.247 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.709     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.250 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 17.706     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.357 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.615     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.360 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.026     ; 17.612     ;
; 22.399 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.559     ;
; 22.399 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.559     ;
; 22.399 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.559     ;
; 22.399 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.559     ;
; 22.399 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.559     ;
; 22.402 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.556     ;
; 22.402 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.556     ;
; 22.402 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.556     ;
; 22.402 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.556     ;
; 22.402 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 17.556     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.468 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.493     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.471 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 17.490     ;
; 22.473 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.474     ;
; 22.473 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.474     ;
; 22.473 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.474     ;
; 22.473 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.474     ;
; 22.473 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.474     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.477 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.470     ;
; 22.481 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.466     ;
; 22.481 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.466     ;
; 22.481 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.466     ;
; 22.481 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.466     ;
; 22.481 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.466     ;
; 22.484 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[267] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 17.475     ;
; 22.484 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[259] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 17.475     ;
; 22.484 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[251] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 17.475     ;
; 22.484 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[243] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 17.475     ;
; 22.484 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[235] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 17.475     ;
; 22.485 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.462     ;
; 22.485 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.462     ;
; 22.485 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 17.462     ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.357 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.013      ;
; 0.360 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.016      ;
; 0.362 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 1.018      ;
; 0.401 ; fifo:U_Controller|data_input[491]                                         ; fifo:U_Controller|data_input[491]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[483]                                         ; fifo:U_Controller|data_input[483]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[475]                                         ; fifo:U_Controller|data_input[475]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[467]                                         ; fifo:U_Controller|data_input[467]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[459]                                         ; fifo:U_Controller|data_input[459]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[451]                                         ; fifo:U_Controller|data_input[451]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[443]                                         ; fifo:U_Controller|data_input[443]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[241]                                         ; fifo:U_Controller|data_input[241]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[233]                                         ; fifo:U_Controller|data_input[233]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[225]                                         ; fifo:U_Controller|data_input[225]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[217]                                         ; fifo:U_Controller|data_input[217]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[209]                                         ; fifo:U_Controller|data_input[209]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; fifo:U_Controller|data_input[201]                                         ; fifo:U_Controller|data_input[201]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[237]                                         ; fifo:U_Controller|data_input[237]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[229]                                         ; fifo:U_Controller|data_input[229]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[69]                                          ; fifo:U_Controller|data_input[69]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[61]                                          ; fifo:U_Controller|data_input[61]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[53]                                          ; fifo:U_Controller|data_input[53]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[45]                                          ; fifo:U_Controller|data_input[45]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[494]                                         ; fifo:U_Controller|data_input[494]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[486]                                         ; fifo:U_Controller|data_input[486]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[478]                                         ; fifo:U_Controller|data_input[478]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[470]                                         ; fifo:U_Controller|data_input[470]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[462]                                         ; fifo:U_Controller|data_input[462]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[406]                                         ; fifo:U_Controller|data_input[406]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[398]                                         ; fifo:U_Controller|data_input[398]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[390]                                         ; fifo:U_Controller|data_input[390]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[382]                                         ; fifo:U_Controller|data_input[382]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[374]                                         ; fifo:U_Controller|data_input[374]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[366]                                         ; fifo:U_Controller|data_input[366]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[358]                                         ; fifo:U_Controller|data_input[358]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[350]                                         ; fifo:U_Controller|data_input[350]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[342]                                         ; fifo:U_Controller|data_input[342]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[334]                                         ; fifo:U_Controller|data_input[334]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[326]                                         ; fifo:U_Controller|data_input[326]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[318]                                         ; fifo:U_Controller|data_input[318]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[310]                                         ; fifo:U_Controller|data_input[310]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[302]                                         ; fifo:U_Controller|data_input[302]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[294]                                         ; fifo:U_Controller|data_input[294]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[286]                                         ; fifo:U_Controller|data_input[286]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[278]                                         ; fifo:U_Controller|data_input[278]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[270]                                         ; fifo:U_Controller|data_input[270]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[262]                                         ; fifo:U_Controller|data_input[262]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[254]                                         ; fifo:U_Controller|data_input[254]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[246]                                         ; fifo:U_Controller|data_input[246]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[238]                                         ; fifo:U_Controller|data_input[238]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[198]                                         ; fifo:U_Controller|data_input[198]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[190]                                         ; fifo:U_Controller|data_input[190]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[182]                                         ; fifo:U_Controller|data_input[182]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[174]                                         ; fifo:U_Controller|data_input[174]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[166]                                         ; fifo:U_Controller|data_input[166]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[158]                                         ; fifo:U_Controller|data_input[158]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[150]                                         ; fifo:U_Controller|data_input[150]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[142]                                         ; fifo:U_Controller|data_input[142]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[134]                                         ; fifo:U_Controller|data_input[134]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[126]                                         ; fifo:U_Controller|data_input[126]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[118]                                         ; fifo:U_Controller|data_input[118]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[110]                                         ; fifo:U_Controller|data_input[110]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[102]                                         ; fifo:U_Controller|data_input[102]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[94]                                          ; fifo:U_Controller|data_input[94]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[455]                                         ; fifo:U_Controller|data_input[455]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[447]                                         ; fifo:U_Controller|data_input[447]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[439]                                         ; fifo:U_Controller|data_input[439]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[431]                                         ; fifo:U_Controller|data_input[431]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[103]                                         ; fifo:U_Controller|data_input[103]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[95]                                          ; fifo:U_Controller|data_input[95]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[63]                                          ; fifo:U_Controller|data_input[63]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[55]                                          ; fifo:U_Controller|data_input[55]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[47]                                          ; fifo:U_Controller|data_input[47]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[324]                                         ; fifo:U_Controller|data_input[324]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[316]                                         ; fifo:U_Controller|data_input[316]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[308]                                         ; fifo:U_Controller|data_input[308]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[300]                                         ; fifo:U_Controller|data_input[300]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[292]                                         ; fifo:U_Controller|data_input[292]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[284]                                         ; fifo:U_Controller|data_input[284]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[76]                                          ; fifo:U_Controller|data_input[76]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[68]                                          ; fifo:U_Controller|data_input[68]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[60]                                          ; fifo:U_Controller|data_input[60]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[52]                                          ; fifo:U_Controller|data_input[52]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[44]                                          ; fifo:U_Controller|data_input[44]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[435]                                         ; fifo:U_Controller|data_input[435]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[427]                                         ; fifo:U_Controller|data_input[427]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[419]                                         ; fifo:U_Controller|data_input[419]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[411]                                         ; fifo:U_Controller|data_input[411]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[403]                                         ; fifo:U_Controller|data_input[403]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[395]                                         ; fifo:U_Controller|data_input[395]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[331]                                         ; fifo:U_Controller|data_input[331]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[323]                                         ; fifo:U_Controller|data_input[323]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[315]                                         ; fifo:U_Controller|data_input[315]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[307]                                         ; fifo:U_Controller|data_input[307]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[299]                                         ; fifo:U_Controller|data_input[299]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[291]                                         ; fifo:U_Controller|data_input[291]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[283]                                         ; fifo:U_Controller|data_input[283]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[275]                                         ; fifo:U_Controller|data_input[275]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[267]                                         ; fifo:U_Controller|data_input[267]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[259]                                         ; fifo:U_Controller|data_input[259]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; fifo:U_Controller|data_input[251]                                         ; fifo:U_Controller|data_input[251]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                           ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|mLCD_ST.000000             ; lcd_messages:lcd_show|mLCD_ST.000000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[0]               ; lcd_messages:lcd_show|LUT_INDEX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[2]               ; lcd_messages:lcd_show|LUT_INDEX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[5]               ; lcd_messages:lcd_show|LUT_INDEX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[4]               ; lcd_messages:lcd_show|LUT_INDEX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_INDEX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|LUT_INDEX[1]               ; lcd_messages:lcd_show|LUT_INDEX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.669      ;
; 0.409 ; reset_delay:r0|Cont[0]                           ; reset_delay:r0|Cont[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.674      ;
; 0.428 ; reset_delay:r0|Cont[19]                          ; reset_delay:r0|Cont[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.694      ;
; 0.431 ; lcd_messages:lcd_show|LUT_DATA[4]                ; lcd_messages:lcd_show|mLCD_DATA[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; lcd_messages:lcd_show|LUT_DATA[2]                ; lcd_messages:lcd_show|mLCD_DATA[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.698      ;
; 0.436 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|ST.00   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.702      ;
; 0.444 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.710      ;
; 0.450 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mDLY[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.716      ;
; 0.465 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.731      ;
; 0.466 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.732      ;
; 0.475 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.741      ;
; 0.485 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.751      ;
; 0.600 ; lcd_messages:lcd_show|LUT_DATA[5]                ; lcd_messages:lcd_show|mLCD_DATA[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; lcd_messages:lcd_show|LUT_DATA[1]                ; lcd_messages:lcd_show|mLCD_DATA[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; lcd_messages:lcd_show|LUT_DATA[6]                ; lcd_messages:lcd_show|mLCD_DATA[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; lcd_messages:lcd_show|LUT_DATA[3]                ; lcd_messages:lcd_show|mLCD_DATA[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; lcd_messages:lcd_show|LUT_DATA[0]                ; lcd_messages:lcd_show|mLCD_DATA[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; lcd_messages:lcd_show|LUT_DATA[7]                ; lcd_messages:lcd_show|mLCD_DATA[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.868      ;
; 0.634 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|ST.01   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.899      ;
; 0.634 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.899      ;
; 0.642 ; lcd_messages:lcd_show|mDLY[7]                    ; lcd_messages:lcd_show|mDLY[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd_messages:lcd_show|mDLY[6]                    ; lcd_messages:lcd_show|mDLY[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd_messages:lcd_show|mDLY[8]                    ; lcd_messages:lcd_show|mDLY[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; lcd_messages:lcd_show|mDLY[9]                    ; lcd_messages:lcd_show|mDLY[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; reset_delay:r0|Cont[10]                          ; reset_delay:r0|Cont[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd_messages:lcd_show|mDLY[5]                    ; lcd_messages:lcd_show|mDLY[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd_messages:lcd_show|mDLY[11]                   ; lcd_messages:lcd_show|mDLY[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd_messages:lcd_show|mDLY[12]                   ; lcd_messages:lcd_show|mDLY[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; lcd_messages:lcd_show|mDLY[15]                   ; lcd_messages:lcd_show|mDLY[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; reset_delay:r0|Cont[16]                          ; reset_delay:r0|Cont[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; reset_delay:r0|Cont[12]                          ; reset_delay:r0|Cont[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; reset_delay:r0|Cont[13]                          ; reset_delay:r0|Cont[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; lcd_messages:lcd_show|mDLY[1]                    ; lcd_messages:lcd_show|mDLY[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; lcd_messages:lcd_show|mDLY[4]                    ; lcd_messages:lcd_show|mDLY[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; lcd_messages:lcd_show|mDLY[14]                   ; lcd_messages:lcd_show|mDLY[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; lcd_messages:lcd_show|mDLY[13]                   ; lcd_messages:lcd_show|mDLY[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; reset_delay:r0|Cont[7]                           ; reset_delay:r0|Cont[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; reset_delay:r0|Cont[5]                           ; reset_delay:r0|Cont[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.909      ;
; 0.644 ; reset_delay:r0|Cont[14]                          ; reset_delay:r0|Cont[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; reset_delay:r0|Cont[15]                          ; reset_delay:r0|Cont[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; lcd_messages:lcd_show|mDLY[10]                   ; lcd_messages:lcd_show|mDLY[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; reset_delay:r0|Cont[4]                           ; reset_delay:r0|Cont[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; reset_delay:r0|Cont[2]                           ; reset_delay:r0|Cont[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.645 ; reset_delay:r0|Cont[6]                           ; reset_delay:r0|Cont[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.910      ;
; 0.646 ; reset_delay:r0|Cont[11]                          ; reset_delay:r0|Cont[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; reset_delay:r0|Cont[18]                          ; reset_delay:r0|Cont[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.912      ;
; 0.647 ; lcd_messages:lcd_show|mDLY[2]                    ; lcd_messages:lcd_show|mDLY[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; reset_delay:r0|Cont[3]                           ; reset_delay:r0|Cont[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.913      ;
; 0.649 ; lcd_messages:lcd_show|mDLY[16]                   ; lcd_messages:lcd_show|mDLY[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.649 ; reset_delay:r0|Cont[17]                          ; reset_delay:r0|Cont[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.915      ;
; 0.654 ; lcd_messages:lcd_show|counter[15]                ; lcd_messages:lcd_show|counter[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.920      ;
; 0.655 ; lcd_messages:lcd_show|counter[5]                 ; lcd_messages:lcd_show|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.655 ; lcd_messages:lcd_show|counter[3]                 ; lcd_messages:lcd_show|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.921      ;
; 0.656 ; lcd_messages:lcd_show|counter[1]                 ; lcd_messages:lcd_show|counter[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.922      ;
; 0.657 ; lcd_messages:lcd_show|counter[29]                ; lcd_messages:lcd_show|counter[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658 ; lcd_messages:lcd_show|counter[27]                ; lcd_messages:lcd_show|counter[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; lcd_messages:lcd_show|counter[17]                ; lcd_messages:lcd_show|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; lcd_messages:lcd_show|counter[9]                 ; lcd_messages:lcd_show|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; lcd_messages:lcd_show|counter[7]                 ; lcd_messages:lcd_show|counter[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; reset_delay:r0|Cont[9]                           ; reset_delay:r0|Cont[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659 ; lcd_messages:lcd_show|mDLY[3]                    ; lcd_messages:lcd_show|mDLY[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; lcd_messages:lcd_show|counter[31]                ; lcd_messages:lcd_show|counter[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659 ; reset_delay:r0|Cont[8]                           ; reset_delay:r0|Cont[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660 ; lcd_messages:lcd_show|counter[25]                ; lcd_messages:lcd_show|counter[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; lcd_messages:lcd_show|counter[23]                ; lcd_messages:lcd_show|counter[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; lcd_messages:lcd_show|counter[4]                 ; lcd_messages:lcd_show|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; lcd_messages:lcd_show|counter[2]                 ; lcd_messages:lcd_show|counter[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; lcd_messages:lcd_show|counter[10]                ; lcd_messages:lcd_show|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.661 ; lcd_messages:lcd_show|counter[8]                 ; lcd_messages:lcd_show|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.928      ;
; 0.663 ; lcd_messages:lcd_show|mDLY[0]                    ; lcd_messages:lcd_show|mDLY[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; lcd_messages:lcd_show|counter[30]                ; lcd_messages:lcd_show|counter[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; lcd_messages:lcd_show|counter[28]                ; lcd_messages:lcd_show|counter[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; lcd_messages:lcd_show|counter[26]                ; lcd_messages:lcd_show|counter[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663 ; reset_delay:r0|Cont[1]                           ; reset_delay:r0|Cont[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.664 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.930      ;
; 0.682 ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.948      ;
; 0.687 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.953      ;
; 0.712 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.978      ;
; 0.737 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.11   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.004      ;
; 0.741 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.007      ;
; 0.758 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.024      ;
; 0.764 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_DATA[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.030      ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.664 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.263      ;
; 16.664 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.263      ;
; 16.664 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 3.263      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 16.818 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 3.107      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.026 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 2.888      ;
; 17.031 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.884      ;
; 17.031 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.884      ;
; 17.031 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.884      ;
; 17.031 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.884      ;
; 17.031 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 2.884      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.075 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 2.845      ;
; 17.346 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.346 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.346 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.346 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.346 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 2.575      ;
; 17.646 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.279      ;
; 17.646 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.279      ;
; 17.646 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.279      ;
; 17.646 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.279      ;
; 17.646 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.279      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
; 17.705 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 2.221      ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.812 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 2.086      ;
; 1.861 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.134      ;
; 1.861 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.134      ;
; 1.861 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.134      ;
; 1.861 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.134      ;
; 1.861 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.134      ;
; 2.150 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.419      ;
; 2.150 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.419      ;
; 2.150 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.419      ;
; 2.150 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.419      ;
; 2.150 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.419      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.408 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 2.676      ;
; 2.455 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.718      ;
; 2.455 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.718      ;
; 2.455 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.718      ;
; 2.455 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.718      ;
; 2.455 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 2.718      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.461 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 2.723      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.650 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 2.923      ;
; 2.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.042      ;
; 2.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.042      ;
; 2.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 3.042      ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                     ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][4]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][6] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][0] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][1] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][2] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][3] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][4] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][5] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][6] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][1] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][2] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][0] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][1] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][2] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][6] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][1] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][2] ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][1]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][6]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][7]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][3]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][2]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][2]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][7]  ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][0] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][1] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][2] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][3] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][4] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][5] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[10][7] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][7] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][0] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][3] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][4] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][5] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][6] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][7] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][3] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][4] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][5] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][6] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][7] ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][0]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][7]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][4]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][5]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][6]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][0]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][1]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][2]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][3]  ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][4]  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[87]                                                            ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[0]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[1]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[2]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|iir[3]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lcr[7]                                                                       ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|thre_int_d                                                                   ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|thre_int_pnd                                                                 ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][1]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][2]                         ;
; 19.707 ; 19.927       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10] ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[101]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[109]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[117]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[125]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[133]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[13]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[141]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[144]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[149]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[152]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[157]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[160]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[165]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[168]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[173]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[181]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[189]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[197]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[205]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[213]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[21]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[221]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[29]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[351]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[359]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[367]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[375]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[37]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[383]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[391]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[399]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[407]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[40]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[415]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[423]                                                               ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[46]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[48]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[54]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[56]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[64]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[72]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[77]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[85]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[93]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[16]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[17]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[18]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[19]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[20]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[21]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[22]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[23]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[24]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[25]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[26]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[27]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[28]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[29]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[30]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[31]                                                                ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[13]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[21]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[26]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[27]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[28]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[29]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_led_sv[30]                                                             ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[101]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[109]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[117]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[125]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[128]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[133]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[136]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[141]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[144]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[149]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[152]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[157]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[160]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[165]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[168]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[16]                                                            ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[173]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[181]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[189]                                                           ;
; 19.708 ; 19.928       ; 0.220          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|string_message[197]                                                           ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 6.229 ; 6.682 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 6.229 ; 6.682 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 6.171 ; 6.723 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; 6.997 ; 7.570 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; 6.433 ; 6.946 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; 6.520 ; 7.035 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; 6.580 ; 7.112 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; 6.997 ; 7.570 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; 6.294 ; 6.790 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; 6.631 ; 7.151 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; 6.694 ; 7.208 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; 6.324 ; 6.825 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -4.523 ; -4.952 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -4.523 ; -4.952 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -5.271 ; -5.821 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; -5.421 ; -5.897 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; -5.541 ; -6.024 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; -5.624 ; -6.109 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; -5.681 ; -6.183 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; -6.096 ; -6.647 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; -5.421 ; -5.897 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; -5.744 ; -6.244 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; -5.805 ; -6.299 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; -5.449 ; -5.931 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 11.977 ; 11.456 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.691 ; 10.446 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.684  ; 8.635  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.664  ; 8.610  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.937  ; 7.939  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 10.114 ; 10.111 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.747  ; 8.740  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 9.127  ; 9.018  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 11.977 ; 11.456 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 9.748  ; 9.552  ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 9.674  ; 9.516  ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 11.825 ; 11.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 8.633  ; 8.619  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 11.516 ; 11.512 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 5.733  ; 5.651  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 9.209  ; 9.014  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 9.287  ; 9.094  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 11.825 ; 11.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 8.674  ; 8.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 11.695 ; 11.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 8.576  ; 8.458  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 9.411  ; 9.316  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 6.088  ; 6.177  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 9.703  ; 9.580  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 11.695 ; 11.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 10.346 ; 10.456 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 11.223 ; 11.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 11.996 ; 11.896 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 9.053  ; 9.072  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 11.996 ; 11.896 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 7.958  ; 8.006  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 10.210 ; 10.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 11.222 ; 10.983 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 11.254 ; 11.213 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 10.772 ; 10.805 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 12.626 ; 12.450 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 10.310 ; 10.419 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 9.832  ; 9.904  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 8.568  ; 8.207  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 12.178 ; 11.973 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 11.754 ; 11.582 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 12.626 ; 12.450 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 11.737 ; 11.554 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 7.622  ; 7.701  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 7.622  ; 7.701  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 5.657  ; 5.706  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 6.846  ; 6.779  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 5.578  ; 5.520  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 6.846  ; 6.779  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 6.051  ; 6.026  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 5.843  ; 5.843  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 6.806  ; 6.733  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 5.513  ; 5.498  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 5.820  ; 5.742  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 5.053  ; 4.992  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 5.516  ; 5.457  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 10.307 ; 9.987  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 7.662  ; 7.659  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.306 ; 10.067 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.380  ; 8.330  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.361  ; 8.306  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.662  ; 7.659  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 9.753  ; 9.746  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.440  ; 8.430  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.804  ; 8.696  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 11.619 ; 11.103 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 9.400  ; 9.208  ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 9.331  ; 9.175  ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 5.064  ; 4.984  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 7.857  ; 7.842  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 10.677 ; 10.676 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 5.064  ; 4.984  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 8.403  ; 8.215  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 8.478  ; 8.292  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 10.968 ; 10.831 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 7.889  ; 7.920  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 5.402  ; 5.487  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 7.796  ; 7.681  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 8.601  ; 8.508  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 5.402  ; 5.487  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 8.882  ; 8.763  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 10.794 ; 10.708 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 9.549  ; 9.658  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 10.391 ; 10.362 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 7.197  ; 7.243  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 8.258  ; 8.276  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 11.083 ; 10.987 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 7.197  ; 7.243  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 9.368  ; 9.296  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 10.340 ; 10.110 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 10.371 ; 10.330 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 9.908  ; 9.939  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 7.866  ; 7.502  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 9.465  ; 9.568  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 9.002  ; 9.070  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 7.866  ; 7.502  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 11.255 ; 11.054 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 10.851 ; 10.681 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 11.688 ; 11.514 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 10.833 ; 10.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 4.993  ; 5.038  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 6.875  ; 6.952  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 4.993  ; 5.038  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 4.411  ; 4.351  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 4.917  ; 4.859  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 6.132  ; 6.066  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 5.369  ; 5.343  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 5.169  ; 5.167  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 6.093  ; 6.022  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 4.852  ; 4.836  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 5.148  ; 5.071  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 4.411  ; 4.351  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 4.855  ; 4.797  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 8.697  ; 8.416  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 60.43 MHz ; 60.43 MHz       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 71.1 MHz  ; 71.1 MHz        ; CLOCK_50                                          ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 5.935  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 23.452 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.353 ; 0.000         ;
; CLOCK_50                                          ; 0.354 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 16.921 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.628 ; 0.000             ;
+----------+-------+-------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.688  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.708 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                             ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.935 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.985     ;
; 6.151 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.766     ;
; 6.194 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 13.731     ;
; 6.223 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 13.697     ;
; 6.439 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 13.478     ;
; 6.747 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.174     ;
; 6.800 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 13.121     ;
; 6.860 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 13.072     ;
; 6.913 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 13.015     ;
; 6.921 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.997     ;
; 6.921 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 12.999     ;
; 6.922 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 12.993     ;
; 6.992 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 12.938     ;
; 7.040 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 12.885     ;
; 7.137 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 12.780     ;
; 7.178 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 12.752     ;
; 7.231 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.697     ;
; 7.246 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 12.680     ;
; 7.258 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 12.669     ;
; 7.275 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 12.647     ;
; 7.515 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 12.414     ;
; 7.784 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 12.134     ;
; 7.785 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.143     ;
; 7.851 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 12.077     ;
; 7.860 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 12.069     ;
; 7.894 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 12.030     ;
; 7.998 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.917     ;
; 8.002 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.919     ;
; 8.002 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.924     ;
; 8.047 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.896     ;
; 8.053 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.868     ;
; 8.086 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.843     ;
; 8.097 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.823     ;
; 8.102 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.830     ;
; 8.107 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.811     ;
; 8.123 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.797     ;
; 8.123 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.798     ;
; 8.131 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.790     ;
; 8.161 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.771     ;
; 8.164 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.752     ;
; 8.205 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.716     ;
; 8.225 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.704     ;
; 8.227 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.688     ;
; 8.238 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 11.679     ;
; 8.243 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.687     ;
; 8.246 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.680     ;
; 8.251 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.677     ;
; 8.262 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.659     ;
; 8.263 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.667     ;
; 8.282 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.639     ;
; 8.304 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.616     ;
; 8.306 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.609     ;
; 8.321 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.600     ;
; 8.335 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.608     ;
; 8.346 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.580     ;
; 8.404 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.522     ;
; 8.407 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 11.510     ;
; 8.411 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.519     ;
; 8.419 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.511     ;
; 8.425 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 11.501     ;
; 8.429 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.499     ;
; 8.452 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 11.464     ;
; 8.452 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.480     ;
; 8.481 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.449     ;
; 8.486 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.432     ;
; 8.488 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.434     ;
; 8.507 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 11.418     ;
; 8.508 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 11.422     ;
; 8.509 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.420     ;
; 8.526 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 11.391     ;
; 8.529 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.400     ;
; 8.531 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.401     ;
; 8.535 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.392     ;
; 8.544 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.374     ;
; 8.545 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.072     ; 11.382     ;
; 8.561 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.368     ;
; 8.573 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.348     ;
; 8.584 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 11.341     ;
; 8.592 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.332     ;
; 8.621 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.071     ; 11.307     ;
; 8.621 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.299     ;
; 8.623 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 11.302     ;
; 8.636 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.293     ;
; 8.640 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.282     ;
; 8.647 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.079     ; 11.273     ;
; 8.689 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.243     ;
; 8.710 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.208     ;
; 8.713 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 11.219     ;
; 8.717 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.205     ;
; 8.727 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 11.202     ;
; 8.731 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.075     ; 11.193     ;
; 8.746 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 11.187     ;
; 8.748 ; lcd_messages:lcd_show|run_length_string[5] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.078     ; 11.173     ;
; 8.756 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.166     ;
; 8.766 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.149     ;
; 8.772 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.082     ; 11.145     ;
; 8.776 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 11.167     ;
; 8.780 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 11.135     ;
; 8.787 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.077     ; 11.135     ;
; 8.796 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[13][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.081     ; 11.122     ;
+-------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 23.452 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.514     ;
; 23.452 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.514     ;
; 23.452 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.514     ;
; 23.452 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.514     ;
; 23.452 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.514     ;
; 23.454 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.512     ;
; 23.454 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.512     ;
; 23.454 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.512     ;
; 23.454 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.512     ;
; 23.454 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 16.512     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.455 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.510     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.457 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 16.508     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.522 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.447     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.524 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 16.445     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.623 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.361     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.625 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.015     ; 16.359     ;
; 23.667 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.305     ;
; 23.667 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.305     ;
; 23.667 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.305     ;
; 23.667 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.305     ;
; 23.667 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.305     ;
; 23.669 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.303     ;
; 23.669 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.303     ;
; 23.669 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.303     ;
; 23.669 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.303     ;
; 23.669 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.303     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.721 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.253     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 16.251     ;
; 23.728 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.228     ;
; 23.728 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.228     ;
; 23.728 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.228     ;
; 23.728 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.228     ;
; 23.728 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.228     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.731 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 16.224     ;
; 23.736 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[267] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.236     ;
; 23.736 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[259] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.236     ;
; 23.736 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[251] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.236     ;
; 23.736 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[243] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.236     ;
; 23.736 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[235] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.236     ;
; 23.738 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[267] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.234     ;
; 23.738 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[259] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.234     ;
; 23.738 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[251] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.234     ;
; 23.738 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[243] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.234     ;
; 23.738 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[235] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 16.234     ;
; 23.740 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.216     ;
; 23.740 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.216     ;
; 23.740 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 16.216     ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                 ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.353 ; fifo:U_Controller|data_input[237] ; fifo:U_Controller|data_input[237] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[229] ; fifo:U_Controller|data_input[229] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[69]  ; fifo:U_Controller|data_input[69]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[61]  ; fifo:U_Controller|data_input[61]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[53]  ; fifo:U_Controller|data_input[53]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[45]  ; fifo:U_Controller|data_input[45]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[406] ; fifo:U_Controller|data_input[406] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[398] ; fifo:U_Controller|data_input[398] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[390] ; fifo:U_Controller|data_input[390] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[382] ; fifo:U_Controller|data_input[382] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[374] ; fifo:U_Controller|data_input[374] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[334] ; fifo:U_Controller|data_input[334] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[326] ; fifo:U_Controller|data_input[326] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[103] ; fifo:U_Controller|data_input[103] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[95]  ; fifo:U_Controller|data_input[95]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[324] ; fifo:U_Controller|data_input[324] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[316] ; fifo:U_Controller|data_input[316] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[308] ; fifo:U_Controller|data_input[308] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[300] ; fifo:U_Controller|data_input[300] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[292] ; fifo:U_Controller|data_input[292] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[284] ; fifo:U_Controller|data_input[284] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[491] ; fifo:U_Controller|data_input[491] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[483] ; fifo:U_Controller|data_input[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[475] ; fifo:U_Controller|data_input[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[467] ; fifo:U_Controller|data_input[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[459] ; fifo:U_Controller|data_input[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[451] ; fifo:U_Controller|data_input[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[443] ; fifo:U_Controller|data_input[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[435] ; fifo:U_Controller|data_input[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[427] ; fifo:U_Controller|data_input[427] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[419] ; fifo:U_Controller|data_input[419] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[411] ; fifo:U_Controller|data_input[411] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[403] ; fifo:U_Controller|data_input[403] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[395] ; fifo:U_Controller|data_input[395] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[203] ; fifo:U_Controller|data_input[203] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[195] ; fifo:U_Controller|data_input[195] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[187] ; fifo:U_Controller|data_input[187] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[179] ; fifo:U_Controller|data_input[179] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[171] ; fifo:U_Controller|data_input[171] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[163] ; fifo:U_Controller|data_input[163] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[131] ; fifo:U_Controller|data_input[131] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[123] ; fifo:U_Controller|data_input[123] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[322] ; fifo:U_Controller|data_input[322] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[314] ; fifo:U_Controller|data_input[314] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[306] ; fifo:U_Controller|data_input[306] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[298] ; fifo:U_Controller|data_input[298] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[146] ; fifo:U_Controller|data_input[146] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[58]  ; fifo:U_Controller|data_input[58]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[425] ; fifo:U_Controller|data_input[425] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[417] ; fifo:U_Controller|data_input[417] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[409] ; fifo:U_Controller|data_input[409] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[401] ; fifo:U_Controller|data_input[401] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[393] ; fifo:U_Controller|data_input[393] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[385] ; fifo:U_Controller|data_input[385] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[241] ; fifo:U_Controller|data_input[241] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[233] ; fifo:U_Controller|data_input[233] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[225] ; fifo:U_Controller|data_input[225] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[217] ; fifo:U_Controller|data_input[217] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[209] ; fifo:U_Controller|data_input[209] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[201] ; fifo:U_Controller|data_input[201] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[193] ; fifo:U_Controller|data_input[193] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[185] ; fifo:U_Controller|data_input[185] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[177] ; fifo:U_Controller|data_input[177] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[169] ; fifo:U_Controller|data_input[169] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[161] ; fifo:U_Controller|data_input[161] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[145] ; fifo:U_Controller|data_input[145] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[137] ; fifo:U_Controller|data_input[137] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[129] ; fifo:U_Controller|data_input[129] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[121] ; fifo:U_Controller|data_input[121] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[113] ; fifo:U_Controller|data_input[113] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[105] ; fifo:U_Controller|data_input[105] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[97]  ; fifo:U_Controller|data_input[97]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[89]  ; fifo:U_Controller|data_input[89]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[81]  ; fifo:U_Controller|data_input[81]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[289] ; fifo:U_Controller|data_input[289] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[281] ; fifo:U_Controller|data_input[281] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[273] ; fifo:U_Controller|data_input[273] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[265] ; fifo:U_Controller|data_input[265] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; fifo:U_Controller|data_input[257] ; fifo:U_Controller|data_input[257] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[421] ; fifo:U_Controller|data_input[421] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[413] ; fifo:U_Controller|data_input[413] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[405] ; fifo:U_Controller|data_input[405] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[397] ; fifo:U_Controller|data_input[397] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[389] ; fifo:U_Controller|data_input[389] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[381] ; fifo:U_Controller|data_input[381] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[373] ; fifo:U_Controller|data_input[373] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[494] ; fifo:U_Controller|data_input[494] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[486] ; fifo:U_Controller|data_input[486] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[478] ; fifo:U_Controller|data_input[478] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[470] ; fifo:U_Controller|data_input[470] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[462] ; fifo:U_Controller|data_input[462] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[454] ; fifo:U_Controller|data_input[454] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[446] ; fifo:U_Controller|data_input[446] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[438] ; fifo:U_Controller|data_input[438] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[430] ; fifo:U_Controller|data_input[430] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[422] ; fifo:U_Controller|data_input[422] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[414] ; fifo:U_Controller|data_input[414] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[366] ; fifo:U_Controller|data_input[366] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[358] ; fifo:U_Controller|data_input[358] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; fifo:U_Controller|data_input[350] ; fifo:U_Controller|data_input[350] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
+-------+-----------------------------------+-----------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; lcd_messages:lcd_show|LUT_INDEX[0]               ; lcd_messages:lcd_show|LUT_INDEX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd_messages:lcd_show|LUT_INDEX[2]               ; lcd_messages:lcd_show|LUT_INDEX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd_messages:lcd_show|LUT_INDEX[4]               ; lcd_messages:lcd_show|LUT_INDEX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_INDEX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lcd_messages:lcd_show|LUT_INDEX[1]               ; lcd_messages:lcd_show|LUT_INDEX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|mLCD_ST.000000             ; lcd_messages:lcd_show|mLCD_ST.000000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|LUT_INDEX[5]               ; lcd_messages:lcd_show|LUT_INDEX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.366 ; reset_delay:r0|Cont[0]                           ; reset_delay:r0|Cont[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.608      ;
; 0.388 ; reset_delay:r0|Cont[19]                          ; reset_delay:r0|Cont[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.630      ;
; 0.395 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|ST.00   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.637      ;
; 0.395 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.637      ;
; 0.398 ; lcd_messages:lcd_show|LUT_DATA[4]                ; lcd_messages:lcd_show|mLCD_DATA[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; lcd_messages:lcd_show|LUT_DATA[2]                ; lcd_messages:lcd_show|mLCD_DATA[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.641      ;
; 0.407 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mDLY[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.650      ;
; 0.410 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.652      ;
; 0.420 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.662      ;
; 0.422 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.664      ;
; 0.432 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.674      ;
; 0.446 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.688      ;
; 0.548 ; lcd_messages:lcd_show|LUT_DATA[5]                ; lcd_messages:lcd_show|mLCD_DATA[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; lcd_messages:lcd_show|LUT_DATA[6]                ; lcd_messages:lcd_show|mLCD_DATA[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.792      ;
; 0.549 ; lcd_messages:lcd_show|LUT_DATA[3]                ; lcd_messages:lcd_show|mLCD_DATA[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; lcd_messages:lcd_show|LUT_DATA[1]                ; lcd_messages:lcd_show|mLCD_DATA[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; lcd_messages:lcd_show|LUT_DATA[7]                ; lcd_messages:lcd_show|mLCD_DATA[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; lcd_messages:lcd_show|LUT_DATA[0]                ; lcd_messages:lcd_show|mLCD_DATA[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.792      ;
; 0.586 ; lcd_messages:lcd_show|mDLY[8]                    ; lcd_messages:lcd_show|mDLY[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; lcd_messages:lcd_show|mDLY[4]                    ; lcd_messages:lcd_show|mDLY[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd_messages:lcd_show|mDLY[6]                    ; lcd_messages:lcd_show|mDLY[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; lcd_messages:lcd_show|mDLY[14]                   ; lcd_messages:lcd_show|mDLY[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd_messages:lcd_show|mDLY[9]                    ; lcd_messages:lcd_show|mDLY[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lcd_messages:lcd_show|mDLY[12]                   ; lcd_messages:lcd_show|mDLY[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; reset_delay:r0|Cont[7]                           ; reset_delay:r0|Cont[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; reset_delay:r0|Cont[13]                          ; reset_delay:r0|Cont[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; lcd_messages:lcd_show|mDLY[7]                    ; lcd_messages:lcd_show|mDLY[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; lcd_messages:lcd_show|mDLY[11]                   ; lcd_messages:lcd_show|mDLY[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; lcd_messages:lcd_show|mDLY[15]                   ; lcd_messages:lcd_show|mDLY[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; reset_delay:r0|Cont[5]                           ; reset_delay:r0|Cont[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; reset_delay:r0|Cont[10]                          ; reset_delay:r0|Cont[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.830      ;
; 0.589 ; lcd_messages:lcd_show|mDLY[5]                    ; lcd_messages:lcd_show|mDLY[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; lcd_messages:lcd_show|mDLY[10]                   ; lcd_messages:lcd_show|mDLY[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; lcd_messages:lcd_show|mDLY[13]                   ; lcd_messages:lcd_show|mDLY[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|ST.01   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; reset_delay:r0|Cont[16]                          ; reset_delay:r0|Cont[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; reset_delay:r0|Cont[6]                           ; reset_delay:r0|Cont[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; reset_delay:r0|Cont[12]                          ; reset_delay:r0|Cont[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; reset_delay:r0|Cont[15]                          ; reset_delay:r0|Cont[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.831      ;
; 0.589 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; lcd_messages:lcd_show|mDLY[1]                    ; lcd_messages:lcd_show|mDLY[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; reset_delay:r0|Cont[4]                           ; reset_delay:r0|Cont[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; reset_delay:r0|Cont[2]                           ; reset_delay:r0|Cont[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; reset_delay:r0|Cont[14]                          ; reset_delay:r0|Cont[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.832      ;
; 0.591 ; reset_delay:r0|Cont[11]                          ; reset_delay:r0|Cont[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; lcd_messages:lcd_show|mDLY[2]                    ; lcd_messages:lcd_show|mDLY[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; reset_delay:r0|Cont[3]                           ; reset_delay:r0|Cont[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.592 ; reset_delay:r0|Cont[18]                          ; reset_delay:r0|Cont[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.834      ;
; 0.593 ; lcd_messages:lcd_show|mDLY[16]                   ; lcd_messages:lcd_show|mDLY[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.594 ; reset_delay:r0|Cont[17]                          ; reset_delay:r0|Cont[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.836      ;
; 0.598 ; lcd_messages:lcd_show|counter[15]                ; lcd_messages:lcd_show|counter[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.840      ;
; 0.599 ; lcd_messages:lcd_show|counter[5]                 ; lcd_messages:lcd_show|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.599 ; lcd_messages:lcd_show|counter[3]                 ; lcd_messages:lcd_show|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; lcd_messages:lcd_show|counter[29]                ; lcd_messages:lcd_show|counter[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; reset_delay:r0|Cont[9]                           ; reset_delay:r0|Cont[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; lcd_messages:lcd_show|counter[31]                ; lcd_messages:lcd_show|counter[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; lcd_messages:lcd_show|counter[27]                ; lcd_messages:lcd_show|counter[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601 ; lcd_messages:lcd_show|counter[1]                 ; lcd_messages:lcd_show|counter[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602 ; lcd_messages:lcd_show|counter[17]                ; lcd_messages:lcd_show|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603 ; lcd_messages:lcd_show|counter[9]                 ; lcd_messages:lcd_show|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; lcd_messages:lcd_show|counter[7]                 ; lcd_messages:lcd_show|counter[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.603 ; reset_delay:r0|Cont[8]                           ; reset_delay:r0|Cont[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.845      ;
; 0.604 ; lcd_messages:lcd_show|mDLY[3]                    ; lcd_messages:lcd_show|mDLY[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lcd_messages:lcd_show|counter[25]                ; lcd_messages:lcd_show|counter[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lcd_messages:lcd_show|counter[23]                ; lcd_messages:lcd_show|counter[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lcd_messages:lcd_show|counter[4]                 ; lcd_messages:lcd_show|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604 ; lcd_messages:lcd_show|counter[2]                 ; lcd_messages:lcd_show|counter[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605 ; lcd_messages:lcd_show|counter[30]                ; lcd_messages:lcd_show|counter[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; lcd_messages:lcd_show|counter[10]                ; lcd_messages:lcd_show|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605 ; lcd_messages:lcd_show|counter[8]                 ; lcd_messages:lcd_show|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606 ; lcd_messages:lcd_show|counter[28]                ; lcd_messages:lcd_show|counter[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; lcd_messages:lcd_show|counter[26]                ; lcd_messages:lcd_show|counter[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606 ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.607 ; lcd_messages:lcd_show|mDLY[0]                    ; lcd_messages:lcd_show|mDLY[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.849      ;
; 0.607 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.849      ;
; 0.608 ; reset_delay:r0|Cont[1]                           ; reset_delay:r0|Cont[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.850      ;
; 0.618 ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.860      ;
; 0.631 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.873      ;
; 0.653 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.895      ;
; 0.688 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.11   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.931      ;
; 0.690 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.933      ;
; 0.692 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.934      ;
; 0.693 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_DATA[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.936      ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.921 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.015      ;
; 16.921 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.015      ;
; 16.921 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.015      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.063 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.871      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.263 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.074     ; 2.662      ;
; 17.268 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.268 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.268 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.268 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.268 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.073     ; 2.658      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.312 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.619      ;
; 17.565 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.366      ;
; 17.565 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.366      ;
; 17.565 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.366      ;
; 17.565 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.366      ;
; 17.565 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 2.366      ;
; 17.854 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.081      ;
; 17.854 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.081      ;
; 17.854 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.081      ;
; 17.854 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.081      ;
; 17.854 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 2.081      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
; 17.895 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 2.041      ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.628 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.878      ;
; 1.677 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.926      ;
; 1.677 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.926      ;
; 1.677 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.926      ;
; 1.677 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.926      ;
; 1.677 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.926      ;
; 1.923 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.169      ;
; 1.923 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.169      ;
; 1.923 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.169      ;
; 1.923 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.169      ;
; 1.923 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 2.169      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.151 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.396      ;
; 2.200 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.440      ;
; 2.200 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.440      ;
; 2.200 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.440      ;
; 2.200 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.440      ;
; 2.200 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 2.440      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.206 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.445      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.367 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 2.616      ;
; 2.471 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.722      ;
; 2.471 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.722      ;
; 2.471 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 2.722      ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                      ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[5]       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[6]       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[7]       ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][0]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][0]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][1]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][2]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][5]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][7]  ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mLCD_DATA[5]      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mLCD_DATA[6]      ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mLCD_DATA[7]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[0]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[1]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[2]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[3]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[4]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[8]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[0]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[1]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[2]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[3]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[4]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_INDEX[5]      ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[16]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[18]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[19]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[20]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[21]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[22]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[24]       ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][2]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][0] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][1] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][2] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][3] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][4] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][5] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[11][6] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][0] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][3] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][4] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][5] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][6] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][7] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][0] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][1] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][2] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][3] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][4] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][5] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][6] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][7] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][0] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][1] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][2] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][3] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][4] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][5] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][6] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[15][7] ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][0]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[3][7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[4][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][6]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][7]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][1]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][3]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][5]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[8][4]  ;
; 9.689 ; 9.875        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][0]  ;
+-------+--------------+----------------+-----------------+----------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                         ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------+
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lsr0_d                                                                      ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|lsr0r                                                                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[0]                                        ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_data_in[2]                                        ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_push                                              ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rf_push_q                                            ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][0]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][1]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][0]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][2]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][0]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]                       ;
; 19.708 ; 19.926       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0] ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[0]                                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[1]                                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rbit_counter[2]                                      ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[0]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[1]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[2]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rcounter16[3]                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rframing_error                                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rparity_error                                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rstate[0]                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rstate[1]                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rstate[2]                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|rstate[3]                                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][1]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][2]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][1]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][0]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                       ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][2]                        ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[0]                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[1]                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                            ;
; 19.709 ; 19.927       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                            ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[102]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[105]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[10]                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[110]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[113]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[118]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[11]                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[121]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[123]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[126]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[129]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[12]                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[131]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[134]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[137]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[142]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[145]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[146]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[150]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[158]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[161]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[163]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[166]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[169]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[171]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[174]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[177]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[179]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[182]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[185]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[187]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[190]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[193]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[195]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[198]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[19]                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[203]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[20]                                                               ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[211]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[219]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[227]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[229]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[235]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[237]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[245]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[253]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[261]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[269]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[277]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[284]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[285]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[291]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[292]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[293]                                                              ;
; 19.710 ; 19.928       ; 0.218          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[297]                                                              ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 5.493 ; 5.808 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 5.493 ; 5.808 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 5.450 ; 5.851 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; 6.240 ; 6.609 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; 5.727 ; 6.037 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; 5.800 ; 6.103 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; 5.866 ; 6.181 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; 6.240 ; 6.609 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; 5.587 ; 5.902 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; 5.904 ; 6.221 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; 5.958 ; 6.271 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; 5.615 ; 5.936 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.964 ; -4.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -3.964 ; -4.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -4.652 ; -5.049 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; -4.810 ; -5.111 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; -4.931 ; -5.219 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; -5.002 ; -5.282 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; -5.064 ; -5.357 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; -5.438 ; -5.790 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; -4.810 ; -5.111 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; -5.114 ; -5.417 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; -5.167 ; -5.465 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; -4.836 ; -5.143 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 10.977 ; 10.163 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 9.860  ; 9.313  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.906  ; 7.706  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.887  ; 7.680  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.186  ; 7.080  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 9.245  ; 9.026  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.966  ; 7.795  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.333  ; 8.043  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 10.977 ; 10.163 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 8.966  ; 8.505  ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 8.877  ; 8.481  ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 10.803 ; 10.498 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 7.904  ; 7.824  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 10.497 ; 10.372 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 5.305  ; 5.148  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 8.444  ; 8.163  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 8.514  ; 8.236  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 10.803 ; 10.498 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 7.941  ; 7.897  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 10.782 ; 10.504 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 7.846  ; 7.676  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 8.648  ; 8.448  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 5.653  ; 5.603  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 8.922  ; 8.685  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 10.782 ; 10.504 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 9.424  ; 9.409  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 10.246 ; 10.067 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 11.068 ; 10.767 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 8.323  ; 8.231  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 11.068 ; 10.767 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 7.402  ; 7.254  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 9.401  ; 9.192  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 10.348 ; 9.951  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 10.374 ; 10.149 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 9.915  ; 9.789  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 11.683 ; 11.291 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 9.481  ; 9.442  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 9.013  ; 8.982  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 7.862  ; 7.343  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 11.267 ; 10.872 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 10.861 ; 10.534 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 11.683 ; 11.291 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 10.843 ; 10.506 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 6.914  ; 7.126  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 6.914  ; 7.126  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 5.221  ; 5.207  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 6.326  ; 6.166  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 5.153  ; 5.034  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 6.326  ; 6.166  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 5.588  ; 5.466  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 5.402  ; 5.301  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 6.282  ; 6.124  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 5.095  ; 4.992  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 5.379  ; 5.234  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 4.666  ; 4.541  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 5.090  ; 4.975  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 9.566  ; 9.131  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 6.923  ; 6.816  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 9.491  ; 8.961  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 7.616  ; 7.419  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 7.598  ; 7.394  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.923  ; 6.816  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 8.901  ; 8.686  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 7.673  ; 7.504  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 8.024  ; 7.741  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 10.632 ; 9.833  ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 8.631  ; 8.185  ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 8.548  ; 8.163  ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 4.689  ; 4.536  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 7.184  ; 7.107  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 9.720  ; 9.601  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 4.689  ; 4.536  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 7.700  ; 7.429  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 7.766  ; 7.500  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 10.011 ; 9.721  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 7.216  ; 7.173  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 5.025  ; 4.975  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 7.125  ; 6.962  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 7.899  ; 7.706  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 5.025  ; 4.975  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 8.163  ; 7.934  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 9.949  ; 9.681  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 8.687  ; 8.675  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 9.477  ; 9.307  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 6.704  ; 6.561  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 7.588  ; 7.498  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 10.223 ; 9.933  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 6.704  ; 6.561  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 8.623  ; 8.421  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 9.532  ; 9.149  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 9.557  ; 9.340  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 9.116  ; 8.995  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 7.216  ; 6.700  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 8.700  ; 8.661  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 8.246  ; 8.216  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 7.216  ; 6.700  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 10.410 ; 10.027 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 10.022 ; 9.704  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 10.812 ; 10.431 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 10.003 ; 9.677  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 4.609  ; 4.596  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 6.232  ; 6.436  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 4.609  ; 4.596  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 4.076  ; 3.956  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 4.545  ; 4.430  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 5.669  ; 5.515  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 4.961  ; 4.842  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 4.781  ; 4.683  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 5.627  ; 5.474  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 4.488  ; 4.388  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 4.761  ; 4.621  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 4.076  ; 3.956  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 4.482  ; 4.370  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 8.104  ; 7.653  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 12.185 ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 30.712 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.150 ; 0.000         ;
; CLOCK_50                                          ; 0.182 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; 18.256 ; 0.000             ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 0.856 ; 0.000             ;
+----------+-------+-------------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; CLOCK_50                                          ; 9.264  ; 0.000         ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 19.751 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                              ;
+--------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.185 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.756      ;
; 12.228 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.718      ;
; 12.371 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.571      ;
; 12.378 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.564      ;
; 12.447 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.495      ;
; 12.525 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.416      ;
; 12.538 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.411      ;
; 12.548 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 7.403      ;
; 12.570 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.375      ;
; 12.603 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.342      ;
; 12.662 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.290      ;
; 12.672 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.280      ;
; 12.701 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[2][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 7.245      ;
; 12.705 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.240      ;
; 12.815 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[14][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 7.127      ;
; 12.825 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 7.124      ;
; 12.877 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 7.075      ;
; 12.892 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 7.053      ;
; 12.893 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[15][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 7.048      ;
; 12.975 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.976      ;
; 12.987 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.961      ;
; 13.024 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.927      ;
; 13.159 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.792      ;
; 13.166 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.783      ;
; 13.182 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.763      ;
; 13.212 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[0][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.737      ;
; 13.224 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.728      ;
; 13.256 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.696      ;
; 13.281 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.667      ;
; 13.304 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.648      ;
; 13.305 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.640      ;
; 13.313 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.632      ;
; 13.314 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[11][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.637      ;
; 13.320 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.622      ;
; 13.320 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.632      ;
; 13.326 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.625      ;
; 13.345 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.597      ;
; 13.347 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.595      ;
; 13.350 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.611      ;
; 13.354 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.598      ;
; 13.368 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[6][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.577      ;
; 13.379 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.569      ;
; 13.389 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.562      ;
; 13.393 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.552      ;
; 13.402 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.549      ;
; 13.406 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[6][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.539      ;
; 13.412 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.540      ;
; 13.437 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.511      ;
; 13.452 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.509      ;
; 13.462 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.480      ;
; 13.481 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.464      ;
; 13.489 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[1][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.460      ;
; 13.492 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.460      ;
; 13.493 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[4][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.459      ;
; 13.500 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.446      ;
; 13.501 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[7][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.451      ;
; 13.502 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.439      ;
; 13.504 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.437      ;
; 13.521 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.424      ;
; 13.526 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.026     ; 6.435      ;
; 13.531 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.414      ;
; 13.538 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.413      ;
; 13.540 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[8][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.412      ;
; 13.551 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[2][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.400      ;
; 13.568 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.380      ;
; 13.569 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.376      ;
; 13.569 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.373      ;
; 13.574 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.369      ;
; 13.574 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.367      ;
; 13.576 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[9][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.372      ;
; 13.577 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.368      ;
; 13.583 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[5][1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.369      ;
; 13.585 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 6.361      ;
; 13.587 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.355      ;
; 13.588 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[13][1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.363      ;
; 13.590 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.361      ;
; 13.591 ; lcd_messages:lcd_show|run_length_string[4] ; lcd_messages:lcd_show|line2_mess[4][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.354      ;
; 13.595 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[10][3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.347      ;
; 13.595 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[12][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.356      ;
; 13.596 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.346      ;
; 13.600 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.342      ;
; 13.602 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[4][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.343      ;
; 13.617 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.331      ;
; 13.626 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 6.321      ;
; 13.630 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[1][6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.319      ;
; 13.642 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[5][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.306      ;
; 13.643 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[14][6] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.300      ;
; 13.644 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.307      ;
; 13.647 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[8][7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.305      ;
; 13.648 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[10][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.294      ;
; 13.660 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[5][3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.288      ;
; 13.661 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[3][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.284      ;
; 13.665 ; lcd_messages:lcd_show|run_length_string[2] ; lcd_messages:lcd_show|line2_mess[9][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 6.283      ;
; 13.666 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[7][5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.035     ; 6.286      ;
; 13.668 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[3][4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.277      ;
; 13.694 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[14][7] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.045     ; 6.248      ;
; 13.706 ; lcd_messages:lcd_show|run_length_string[0] ; lcd_messages:lcd_show|line2_mess[12][2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.245      ;
; 13.713 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[13][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.042     ; 6.232      ;
; 13.717 ; lcd_messages:lcd_show|run_length_string[1] ; lcd_messages:lcd_show|line2_mess[15][4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.046     ; 6.224      ;
; 13.728 ; lcd_messages:lcd_show|run_length_string[3] ; lcd_messages:lcd_show|line2_mess[11][5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 6.223      ;
+--------+--------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.712 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.276      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[126] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.718 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[23]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.270      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.723 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.261      ;
; 30.724 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.262      ;
; 30.724 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.262      ;
; 30.724 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.262      ;
; 30.724 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.262      ;
; 30.724 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.262      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[78]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[70]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[62]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[54]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[46]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.729 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[38]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.003     ; 9.255      ;
; 30.730 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[118] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.256      ;
; 30.730 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[110] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.256      ;
; 30.730 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[102] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.256      ;
; 30.730 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[94]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.256      ;
; 30.730 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[86]  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.001     ; 9.256      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.819 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.175      ;
; 30.823 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[267] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.169      ;
; 30.823 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[259] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.169      ;
; 30.823 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[251] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.169      ;
; 30.823 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[243] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.169      ;
; 30.823 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[235] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[270] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[262] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[254] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[246] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[238] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.825 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[230] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.007      ; 9.169      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.826 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.176      ;
; 30.829 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[267] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.163      ;
; 30.829 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[259] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.163      ;
; 30.829 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[251] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.163      ;
; 30.829 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[243] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.163      ;
; 30.829 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[235] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 9.163      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[483] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[475] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[467] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[459] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[451] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[443] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.832 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[435] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.015      ; 9.170      ;
; 30.849 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.142      ;
; 30.849 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.142      ;
; 30.849 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.142      ;
; 30.849 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.142      ;
; 30.849 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.142      ;
; 30.855 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[307] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.136      ;
; 30.855 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[299] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.136      ;
; 30.855 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[291] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.136      ;
; 30.855 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[283] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.136      ;
; 30.855 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5] ; fifo:U_Controller|string_message[275] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.004      ; 9.136      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[182] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[174] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[166] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[158] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[150] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[142] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.005     ; 9.112      ;
; 30.870 ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7] ; fifo:U_Controller|string_message[134] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; 0.001      ; 9.118      ;
+--------+------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.150 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.477      ;
; 0.152 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[1] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.479      ;
; 0.153 ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3] ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.480      ;
; 0.181 ; fifo:U_Controller|data_input[237]                                         ; fifo:U_Controller|data_input[237]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[229]                                         ; fifo:U_Controller|data_input[229]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[221]                                         ; fifo:U_Controller|data_input[221]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[213]                                         ; fifo:U_Controller|data_input[213]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[205]                                         ; fifo:U_Controller|data_input[205]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[197]                                         ; fifo:U_Controller|data_input[197]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[189]                                         ; fifo:U_Controller|data_input[189]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[69]                                          ; fifo:U_Controller|data_input[69]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[61]                                          ; fifo:U_Controller|data_input[61]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[53]                                          ; fifo:U_Controller|data_input[53]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[45]                                          ; fifo:U_Controller|data_input[45]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[454]                                         ; fifo:U_Controller|data_input[454]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[446]                                         ; fifo:U_Controller|data_input[446]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[438]                                         ; fifo:U_Controller|data_input[438]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[430]                                         ; fifo:U_Controller|data_input[430]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[422]                                         ; fifo:U_Controller|data_input[422]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[414]                                         ; fifo:U_Controller|data_input[414]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[366]                                         ; fifo:U_Controller|data_input[366]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[358]                                         ; fifo:U_Controller|data_input[358]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[350]                                         ; fifo:U_Controller|data_input[350]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[342]                                         ; fifo:U_Controller|data_input[342]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[334]                                         ; fifo:U_Controller|data_input[334]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[326]                                         ; fifo:U_Controller|data_input[326]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[318]                                         ; fifo:U_Controller|data_input[318]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[310]                                         ; fifo:U_Controller|data_input[310]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[302]                                         ; fifo:U_Controller|data_input[302]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[294]                                         ; fifo:U_Controller|data_input[294]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[286]                                         ; fifo:U_Controller|data_input[286]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[278]                                         ; fifo:U_Controller|data_input[278]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[270]                                         ; fifo:U_Controller|data_input[270]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[262]                                         ; fifo:U_Controller|data_input[262]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[254]                                         ; fifo:U_Controller|data_input[254]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[246]                                         ; fifo:U_Controller|data_input[246]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[238]                                         ; fifo:U_Controller|data_input[238]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[230]                                         ; fifo:U_Controller|data_input[230]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[222]                                         ; fifo:U_Controller|data_input[222]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[214]                                         ; fifo:U_Controller|data_input[214]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[206]                                         ; fifo:U_Controller|data_input[206]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[198]                                         ; fifo:U_Controller|data_input[198]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[190]                                         ; fifo:U_Controller|data_input[190]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[182]                                         ; fifo:U_Controller|data_input[182]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[174]                                         ; fifo:U_Controller|data_input[174]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[166]                                         ; fifo:U_Controller|data_input[166]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[158]                                         ; fifo:U_Controller|data_input[158]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[150]                                         ; fifo:U_Controller|data_input[150]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[142]                                         ; fifo:U_Controller|data_input[142]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[134]                                         ; fifo:U_Controller|data_input[134]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[126]                                         ; fifo:U_Controller|data_input[126]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[118]                                         ; fifo:U_Controller|data_input[118]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[110]                                         ; fifo:U_Controller|data_input[110]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[102]                                         ; fifo:U_Controller|data_input[102]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[94]                                          ; fifo:U_Controller|data_input[94]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[86]                                          ; fifo:U_Controller|data_input[86]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[78]                                          ; fifo:U_Controller|data_input[78]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[70]                                          ; fifo:U_Controller|data_input[70]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[62]                                          ; fifo:U_Controller|data_input[62]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[455]                                         ; fifo:U_Controller|data_input[455]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[447]                                         ; fifo:U_Controller|data_input[447]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[439]                                         ; fifo:U_Controller|data_input[439]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[431]                                         ; fifo:U_Controller|data_input[431]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[103]                                         ; fifo:U_Controller|data_input[103]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[95]                                          ; fifo:U_Controller|data_input[95]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[63]                                          ; fifo:U_Controller|data_input[63]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[55]                                          ; fifo:U_Controller|data_input[55]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[47]                                          ; fifo:U_Controller|data_input[47]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[324]                                         ; fifo:U_Controller|data_input[324]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[316]                                         ; fifo:U_Controller|data_input[316]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[308]                                         ; fifo:U_Controller|data_input[308]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[300]                                         ; fifo:U_Controller|data_input[300]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[292]                                         ; fifo:U_Controller|data_input[292]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[284]                                         ; fifo:U_Controller|data_input[284]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[76]                                          ; fifo:U_Controller|data_input[76]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[68]                                          ; fifo:U_Controller|data_input[68]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[60]                                          ; fifo:U_Controller|data_input[60]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[52]                                          ; fifo:U_Controller|data_input[52]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[44]                                          ; fifo:U_Controller|data_input[44]                                                                                                                                     ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[491]                                         ; fifo:U_Controller|data_input[491]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[483]                                         ; fifo:U_Controller|data_input[483]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[475]                                         ; fifo:U_Controller|data_input[475]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[467]                                         ; fifo:U_Controller|data_input[467]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[459]                                         ; fifo:U_Controller|data_input[459]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[451]                                         ; fifo:U_Controller|data_input[451]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[443]                                         ; fifo:U_Controller|data_input[443]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[435]                                         ; fifo:U_Controller|data_input[435]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[427]                                         ; fifo:U_Controller|data_input[427]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[331]                                         ; fifo:U_Controller|data_input[331]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[323]                                         ; fifo:U_Controller|data_input[323]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[315]                                         ; fifo:U_Controller|data_input[315]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[307]                                         ; fifo:U_Controller|data_input[307]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[299]                                         ; fifo:U_Controller|data_input[299]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[291]                                         ; fifo:U_Controller|data_input[291]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[283]                                         ; fifo:U_Controller|data_input[283]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[275]                                         ; fifo:U_Controller|data_input[275]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[267]                                         ; fifo:U_Controller|data_input[267]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[259]                                         ; fifo:U_Controller|data_input[259]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[251]                                         ; fifo:U_Controller|data_input[251]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; fifo:U_Controller|data_input[243]                                         ; fifo:U_Controller|data_input[243]                                                                                                                                    ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
+-------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                            ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; lcd_messages:lcd_show|mLCD_ST.000000             ; lcd_messages:lcd_show|mLCD_ST.000000            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[0]               ; lcd_messages:lcd_show|LUT_INDEX[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[2]               ; lcd_messages:lcd_show|LUT_INDEX[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[5]               ; lcd_messages:lcd_show|LUT_INDEX[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[4]               ; lcd_messages:lcd_show|LUT_INDEX[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_INDEX[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|LUT_INDEX[1]               ; lcd_messages:lcd_show|LUT_INDEX[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.189 ; reset_delay:r0|Cont[0]                           ; reset_delay:r0|Cont[0]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; lcd_messages:lcd_show|LUT_DATA[4]                ; lcd_messages:lcd_show|mLCD_DATA[4]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lcd_messages:lcd_show|LUT_DATA[2]                ; lcd_messages:lcd_show|mLCD_DATA[2]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; reset_delay:r0|Cont[19]                          ; reset_delay:r0|Cont[19]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.318      ;
; 0.196 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.321      ;
; 0.200 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; lcd_messages:lcd_show|lcd_controller:u0|ST.00   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.326      ;
; 0.204 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mDLY[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.329      ;
; 0.215 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.340      ;
; 0.216 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000001            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.341      ;
; 0.221 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.345      ;
; 0.225 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.349      ;
; 0.262 ; lcd_messages:lcd_show|LUT_DATA[5]                ; lcd_messages:lcd_show|mLCD_DATA[5]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lcd_messages:lcd_show|LUT_DATA[1]                ; lcd_messages:lcd_show|mLCD_DATA[1]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; lcd_messages:lcd_show|LUT_DATA[6]                ; lcd_messages:lcd_show|mLCD_DATA[6]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; lcd_messages:lcd_show|LUT_DATA[3]                ; lcd_messages:lcd_show|mLCD_DATA[3]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; lcd_messages:lcd_show|LUT_DATA[0]                ; lcd_messages:lcd_show|mLCD_DATA[0]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; lcd_messages:lcd_show|LUT_DATA[7]                ; lcd_messages:lcd_show|mLCD_DATA[7]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.389      ;
; 0.279 ; lcd_messages:lcd_show|mLCD_ST.000010             ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.403      ;
; 0.285 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|ST.01   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.409      ;
; 0.285 ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.409      ;
; 0.292 ; reset_delay:r0|Cont[10]                          ; reset_delay:r0|Cont[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.417      ;
; 0.293 ; lcd_messages:lcd_show|mDLY[7]                    ; lcd_messages:lcd_show|mDLY[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; lcd_messages:lcd_show|mDLY[8]                    ; lcd_messages:lcd_show|mDLY[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; lcd_messages:lcd_show|mDLY[9]                    ; lcd_messages:lcd_show|mDLY[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; lcd_messages:lcd_show|mDLY[10]                   ; lcd_messages:lcd_show|mDLY[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; reset_delay:r0|Cont[7]                           ; reset_delay:r0|Cont[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; reset_delay:r0|Cont[13]                          ; reset_delay:r0|Cont[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[1]                    ; lcd_messages:lcd_show|mDLY[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[6]                    ; lcd_messages:lcd_show|mDLY[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[14]                   ; lcd_messages:lcd_show|mDLY[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[11]                   ; lcd_messages:lcd_show|mDLY[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[12]                   ; lcd_messages:lcd_show|mDLY[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; lcd_messages:lcd_show|mDLY[15]                   ; lcd_messages:lcd_show|mDLY[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[16]                          ; reset_delay:r0|Cont[16]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[4]                           ; reset_delay:r0|Cont[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[2]                           ; reset_delay:r0|Cont[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[5]                           ; reset_delay:r0|Cont[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[6]                           ; reset_delay:r0|Cont[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[11]                          ; reset_delay:r0|Cont[11]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[12]                          ; reset_delay:r0|Cont[12]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; reset_delay:r0|Cont[14]                          ; reset_delay:r0|Cont[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.295 ; lcd_messages:lcd_show|mDLY[4]                    ; lcd_messages:lcd_show|mDLY[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; lcd_messages:lcd_show|mDLY[5]                    ; lcd_messages:lcd_show|mDLY[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; lcd_messages:lcd_show|mDLY[13]                   ; lcd_messages:lcd_show|mDLY[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; reset_delay:r0|Cont[3]                           ; reset_delay:r0|Cont[3]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; reset_delay:r0|Cont[15]                          ; reset_delay:r0|Cont[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; reset_delay:r0|Cont[17]                          ; reset_delay:r0|Cont[17]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; reset_delay:r0|Cont[18]                          ; reset_delay:r0|Cont[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.296 ; lcd_messages:lcd_show|mDLY[2]                    ; lcd_messages:lcd_show|mDLY[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; lcd_messages:lcd_show|mDLY[16]                   ; lcd_messages:lcd_show|mDLY[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.421      ;
; 0.299 ; lcd_messages:lcd_show|counter[31]                ; lcd_messages:lcd_show|counter[31]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; lcd_messages:lcd_show|counter[15]                ; lcd_messages:lcd_show|counter[15]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; lcd_messages:lcd_show|counter[29]                ; lcd_messages:lcd_show|counter[29]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; lcd_messages:lcd_show|counter[27]                ; lcd_messages:lcd_show|counter[27]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; lcd_messages:lcd_show|counter[17]                ; lcd_messages:lcd_show|counter[17]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; lcd_messages:lcd_show|counter[5]                 ; lcd_messages:lcd_show|counter[5]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; lcd_messages:lcd_show|counter[3]                 ; lcd_messages:lcd_show|counter[3]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; lcd_messages:lcd_show|counter[1]                 ; lcd_messages:lcd_show|counter[1]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; reset_delay:r0|Cont[1]                           ; reset_delay:r0|Cont[1]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; reset_delay:r0|Cont[8]                           ; reset_delay:r0|Cont[8]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; reset_delay:r0|Cont[9]                           ; reset_delay:r0|Cont[9]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; lcd_messages:lcd_show|counter[25]                ; lcd_messages:lcd_show|counter[25]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; lcd_messages:lcd_show|counter[23]                ; lcd_messages:lcd_show|counter[23]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; lcd_messages:lcd_show|counter[7]                 ; lcd_messages:lcd_show|counter[7]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302 ; lcd_messages:lcd_show|mDLY[0]                    ; lcd_messages:lcd_show|mDLY[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; lcd_messages:lcd_show|mDLY[3]                    ; lcd_messages:lcd_show|mDLY[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; lcd_messages:lcd_show|counter[30]                ; lcd_messages:lcd_show|counter[30]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; lcd_messages:lcd_show|counter[9]                 ; lcd_messages:lcd_show|counter[9]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; lcd_messages:lcd_show|counter[8]                 ; lcd_messages:lcd_show|counter[8]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302 ; lcd_messages:lcd_show|counter[2]                 ; lcd_messages:lcd_show|counter[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.303 ; lcd_messages:lcd_show|counter[28]                ; lcd_messages:lcd_show|counter[28]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; lcd_messages:lcd_show|counter[26]                ; lcd_messages:lcd_show|counter[26]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; lcd_messages:lcd_show|counter[10]                ; lcd_messages:lcd_show|counter[10]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; lcd_messages:lcd_show|counter[4]                 ; lcd_messages:lcd_show|counter[4]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_ST.000010            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.430      ;
; 0.311 ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; lcd_messages:lcd_show|lcd_controller:u0|mStart  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.313 ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; lcd_messages:lcd_show|lcd_controller:u0|oDone   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.438      ;
; 0.326 ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; lcd_messages:lcd_show|lcd_controller:u0|ST.11   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.451      ;
; 0.327 ; lcd_messages:lcd_show|mDLY[17]                   ; lcd_messages:lcd_show|mLCD_ST.000011            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.452      ;
; 0.328 ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.452      ;
; 0.347 ; lcd_messages:lcd_show|mLCD_ST.000001             ; lcd_messages:lcd_show|mLCD_Start                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.472      ;
; 0.356 ; lcd_messages:lcd_show|LUT_INDEX[3]               ; lcd_messages:lcd_show|LUT_DATA[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.481      ;
+-------+--------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                               ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.256 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.695      ;
; 18.256 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.695      ;
; 18.256 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.695      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.324 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.626      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.416 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.527      ;
; 18.419 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.524      ;
; 18.419 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.524      ;
; 18.419 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.524      ;
; 18.419 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.524      ;
; 18.419 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 1.524      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.468 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.478      ;
; 18.605 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.341      ;
; 18.605 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.341      ;
; 18.605 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.341      ;
; 18.605 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.341      ;
; 18.605 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.041     ; 1.341      ;
; 18.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.184      ;
; 18.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.184      ;
; 18.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.184      ;
; 18.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.184      ;
; 18.767 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.184      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
; 18.796 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.155      ;
+--------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                               ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_RS                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.856 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.986      ;
; 0.875 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000000             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.005      ;
; 0.875 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.005      ;
; 0.875 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000010             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.005      ;
; 0.875 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_Start                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.005      ;
; 0.875 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000001             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.005      ;
; 1.025 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.150      ;
; 1.025 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.150      ;
; 1.025 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.150      ;
; 1.025 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.150      ;
; 1.025 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|LUT_INDEX[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.150      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[7]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[0]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[1]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[2]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[3]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[4]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[5]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[6]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.139 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[8]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 1.263      ;
; 1.179 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|oDone    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.301      ;
; 1.179 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.301      ;
; 1.179 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|mStart   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.301      ;
; 1.179 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.11    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.301      ;
; 1.179 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|preStart ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 1.301      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.10    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.183 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|lcd_controller:u0|ST.01    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 1.304      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_ST.000011             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[14]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[9]                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[10]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[11]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[12]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[13]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[16]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[15]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.258 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mDLY[17]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.387      ;
; 1.329 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.459      ;
; 1.329 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.459      ;
; 1.329 ; reset_delay:r0|oRESET ; lcd_messages:lcd_show|mLCD_DATA[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 1.459      ;
+-------+-----------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                          ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------+
; 9.264 ; 9.448        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][2]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[0]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[10]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[11]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[12]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[13]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[14]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[15]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[1]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[2]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[3]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[4]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[5]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[6]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[7]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[8]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|counter[9]                ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|Cont[0] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|Cont[1] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|Cont[2] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|Cont[3] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|Cont[4] ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|LCD_EN  ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|ST.01   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|lcd_controller:u0|ST.10   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][1]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][2]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[0][5]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][1]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[12][2]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][1]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][2]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[13][3]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][0]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][1]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][2]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][3]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][5]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][6]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[14][7]         ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][0]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][1]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][3]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][4]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][5]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][6]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[1][7]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[2][3]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][3]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][4]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][5]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][6]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[5][7]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[6][2]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][2]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[7][7]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][0]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][1]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][2]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][3]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][4]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][5]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][6]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|line2_mess[9][7]          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[0]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[1]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[2]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[3]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[4]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[5]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[6]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[7]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|mDLY[8]                   ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[0]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[1]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[2]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[3]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[4]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[5]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[6]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[7]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|run_length_string[8]      ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[0]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[1]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[2]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[3]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[4]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[5]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[6]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[7]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[8]                          ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:r0|Cont[9]                          ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[0]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[1]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[2]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[3]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[4]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[5]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[6]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; lcd_messages:lcd_show|LUT_DATA[7]               ;
+-------+--------------+----------------+-----------------+----------+------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U_PLL|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; led_sw_cmd:U_led_sw|altsyncram:WideOr4_rtl_0|altsyncram_c201:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; 19.751 ; 19.981       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; led_sw_cmd:U_led_sw|altsyncram:WideOr8_rtl_0|altsyncram_d201:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; 19.752 ; 19.982       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; led_sw_cmd:U_led_sw|altsyncram:WideOr12_rtl_0|altsyncram_e201:auto_generated|ram_block1a0~porta_address_reg0                                                         ;
; 19.753 ; 19.983       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; led_sw_cmd:U_led_sw|altsyncram:WideOr0_rtl_0|altsyncram_b201:auto_generated|ram_block1a0~porta_address_reg0                                                          ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg             ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_we_reg       ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0       ;
; 19.755 ; 19.985       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 19.756 ; 19.986       ; 0.230          ; Low Pulse Width  ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; uart_regs:U_Driver|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_u9c1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[0]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[106]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[111]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[114]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[119]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[122]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[127]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[130]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[135]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[138]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[143]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[151]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[159]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[15]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[167]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[175]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[183]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[191]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[199]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[1]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[207]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[211]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[215]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[219]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[223]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[224]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[227]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[231]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[232]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[235]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[239]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[240]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[247]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[248]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[255]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[339]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[347]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[355]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[363]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[368]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[369]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[371]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[376]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[377]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[379]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[384]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[385]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[387]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[392]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[393]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[400]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[401]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[408]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[409]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[417]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[425]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[429]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[42]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[437]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[440]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[445]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[448]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[453]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[456]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[461]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[464]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[472]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[480]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[488]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[496]                                                                                                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[4]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[50]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[5]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[6]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[74]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[7]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[82]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[90]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|data_input[98]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|length_of_cmd[0]                                                                                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|length_of_cmd[3]                                                                                                                                   ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[0]                                                                                                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[10]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[11]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[12]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[13]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[14]                                                                                                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:U_Controller|r_counter2[15]                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.293 ; 3.971 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 3.293 ; 3.971 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 3.222 ; 4.115 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; 3.761 ; 4.581 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; 3.479 ; 4.263 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; 3.487 ; 4.270 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; 3.535 ; 4.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; 3.761 ; 4.581 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; 3.367 ; 4.098 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; 3.536 ; 4.297 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; 3.567 ; 4.329 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; 3.381 ; 4.122 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.445 ; -3.113 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -2.445 ; -3.113 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -2.763 ; -3.649 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; -2.916 ; -3.635 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; -3.020 ; -3.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; -3.028 ; -3.790 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; -3.074 ; -3.848 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; -3.296 ; -4.099 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; -2.916 ; -3.635 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; -3.079 ; -3.827 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; -3.110 ; -3.858 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; -2.929 ; -3.658 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 6.596 ; 6.548 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.493 ; 5.684 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.582 ; 4.703 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.572 ; 4.688 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.212 ; 4.297 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.287 ; 5.516 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.619 ; 4.756 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.765 ; 4.901 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.596 ; 6.548 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 5.042 ; 5.180 ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 5.025 ; 5.176 ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 5.775 ; 6.034 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 4.045 ; 4.193 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 5.711 ; 6.001 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 2.841 ; 2.993 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 4.240 ; 4.376 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 4.282 ; 4.433 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 5.775 ; 6.034 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 4.058 ; 4.229 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 5.555 ; 5.898 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 3.975 ; 4.094 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 4.416 ; 4.616 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 3.042 ; 3.280 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 4.554 ; 4.759 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 5.555 ; 5.898 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 5.154 ; 5.388 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 5.546 ; 5.800 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 5.709 ; 6.066 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 4.283 ; 4.485 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 5.709 ; 6.066 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 3.982 ; 4.342 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 4.847 ; 5.092 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 5.299 ; 5.558 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 5.363 ; 5.693 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 5.140 ; 5.462 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 6.124 ; 6.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 4.923 ; 5.241 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 4.660 ; 4.923 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 4.830 ; 4.768 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 5.897 ; 6.177 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 5.724 ; 5.997 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 6.124 ; 6.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 5.697 ; 5.960 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 4.104 ; 3.816 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 4.104 ; 3.816 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 2.876 ; 3.068 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 3.395 ; 3.634 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 2.796 ; 2.943 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 3.395 ; 3.634 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 2.980 ; 3.168 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 2.885 ; 3.062 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 3.367 ; 3.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 2.721 ; 2.876 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 2.898 ; 3.053 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 2.485 ; 2.592 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 2.732 ; 2.877 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 5.246 ; 5.440 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.072 ; 4.152 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.303 ; 5.484 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.429 ; 4.543 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.420 ; 4.528 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.072 ; 4.152 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.107 ; 5.324 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.465 ; 4.594 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.605 ; 4.732 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.419 ; 6.362 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 4.870 ; 5.000 ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 4.855 ; 4.997 ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 2.492 ; 2.638 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 3.606 ; 3.749 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 5.241 ; 5.522 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 2.492 ; 2.638 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 3.794 ; 3.924 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 3.834 ; 3.979 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 5.304 ; 5.555 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 3.618 ; 3.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 2.688 ; 2.918 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 3.539 ; 3.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 3.965 ; 4.158 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 2.688 ; 2.918 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 4.097 ; 4.296 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 5.058 ; 5.389 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 4.708 ; 4.935 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 5.085 ; 5.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 3.591 ; 3.937 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 3.838 ; 4.032 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 5.207 ; 5.551 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 3.591 ; 3.937 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 4.379 ; 4.615 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 4.813 ; 5.062 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 4.874 ; 5.192 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 4.661 ; 4.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 4.197 ; 4.393 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 4.451 ; 4.757 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 4.197 ; 4.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 4.465 ; 4.393 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 5.384 ; 5.650 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 5.220 ; 5.479 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 5.604 ; 5.913 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 5.192 ; 5.443 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 2.527 ; 2.712 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 3.703 ; 3.427 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 2.527 ; 2.712 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 2.150 ; 2.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 2.450 ; 2.592 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 3.023 ; 3.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 2.624 ; 2.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 2.533 ; 2.704 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 2.996 ; 3.225 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 2.376 ; 2.525 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 2.547 ; 2.695 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 2.150 ; 2.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 2.386 ; 2.526 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 4.383 ; 4.652 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 4.829  ; 0.150 ; 16.664   ; 0.856   ; 9.264               ;
;  CLOCK_50                                          ; 4.829  ; 0.182 ; 16.664   ; 0.856   ; 9.264               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 22.175 ; 0.150 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                    ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 6.229 ; 6.682 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; 6.229 ; 6.682 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; 6.171 ; 6.723 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; 6.997 ; 7.570 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; 6.433 ; 6.946 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; 6.520 ; 7.035 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; 6.580 ; 7.112 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; 6.997 ; 7.570 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; 6.294 ; 6.790 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; 6.631 ; 7.151 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; 6.694 ; 7.208 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; 6.324 ; 6.825 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.445 ; -3.113 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  KEY[1]   ; CLOCK_50   ; -2.445 ; -3.113 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_RXD    ; CLOCK_50   ; -2.763 ; -3.649 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; SW[*]     ; CLOCK_50   ; -2.916 ; -3.635 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[0]    ; CLOCK_50   ; -3.020 ; -3.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[1]    ; CLOCK_50   ; -3.028 ; -3.790 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[2]    ; CLOCK_50   ; -3.074 ; -3.848 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[3]    ; CLOCK_50   ; -3.296 ; -4.099 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[4]    ; CLOCK_50   ; -2.916 ; -3.635 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[5]    ; CLOCK_50   ; -3.079 ; -3.827 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[6]    ; CLOCK_50   ; -3.110 ; -3.858 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  SW[7]    ; CLOCK_50   ; -2.929 ; -3.658 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 11.977 ; 11.456 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 10.691 ; 10.446 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 8.684  ; 8.635  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 8.664  ; 8.610  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 7.937  ; 7.939  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 10.114 ; 10.111 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 8.747  ; 8.740  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 9.127  ; 9.018  ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 11.977 ; 11.456 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 9.748  ; 9.552  ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 9.674  ; 9.516  ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 11.825 ; 11.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 8.633  ; 8.619  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 11.516 ; 11.512 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 5.733  ; 5.651  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 9.209  ; 9.014  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 9.287  ; 9.094  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 11.825 ; 11.679 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 8.674  ; 8.707  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 11.695 ; 11.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 8.576  ; 8.458  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 9.411  ; 9.316  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 6.088  ; 6.177  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 9.703  ; 9.580  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 11.695 ; 11.606 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 10.346 ; 10.456 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 11.223 ; 11.189 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 11.996 ; 11.896 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 9.053  ; 9.072  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 11.996 ; 11.896 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 7.958  ; 8.006  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 10.210 ; 10.135 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 11.222 ; 10.983 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 11.254 ; 11.213 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 10.772 ; 10.805 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 12.626 ; 12.450 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 10.310 ; 10.419 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 9.832  ; 9.904  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 8.568  ; 8.207  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 12.178 ; 11.973 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 11.754 ; 11.582 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 12.626 ; 12.450 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 11.737 ; 11.554 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 7.622  ; 7.701  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 7.622  ; 7.701  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 5.657  ; 5.706  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 6.846  ; 6.779  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 5.578  ; 5.520  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 6.846  ; 6.779  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 6.051  ; 6.026  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 5.843  ; 5.843  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 6.806  ; 6.733  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 5.513  ; 5.498  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 5.820  ; 5.742  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 5.053  ; 4.992  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 5.516  ; 5.457  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 10.307 ; 9.987  ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50   ; 4.072 ; 4.152 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.303 ; 5.484 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.429 ; 4.543 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.420 ; 4.528 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.072 ; 4.152 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.107 ; 5.324 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.465 ; 4.594 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[6] ; CLOCK_50   ; 4.605 ; 4.732 ; Rise       ; CLOCK_50                                          ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.419 ; 6.362 ; Rise       ; CLOCK_50                                          ;
; LCD_EN       ; CLOCK_50   ; 4.870 ; 5.000 ; Rise       ; CLOCK_50                                          ;
; LCD_RS       ; CLOCK_50   ; 4.855 ; 4.997 ; Rise       ; CLOCK_50                                          ;
; HEX0[*]      ; CLOCK_50   ; 2.492 ; 2.638 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[0]     ; CLOCK_50   ; 3.606 ; 3.749 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[1]     ; CLOCK_50   ; 5.241 ; 5.522 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[2]     ; CLOCK_50   ; 2.492 ; 2.638 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[3]     ; CLOCK_50   ; 3.794 ; 3.924 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[4]     ; CLOCK_50   ; 3.834 ; 3.979 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[5]     ; CLOCK_50   ; 5.304 ; 5.555 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX0[6]     ; CLOCK_50   ; 3.618 ; 3.783 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX1[*]      ; CLOCK_50   ; 2.688 ; 2.918 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[0]     ; CLOCK_50   ; 3.539 ; 3.653 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[1]     ; CLOCK_50   ; 3.965 ; 4.158 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[2]     ; CLOCK_50   ; 2.688 ; 2.918 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[3]     ; CLOCK_50   ; 4.097 ; 4.296 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[4]     ; CLOCK_50   ; 5.058 ; 5.389 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[5]     ; CLOCK_50   ; 4.708 ; 4.935 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX1[6]     ; CLOCK_50   ; 5.085 ; 5.331 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX2[*]      ; CLOCK_50   ; 3.591 ; 3.937 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[0]     ; CLOCK_50   ; 3.838 ; 4.032 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[1]     ; CLOCK_50   ; 5.207 ; 5.551 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[2]     ; CLOCK_50   ; 3.591 ; 3.937 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[3]     ; CLOCK_50   ; 4.379 ; 4.615 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[4]     ; CLOCK_50   ; 4.813 ; 5.062 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[5]     ; CLOCK_50   ; 4.874 ; 5.192 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX2[6]     ; CLOCK_50   ; 4.661 ; 4.972 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; HEX3[*]      ; CLOCK_50   ; 4.197 ; 4.393 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[0]     ; CLOCK_50   ; 4.451 ; 4.757 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[1]     ; CLOCK_50   ; 4.197 ; 4.449 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[2]     ; CLOCK_50   ; 4.465 ; 4.393 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[3]     ; CLOCK_50   ; 5.384 ; 5.650 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[4]     ; CLOCK_50   ; 5.220 ; 5.479 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[5]     ; CLOCK_50   ; 5.604 ; 5.913 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  HEX3[6]     ; CLOCK_50   ; 5.192 ; 5.443 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDG[*]      ; CLOCK_50   ; 2.527 ; 2.712 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[0]     ; CLOCK_50   ; 3.703 ; 3.427 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDG[2]     ; CLOCK_50   ; 2.527 ; 2.712 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; LEDR[*]      ; CLOCK_50   ; 2.150 ; 2.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[0]     ; CLOCK_50   ; 2.450 ; 2.592 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[1]     ; CLOCK_50   ; 3.023 ; 3.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[2]     ; CLOCK_50   ; 2.624 ; 2.804 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[3]     ; CLOCK_50   ; 2.533 ; 2.704 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[4]     ; CLOCK_50   ; 2.996 ; 3.225 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[5]     ; CLOCK_50   ; 2.376 ; 2.525 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[6]     ; CLOCK_50   ; 2.547 ; 2.695 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[7]     ; CLOCK_50   ; 2.150 ; 2.252 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
;  LEDR[8]     ; CLOCK_50   ; 2.386 ; 2.526 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
; MY_TXD       ; CLOCK_50   ; 4.383 ; 4.652 ; Rise       ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ;
+--------------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MY_RXD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; MY_TXD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DATA[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 44219    ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50                                          ; 12984    ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 944383   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                          ; CLOCK_50                                          ; 44219    ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; CLOCK_50                                          ; 12984    ; 0        ; 0        ; 0        ;
; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; U_PLL|altpll_component|auto_generated|pll1|clk[2] ; 944383   ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 51       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 51       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun May 23 10:46:10 2021
Info: Command: quartus_sta uart_test -c uart_test
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'uart_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {U_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {U_PLL|altpll_component|auto_generated|pll1|clk[2]} {U_PLL|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.829               0.000 CLOCK_50 
    Info (332119):    22.175               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.403               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.664
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.664               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.812
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.812               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.681               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.935
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.935               0.000 CLOCK_50 
    Info (332119):    23.452               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.354               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 16.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.921               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.628               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.688
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.688               0.000 CLOCK_50 
    Info (332119):    19.708               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.185               0.000 CLOCK_50 
    Info (332119):    30.712               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.150
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.150               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.182               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 18.256
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.256               0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.856
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.856               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is 9.264
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.264               0.000 CLOCK_50 
    Info (332119):    19.751               0.000 U_PLL|altpll_component|auto_generated|pll1|clk[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4734 megabytes
    Info: Processing ended: Sun May 23 10:46:16 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


