<stg><name>smul</name>


<trans_list>

<trans id="59" from="1" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INPUT_V_data_V, i4 %INPUT_V_keep_V, i4 %INPUT_V_strb_V, i1 %INPUT_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %INPUT_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %INPUT_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %INPUT_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUTPUT_V_data_V, i4 %OUTPUT_V_keep_V, i4 %OUTPUT_V_strb_V, i1 %OUTPUT_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUTPUT_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %OUTPUT_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %OUTPUT_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %length_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %length_r, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %length_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %length_r

]]></Node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:15 %buff_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="buff_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16 %icmp_ln9 = icmp_eq  i32 %length_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:17 %br_ln9 = br i1 %icmp_ln9, void %.lr.ph83.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph83.preheader:0 %br_ln0 = br void %.lr.ph83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph83:0 %i = phi i6 %add_ln9, void %.split2, i6 0, void %.lr.ph83.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph83:1 %add_ln9 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph83:2 %i_cast = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph83:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph83:4 %icmp_ln9_1 = icmp_eq  i32 %i_cast, i32 %length_read

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph83:5 %br_ln9 = br i1 %icmp_ln9_1, void %.split2, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
.split2:0 %i_cast1 = zext i6 %i

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:1 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
.split2:2 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %INPUT_V_data_V, i4 %INPUT_V_keep_V, i4 %INPUT_V_strb_V, i1 %INPUT_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="41">
<![CDATA[
.split2:3 %tmp_data_V = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:4 %shl_ln69 = shl i32 %tmp_data_V, i32 1

]]></Node>
<StgValue><ssdm name="shl_ln69"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %buff_V_addr = getelementptr i32 %buff_V, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="buff_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
.split2:6 %store_ln12 = store i32 %shl_ln69, i6 %buff_V_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.split2:7 %br_ln0 = br void %.lr.ph83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:0 %i_1 = phi i6 %add_ln14, void %.split, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:1 %add_ln14 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph:2 %i_1_cast4 = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:4 %icmp_ln14 = icmp_eq  i32 %i_1_cast4, i32 %length_read

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.lr.ph:5 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 63, i64 0

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:6 %br_ln14 = br i1 %icmp_ln14, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
.split:0 %i_1_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %buff_V_addr_1 = getelementptr i32 %buff_V, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="buff_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split:3 %tmp_data_V_1 = load i6 %buff_V_addr_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="52" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="6">
<![CDATA[
.split:3 %tmp_data_V_1 = load i6 %buff_V_addr_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
.split:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUTPUT_V_data_V, i4 %OUTPUT_V_keep_V, i4 %OUTPUT_V_strb_V, i1 %OUTPUT_V_last_V, i32 %tmp_data_V_1, i4 0, i4 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
.split:4 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %OUTPUT_V_data_V, i4 %OUTPUT_V_keep_V, i4 %OUTPUT_V_strb_V, i1 %OUTPUT_V_last_V, i32 %tmp_data_V_1, i4 0, i4 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln19 = ret

]]></Node>
<StgValue><ssdm name="ret_ln19"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="INPUT_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_V_data_V"/></StgValue>
</port>
<port id="78" name="INPUT_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_V_keep_V"/></StgValue>
</port>
<port id="79" name="INPUT_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_V_strb_V"/></StgValue>
</port>
<port id="80" name="INPUT_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="INPUT_V_last_V"/></StgValue>
</port>
<port id="81" name="OUTPUT_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_V_data_V"/></StgValue>
</port>
<port id="82" name="OUTPUT_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_V_keep_V"/></StgValue>
</port>
<port id="83" name="OUTPUT_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_V_strb_V"/></StgValue>
</port>
<port id="84" name="OUTPUT_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="OUTPUT_V_last_V"/></StgValue>
</port>
<port id="85" name="length_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="length_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="87" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="86" toId="8">
</dataflow>
<dataflow id="89" from="empty_6" to="spectopmodule_ln0" fromId="88" toId="8">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="9">
</dataflow>
<dataflow id="92" from="INPUT_V_data_V" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="93" from="INPUT_V_keep_V" to="specinterface_ln0" fromId="78" toId="9">
</dataflow>
<dataflow id="94" from="INPUT_V_strb_V" to="specinterface_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="95" from="INPUT_V_last_V" to="specinterface_ln0" fromId="80" toId="9">
</dataflow>
<dataflow id="97" from="empty" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="9">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="9">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="109" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="110" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="111" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="112" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="9">
</dataflow>
<dataflow id="115" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="116" from="empty_1" to="specinterface_ln0" fromId="107" toId="9">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="10">
</dataflow>
<dataflow id="119" from="INPUT_V_data_V" to="specbitsmap_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="11">
</dataflow>
<dataflow id="121" from="INPUT_V_keep_V" to="specbitsmap_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="12">
</dataflow>
<dataflow id="123" from="INPUT_V_strb_V" to="specbitsmap_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="13">
</dataflow>
<dataflow id="125" from="INPUT_V_last_V" to="specbitsmap_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="127" from="OUTPUT_V_data_V" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="128" from="OUTPUT_V_keep_V" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="129" from="OUTPUT_V_strb_V" to="specinterface_ln0" fromId="83" toId="14">
</dataflow>
<dataflow id="130" from="OUTPUT_V_last_V" to="specinterface_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="131" from="empty" to="specinterface_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="133" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="134" from="empty_0" to="specinterface_ln0" fromId="101" toId="14">
</dataflow>
<dataflow id="135" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="136" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="137" from="empty_1" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="138" from="empty_1" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="139" from="empty_1" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="140" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="141" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="142" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="143" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="14">
</dataflow>
<dataflow id="144" from="empty_1" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="145" from="empty_1" to="specinterface_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="15">
</dataflow>
<dataflow id="147" from="OUTPUT_V_data_V" to="specbitsmap_ln0" fromId="81" toId="15">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="16">
</dataflow>
<dataflow id="149" from="OUTPUT_V_keep_V" to="specbitsmap_ln0" fromId="82" toId="16">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="17">
</dataflow>
<dataflow id="151" from="OUTPUT_V_strb_V" to="specbitsmap_ln0" fromId="83" toId="17">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="18">
</dataflow>
<dataflow id="153" from="OUTPUT_V_last_V" to="specbitsmap_ln0" fromId="84" toId="18">
</dataflow>
<dataflow id="154" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="117" toId="19">
</dataflow>
<dataflow id="155" from="length_r" to="specbitsmap_ln0" fromId="85" toId="19">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="20">
</dataflow>
<dataflow id="157" from="length_r" to="specinterface_ln0" fromId="85" toId="20">
</dataflow>
<dataflow id="159" from="empty_2" to="specinterface_ln0" fromId="158" toId="20">
</dataflow>
<dataflow id="160" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="161" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="162" from="empty_1" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="164" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="166" from="empty_3" to="specinterface_ln0" fromId="165" toId="20">
</dataflow>
<dataflow id="168" from="empty_4" to="specinterface_ln0" fromId="167" toId="20">
</dataflow>
<dataflow id="169" from="empty_1" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="171" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="173" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="20">
</dataflow>
<dataflow id="174" from="empty_1" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="175" from="empty_1" to="specinterface_ln0" fromId="107" toId="20">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="177" from="length_r" to="specinterface_ln0" fromId="85" toId="21">
</dataflow>
<dataflow id="179" from="empty_5" to="specinterface_ln0" fromId="178" toId="21">
</dataflow>
<dataflow id="180" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="181" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="182" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="183" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="184" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="185" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="186" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="187" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="188" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="189" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="190" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="191" from="StgValue_103" to="specinterface_ln0" fromId="103" toId="21">
</dataflow>
<dataflow id="192" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="193" from="empty_1" to="specinterface_ln0" fromId="107" toId="21">
</dataflow>
<dataflow id="195" from="_ssdm_op_Read.s_axilite.i32" to="length_read" fromId="194" toId="22">
</dataflow>
<dataflow id="196" from="length_r" to="length_read" fromId="85" toId="22">
</dataflow>
<dataflow id="198" from="StgValue_197" to="buff_V" fromId="197" toId="23">
</dataflow>
<dataflow id="199" from="length_read" to="icmp_ln9" fromId="22" toId="24">
</dataflow>
<dataflow id="200" from="StgValue_103" to="icmp_ln9" fromId="103" toId="24">
</dataflow>
<dataflow id="201" from="icmp_ln9" to="br_ln9" fromId="24" toId="25">
</dataflow>
<dataflow id="202" from="add_ln9" to="i" fromId="28" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln0" to="i" fromId="40" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="205" from="StgValue_204" to="i" fromId="204" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="206" from="br_ln0" to="i" fromId="26" toId="27">
</dataflow>
<dataflow id="207" from="i" to="add_ln9" fromId="27" toId="28">
</dataflow>
<dataflow id="209" from="StgValue_208" to="add_ln9" fromId="208" toId="28">
</dataflow>
<dataflow id="210" from="i" to="i_cast" fromId="27" toId="29">
</dataflow>
<dataflow id="212" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="211" toId="30">
</dataflow>
<dataflow id="214" from="StgValue_213" to="specpipeline_ln0" fromId="213" toId="30">
</dataflow>
<dataflow id="215" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="30">
</dataflow>
<dataflow id="216" from="StgValue_98" to="specpipeline_ln0" fromId="98" toId="30">
</dataflow>
<dataflow id="217" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="30">
</dataflow>
<dataflow id="219" from="p_str" to="specpipeline_ln0" fromId="218" toId="30">
</dataflow>
<dataflow id="220" from="i_cast" to="icmp_ln9_1" fromId="29" toId="31">
</dataflow>
<dataflow id="221" from="length_read" to="icmp_ln9_1" fromId="22" toId="31">
</dataflow>
<dataflow id="222" from="icmp_ln9_1" to="br_ln9" fromId="31" toId="32">
</dataflow>
<dataflow id="223" from="i" to="i_cast1" fromId="27" toId="33">
</dataflow>
<dataflow id="225" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="224" toId="34">
</dataflow>
<dataflow id="227" from="empty_8" to="specloopname_ln9" fromId="226" toId="34">
</dataflow>
<dataflow id="229" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="empty" fromId="228" toId="35">
</dataflow>
<dataflow id="230" from="INPUT_V_data_V" to="empty" fromId="77" toId="35">
</dataflow>
<dataflow id="231" from="INPUT_V_keep_V" to="empty" fromId="78" toId="35">
</dataflow>
<dataflow id="232" from="INPUT_V_strb_V" to="empty" fromId="79" toId="35">
</dataflow>
<dataflow id="233" from="INPUT_V_last_V" to="empty" fromId="80" toId="35">
</dataflow>
<dataflow id="234" from="empty" to="tmp_data_V" fromId="35" toId="36">
</dataflow>
<dataflow id="235" from="tmp_data_V" to="shl_ln69" fromId="36" toId="37">
</dataflow>
<dataflow id="236" from="StgValue_98" to="shl_ln69" fromId="98" toId="37">
</dataflow>
<dataflow id="237" from="buff_V" to="buff_V_addr" fromId="23" toId="38">
</dataflow>
<dataflow id="239" from="StgValue_238" to="buff_V_addr" fromId="238" toId="38">
</dataflow>
<dataflow id="240" from="i_cast1" to="buff_V_addr" fromId="33" toId="38">
</dataflow>
<dataflow id="241" from="shl_ln69" to="store_ln12" fromId="37" toId="39">
</dataflow>
<dataflow id="242" from="buff_V_addr" to="store_ln12" fromId="38" toId="39">
</dataflow>
<dataflow id="243" from="add_ln14" to="i_1" fromId="43" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="br_ln0" to="i_1" fromId="56" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="245" from="StgValue_204" to="i_1" fromId="204" toId="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="br_ln0" to="i_1" fromId="41" toId="42">
</dataflow>
<dataflow id="247" from="i_1" to="add_ln14" fromId="42" toId="43">
</dataflow>
<dataflow id="248" from="StgValue_208" to="add_ln14" fromId="208" toId="43">
</dataflow>
<dataflow id="249" from="i_1" to="i_1_cast4" fromId="42" toId="44">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="211" toId="45">
</dataflow>
<dataflow id="251" from="StgValue_213" to="specpipeline_ln0" fromId="213" toId="45">
</dataflow>
<dataflow id="252" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="45">
</dataflow>
<dataflow id="253" from="StgValue_98" to="specpipeline_ln0" fromId="98" toId="45">
</dataflow>
<dataflow id="254" from="StgValue_103" to="specpipeline_ln0" fromId="103" toId="45">
</dataflow>
<dataflow id="255" from="p_str" to="specpipeline_ln0" fromId="218" toId="45">
</dataflow>
<dataflow id="256" from="i_1_cast4" to="icmp_ln14" fromId="44" toId="46">
</dataflow>
<dataflow id="257" from="length_read" to="icmp_ln14" fromId="22" toId="46">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecLoopTripCount" to="empty_12" fromId="258" toId="47">
</dataflow>
<dataflow id="260" from="StgValue_238" to="empty_12" fromId="238" toId="47">
</dataflow>
<dataflow id="262" from="StgValue_261" to="empty_12" fromId="261" toId="47">
</dataflow>
<dataflow id="263" from="StgValue_238" to="empty_12" fromId="238" toId="47">
</dataflow>
<dataflow id="264" from="icmp_ln14" to="br_ln14" fromId="46" toId="48">
</dataflow>
<dataflow id="265" from="i_1" to="i_1_cast" fromId="42" toId="49">
</dataflow>
<dataflow id="266" from="buff_V" to="buff_V_addr_1" fromId="23" toId="50">
</dataflow>
<dataflow id="267" from="StgValue_238" to="buff_V_addr_1" fromId="238" toId="50">
</dataflow>
<dataflow id="268" from="i_1_cast" to="buff_V_addr_1" fromId="49" toId="50">
</dataflow>
<dataflow id="269" from="buff_V_addr_1" to="tmp_data_V_1" fromId="50" toId="51">
</dataflow>
<dataflow id="270" from="buff_V_addr_1" to="tmp_data_V_1" fromId="50" toId="52">
</dataflow>
<dataflow id="272" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln304" fromId="271" toId="53">
</dataflow>
<dataflow id="273" from="OUTPUT_V_data_V" to="write_ln304" fromId="81" toId="53">
</dataflow>
<dataflow id="274" from="OUTPUT_V_keep_V" to="write_ln304" fromId="82" toId="53">
</dataflow>
<dataflow id="275" from="OUTPUT_V_strb_V" to="write_ln304" fromId="83" toId="53">
</dataflow>
<dataflow id="276" from="OUTPUT_V_last_V" to="write_ln304" fromId="84" toId="53">
</dataflow>
<dataflow id="277" from="tmp_data_V_1" to="write_ln304" fromId="52" toId="53">
</dataflow>
<dataflow id="279" from="StgValue_278" to="write_ln304" fromId="278" toId="53">
</dataflow>
<dataflow id="280" from="StgValue_278" to="write_ln304" fromId="278" toId="53">
</dataflow>
<dataflow id="282" from="StgValue_281" to="write_ln304" fromId="281" toId="53">
</dataflow>
<dataflow id="283" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="224" toId="54">
</dataflow>
<dataflow id="285" from="empty_7" to="specloopname_ln14" fromId="284" toId="54">
</dataflow>
<dataflow id="286" from="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A" to="write_ln304" fromId="271" toId="55">
</dataflow>
<dataflow id="287" from="OUTPUT_V_data_V" to="write_ln304" fromId="81" toId="55">
</dataflow>
<dataflow id="288" from="OUTPUT_V_keep_V" to="write_ln304" fromId="82" toId="55">
</dataflow>
<dataflow id="289" from="OUTPUT_V_strb_V" to="write_ln304" fromId="83" toId="55">
</dataflow>
<dataflow id="290" from="OUTPUT_V_last_V" to="write_ln304" fromId="84" toId="55">
</dataflow>
<dataflow id="291" from="tmp_data_V_1" to="write_ln304" fromId="52" toId="55">
</dataflow>
<dataflow id="292" from="StgValue_278" to="write_ln304" fromId="278" toId="55">
</dataflow>
<dataflow id="293" from="StgValue_278" to="write_ln304" fromId="278" toId="55">
</dataflow>
<dataflow id="294" from="StgValue_281" to="write_ln304" fromId="281" toId="55">
</dataflow>
<dataflow id="295" from="icmp_ln9" to="StgValue_1" fromId="24" toId="1">
</dataflow>
<dataflow id="296" from="icmp_ln9_1" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="297" from="icmp_ln14" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="298" from="icmp_ln14" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="299" from="icmp_ln14" to="StgValue_6" fromId="46" toId="6">
</dataflow>
<dataflow id="300" from="icmp_ln9" to="StgValue_7" fromId="24" toId="7">
</dataflow>
<dataflow id="301" from="icmp_ln9" to="StgValue_2" fromId="24" toId="2">
</dataflow>
</dataflows>


</stg>
