// Seed: 3960605709
module module_0 (
    output uwire id_0,
    input wand id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    output wire id_5,
    inout wor id_6,
    input supply1 id_7,
    input uwire id_8,
    output uwire id_9
);
  assign id_0 = 1;
  assign id_2 = 1'd0;
  tri0 id_11 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    output tri1 id_6,
    input wire id_7,
    input wire id_8,
    output uwire id_9,
    input uwire id_10,
    output tri0 id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  wor  id_16 = id_4;
  module_0(
      id_6, id_10, id_0, id_5, id_1, id_1, id_16, id_4, id_5, id_16
  );
endmodule
