$date
	Sun Oct 23 07:47:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#403150
b10110 &
b10110 %
1$
b10110 !
1"
#403151
0"
#403154
b1011 &
b1011 %
#403158
b100010 &
b100010 %
#403162
b10001 &
b10001 %
#403166
b110100 &
b110100 %
#403170
b11010 &
b11010 %
#403174
b1101 &
b1101 %
#403178
b101000 &
b101000 %
#403182
b10100 &
b10100 %
#403186
b1010 &
b1010 %
#403190
b101 &
b101 %
#403194
b10000 &
b10000 %
#403198
b1000 &
b1000 %
#403202
b100 &
b100 %
#403206
b10 &
b10 %
#403210
b1 &
b1 %
1#
#403214
b0 &
0#
b0 %
0$
#1448811
b1111 !
1"
#1448814
b1111 &
b1111 %
1$
#1448815
0"
#1448818
b101110 &
b101110 %
#1448822
b10111 &
b10111 %
#1448826
b1000110 &
b1000110 %
#1448830
b100011 &
b100011 %
#1448834
b1101010 &
b1101010 %
#1448838
b110101 &
b110101 %
#1448842
b10100000 &
b10100000 %
#1448846
b1010000 &
b1010000 %
#1448850
b101000 &
b101000 %
#1448854
b10100 &
b10100 %
#1448858
b1010 &
b1010 %
#1448862
b101 &
b101 %
#1448866
b10000 &
b10000 %
#1448870
b1000 &
b1000 %
#1448874
b100 &
b100 %
#1448878
b10 &
b10 %
#1448882
b1 &
b1 %
1#
#1448886
b0 &
0#
b0 %
0$
#2414148
b1110 !
1"
#2414150
b1110 &
b1110 %
1$
#2414151
0"
#2414154
b111 &
b111 %
#2414158
b10110 &
b10110 %
#2414162
b1011 &
b1011 %
#2414166
b100010 &
b100010 %
#2414170
b10001 &
b10001 %
#2414174
b110100 &
b110100 %
#2414178
b11010 &
b11010 %
#2414182
b1101 &
b1101 %
#2414186
b101000 &
b101000 %
#2414190
b10100 &
b10100 %
#2414194
b1010 &
b1010 %
#2414198
b101 &
b101 %
#2414202
b10000 &
b10000 %
#2414206
b1000 &
b1000 %
#2414210
b100 &
b100 %
#2414214
b10 &
b10 %
#2414218
b1 &
b1 %
1#
#2414222
b0 &
0#
b0 %
0$
#4500012
