
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\programs\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-EPQSCSR

Implementation : impl1
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
16       C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\writePage.vhd (2025-05-05 23:07:44, 2025-05-06 10:40:15)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
12       work.writepage.writepage may have changed because the following files changed:
                        C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\writePage.vhd (2025-05-05 23:07:44, 2025-05-06 10:40:15) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 17
FID:  path (timestamp)
18       C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\I2C.vhd (2025-05-06 09:41:42)
0        C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Int_Osc.vhd (2025-04-19 12:30:35)
1        C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\Main.vhd (2025-05-05 23:45:26)
14       C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_RX.vhd (2025-05-05 17:11:25)
2        C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\UART_TX.vhd (2025-05-05 17:10:52)
15       C:\Users\Szabo Ferenc\Documents\FPGA Projects\UART_Loopback\write8bit.vhd (2025-05-05 17:14:28)
3        D:\programs\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-15 00:32:12)
4        D:\programs\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.vhd (2020-10-29 10:20:54)
5        D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 10:23:10)
6        D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 10:23:10)
7        D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 17:26:20)
8        D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 10:23:10)
9        D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 10:23:10)
10       D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 10:23:10)
11       D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 10:23:10)
12       D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 10:23:10)
13       D:\programs\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 10:23:10)

*******************************************************************
Unchanged modules: 12
MID:  lib.cell.view
15       work.i2c.i2c
16       work.i2c.vhdl
0        work.int_osc.int_osc_arch
1        work.int_osc.vhdl
6        work.main.rtl
3        work.main.vhdl
7        work.uart_rx.rtl
8        work.uart_rx.vhdl
4        work.uart_tx.rtl
5        work.uart_tx.vhdl
9        work.write8bit.vhdl
10       work.write8bit.write8bit
