<!doctype html>
<html data-bs-theme="auto" lang="en">
<head>
    <script src="../assets/js/color-modes.js"></script>

    <link rel="icon" type="image/jpg" href="images/group-logo.png">

    <meta charset="utf-8">
    <meta content="width=device-width, initial-scale=1" name="viewport">
    <meta content="" name="description">
    <meta content="Elia Lazzeri" name="author">
    <meta content="text/html; charset=UTF-8" http-equiv="content-type">

    <title>Hardware-Forge</title>

    <link crossorigin="anonymous" href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.3/dist/css/bootstrap.min.css"
          integrity="sha384-QWTKZyjpPEjISv5WaRU9OFeRpok6YctnYmDr5pNlyT2bRjXh0JMhjY6hW+ALEwIH" rel="stylesheet">

    <link href="https://cdn.jsdelivr.net/npm/@docsearch/css@3" rel="stylesheet">
    <link href="styles.css" rel="stylesheet">
</head>
<body>
<div class="container">

    <nav class="navbar navbar-expand-lg navbar-light fixed-top sb-navbar" style="background-color: #FFFFFF;">
        <div class="container">
            <a class="navbar-brand" href="index.html">Hardware Forge</a>

            <button class="navbar-toggler" type="button" data-bs-toggle="collapse" data-bs-target="#navbarResponsive" aria-controls="navbarResponsive" aria-expanded="false" aria-label="Toggle navigation">
                <span class="navbar-toggler-icon"></span>
            </button>

            <div class="collapse navbar-collapse" id="navbarResponsive">
                <ul class="navbar-nav">
                    <li class="nav-item">
                        <a class="nav-link" href="design.html" title="">Designs and Tools</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="pubblication.html" title="">Publications</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="news.html" title="">News</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="theses.html" title="">Theses</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="team.html" title="">Team</a>
                    </li>
                    <li class="nav-item">
                        <a class="nav-link" href="contact.html" title="">Contact</a>
                    </li>
                </ul>
            </div>
        </div>
    </nav>

    <div class="container" style="margin-top: 100px; margin-bottom: 50px;">
        <div class="d-flex align-items-center text-body-emphasis text-decoration-none" href="#">
            <img src="images/group-logo.png" class="logo-rescuer" alt="">
            <div class="d-flex flex-column">
                <h1>Hardware Forge</h1>
                <p>Crafting the revolution of semiconductors</p>
                <p>a research group from the <a href="https://www.polimi.it">Politecnico di Milano</a></p>
            </div>
        </div>
    </div>

    <div class="container">
        <h1>Publications</h1>

        <div class="card" style="margin-top: 25px; margin-bottom: 25px;">
            <h5 class="card-header">Recent</h5>
            <div class="card-body">
                <p><a href="https://ieeexplore.ieee.org/abstract/document/11006772/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>S4V: A Benchmark Suite of Transient Execution Attacks for RISC-V Processors</strong><br>
                    E Lazzeri, M Coella, G Furano, L Cassano
                    <br>
                    28th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/11006772/">Paper</a>
                </p>
                <p><a href="https://cassano.faculty.polimi.it/call.html"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>RISC-V Processors Evaluation: Benchmarking Performance, Power Consumption, Area, and Security</strong><br>
                    E Lazzeri, G Furano, L Cassano
                    <br>
                    2025 Rescuer<br>
                    <a href="https://cassano.faculty.polimi.it/call.html">Paper</a>
                </p>
                <p><a href="https://indico.esa.int/event/562/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Analysing Transient Execution Attacks feasibility on the NOEL-V Platform</strong><br>
                    E Lazzeri, G Furano, L Cassano
                    <br>
                    2025 RISC-V in Space<br>
                    <a href="https://indico.esa.int/event/562/">Paper</a>
                </p>
                <p><a href="https://shorturl.at/mw0P9"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>An experimental comparison of RISC-V processors: performance, power, area and security - Special Session Paper</strong><br>
                    E Lazzeri, BE Forlin, G Furano, M Ottavi, L Cassano
                    <br>
                    2024 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)<br>
                    <a href="https://shorturl.at/mw0P9">Paper</a>
                </p>
                <p><a href="https://shorturl.at/MpbOt"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Lightweight Instrumentation for Accurate Performance Monitoring in RTOSes</strong><br>
                    Bruno Forlin, Kuan-Hsun Chen, Nikolaos Alachiotis, Luca Cassano, Marco Ottavi
                    <br>
                    2024 Design, Automation & Test in Europe Conference & Exhibition (DATE)<br>
                    <a href="https://shorturl.at/MpbOt">Paper</a>
                </p>
                <p><a href="https://shorturl.at/wYAh2"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Built-in Software Obfuscation for Protecting Microprocessors against Hardware Trojan Horses</strong><br>
                    Alessandro Palumbo, Marco Ottavi, Luca Cassano
                    <br>
                    2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)<br>
                    <a href="https://shorturl.at/wYAh2">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/10313563/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Improving the Detection of Hardware Trojan Horses in Microprocessors via Hamming Codes</strong><br>
                    Alessandro Palumbo, Luca Cassano, Pedro Reviriego, Marco Ottavi
                    <br>
                    2023 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/10313563/">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/10224862/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Towards dependable RISC-V cores for edge computing devices</strong><br>
                    Pegdwende Romaric Nikiema, Alessandro Palumbo, Allan Aasma, Luca Cassano, Angeliki Kritikakou, Ari Kulmala, Jari Lukkarila, Marco Ottavi, Rafail Psiakis, Marcello Traiola
                    <br>
                    2023 IEEE 29th International Symposium on On-Line Testing and Robust System Design (IOLTS)<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/10224862/">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9962352/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Is risc-v ready for space? a security perspective</strong><br>
                    Luca Cassano, Stefano Di Mascio, Alessandro Palumbo, Alessandra Menicucci, Gianluca Furano, Giuseppe Bianchi, Marco Ottavi
                    <br>
                    2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9962352/">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9777885/?casa_token=gKa0oojCrQEAAAAA:shWtpwBs26Ek7_EjMcK7qPvlnKTLiDzKMVgrqD1IWwCOVTkx1syUpkNEdVeOKvP4mlovphKMtA"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Processor security: Detecting microarchitectural attacks via count-min sketches</strong><br>
                    K ArÄ±kan, A Palumbo, L Cassano, P Reviriego, S Pontarelli, G Bianchi, O Ergin, M Ottavi
                    <br>
                    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9777885/?casa_token=gKa0oojCrQEAAAAA:shWtpwBs26Ek7_EjMcK7qPvlnKTLiDzKMVgrqD1IWwCOVTkx1syUpkNEdVeOKvP4mlovphKMtA">Paper</a>
                </p>
                <p><a href="https://www.sciencedirect.com/science/article/pii/S1383762122001333"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>DETON: DEfeating hardware Trojan horses in microprocessors through software ObfuscatioN</strong><br>
                    Luca Cassano, Mattia Iamundo, Tomas Antonio Lopez, Alessandro Nazzari, Giorgio Di Natale
                    <br>
                    Journal of Systems Architecture<br>
                    <a href="https://www.sciencedirect.com/science/article/pii/S1383762122001333">Paper</a>
                </p>
                <p><a href="https://www.sciencedirect.com/science/article/pii/S1383762122001023"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Is your FPGA bitstream Hardware Trojan-free? Machine learning can provide an answer</strong><br>
                    Alessandro Palumbo, Luca Cassano, Bruno Luzzi, JosÃ© Alberto HernÃ¡ndez, Pedro Reviriego, Giuseppe Bianchi, Marco Ottavi
                    <br>
                    Journal of Systems Architecture<br>
                    <a href="https://www.sciencedirect.com/science/article/pii/S1383762122001023">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9770162/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>On the optimization of software obfuscation against hardware trojans in microprocessors</strong><br>
                    Luca Cassano, Elia Lazzeri, Nikita Litovchenko, Giorgio Di Natale
                    <br>
                    2022 25th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9770162/">Paper</a>
                </p>
                <p><a href="https://www.sciencedirect.com/science/article/pii/S0026271420309082?casa_token=nVUhyQFL3XcAAAAA:CyOzVIDsKzd6-MDJp7HOdINsR1rCuiuPKZ6fJ_wuhMDUggZ9jnesb4S1JH7rjTJ6YWMYjBgXtwM"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Securing RSA hardware accelerators through residue checking</strong><br>
                    Ana Lasheras, Ramon Canal, Eva RodrÃ­guez and Luca Cassano
                    <br>
                    Microelectronics Reliability, 2021<br>
                    <a href="https://www.sciencedirect.com/science/article/pii/S0026271420309082?casa_token=nVUhyQFL3XcAAAAA:CyOzVIDsKzd6-MDJp7HOdINsR1rCuiuPKZ6fJ_wuhMDUggZ9jnesb4S1JH7rjTJ6YWMYjBgXtwM">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9568291/?casa_token=WHoNFkk-3UMAAAAA:bLlshEvOmvdJaXZ-aEKmwnfZW21VCb3x22vlNfmgRTIgs9vn7CSCPqgCfwPP7ZgdVgjY11QDhw"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>A lightweight security checking module to protect microprocessors against hardware trojan horses</strong><br>
                    Alessandro Palumbo, Luca Cassano, Pedro Reviriego, Giuseppe Bianchi and Marco Ottavi
                    <br>
                    2021 34th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9568291/?casa_token=WHoNFkk-3UMAAAAA:bLlshEvOmvdJaXZ-aEKmwnfZW21VCb3x22vlNfmgRTIgs9vn7CSCPqgCfwPP7ZgdVgjY11QDhw">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9159720/?casa_token=_TOFkPozQi4AAAAA:WcOtHd_PUqDGOr7fcinbAIgt6hqapJ1R5NSRZ7M65OsYvQG0dBteKOwv1FDD9qyKbd185-DIeQ"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Lightweight protection of cryptographic hardware accelerators against differential fault analysis</strong><br>
                    Ana Lasheras, Ramon Canal, Eva RodrÃ­guez and Luca Cassano
                    <br>
                    2020 26th IEEE International Symposium on On-Line Testing and Robust System Design<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9159720/?casa_token=_TOFkPozQi4AAAAA:WcOtHd_PUqDGOr7fcinbAIgt6hqapJ1R5NSRZ7M65OsYvQG0dBteKOwv1FDD9qyKbd185-DIeQ">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/9080961/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>A Microprocessor Protection Architecture against Hardware Trojans in Memories</strong><br>
                    Alperen Bolat, Luca Cassano, Pedro Reviriego, Oguz Ergin, Marco Ottavi
                    <br>
                    2020 IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/9080961/">Paper</a>
                </p>
                <p><a href="https://ieeexplore.ieee.org/abstract/document/8875320/"><i class="fa fa-file-pdf-o" style="font-size:24px;"></i></a>
                    <strong>Protecting RSA Hardware Accelerators against Differential Fault Analysis through Residue Checking</strong><br>
                    Ana Lasheras, Ramon Canal, Eva RodrÃ­guez and Luca Cassano
                    <br>
                    2019 32th IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems<br>
                    <a href="https://ieeexplore.ieee.org/abstract/document/8875320/">Paper</a>
                </p>
            </div>
        </div>
    </div>

    <div class="container text-center">
        <a href="https://github.com/Hardware-Forge" style="text-decoration: none;margin-right: 5px;">
            <img class="logo-varius" src="images/github-logo.png">
        </a>
        <a href="https://www.linkedin.com/company/hardware-forge/about/?viewAsMember=true">
            <img class="logo-varius" src="images/linkedin-logo.png">
            <br><br>
        </a>
        Â© Hardware Forge, 2025
        <br><br>
    </div>
</div>

<script crossorigin="anonymous"
        integrity="sha384-YvpcrYf0tY3lHB60NNkmXc5s9fDVZLESaAA55NDzOxhy9GkcIdslK1eN7N6jIeHz"
        src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.3/dist/js/bootstrap.bundle.min.js"></script>
</body>
</html>
