#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027d292fe470 .scope module, "async_counter_tb" "async_counter_tb" 2 3;
 .timescale 0 0;
v0000027d293a13b0_0 .var "clk", 0 0;
v0000027d293a0d70_0 .net "q", 3 0, v0000027d293a0cd0_0;  1 drivers
v0000027d293a1130_0 .var "reset", 0 0;
S_0000027d292fe600 .scope module, "uut" "async_counter" 2 8, 3 5 0, S_0000027d292fe470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "q";
    .port_info 2 /INPUT 1 "reset";
v0000027d293a11d0_0 .net "clk", 0 0, v0000027d293a13b0_0;  1 drivers
v0000027d293a0cd0_0 .var "q", 3 0;
v0000027d293a1090_0 .net "q_wire", 3 0, L_0000027d293a1bd0;  1 drivers
v0000027d293a0050_0 .net "reset", 0 0, v0000027d293a1130_0;  1 drivers
E_0000027d29335b60 .event anyedge, v0000027d293a1090_0;
L_0000027d293a0230 .part L_0000027d293a1bd0, 0, 1;
L_0000027d293a09b0 .part L_0000027d293a1bd0, 1, 1;
L_0000027d293a1bd0 .concat8 [ 1 1 1 1], v0000027d29397170_0, v0000027d292fd310_0, v0000027d29397670_0, v0000027d29397cb0_0;
L_0000027d293a1630 .part L_0000027d293a1bd0, 2, 1;
S_0000027d292fcff0 .scope module, "tff2" "TFF" 3 23, 4 3 0, S_0000027d292fe600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027d29339520 .functor NOT 1, v0000027d292fd310_0, C4<0>, C4<0>, C4<0>;
v0000027d292fe790_0 .net "clk", 0 0, L_0000027d293a0230;  1 drivers
v0000027d29397d50_0 .net "d", 0 0, L_0000027d29339520;  1 drivers
v0000027d29397c10_0 .net "q", 0 0, v0000027d292fd310_0;  1 drivers
v0000027d29397ad0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
S_0000027d292fd180 .scope module, "dff1" "DFF" 4 7, 5 1 0, S_0000027d292fcff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027d2933b3e0_0 .net "clk", 0 0, L_0000027d293a0230;  alias, 1 drivers
v0000027d292fbea0_0 .net "d", 0 0, L_0000027d29339520;  alias, 1 drivers
v0000027d292fd310_0 .var "q", 0 0;
v0000027d292fd3b0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
E_0000027d29336160 .event posedge, v0000027d2933b3e0_0;
S_0000027d292f6220 .scope module, "tff3" "TFF" 3 24, 4 3 0, S_0000027d292fe600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027d293398a0 .functor NOT 1, v0000027d29397670_0, C4<0>, C4<0>, C4<0>;
v0000027d29397350_0 .net "clk", 0 0, L_0000027d293a09b0;  1 drivers
v0000027d29397850_0 .net "d", 0 0, L_0000027d293398a0;  1 drivers
v0000027d29397490_0 .net "q", 0 0, v0000027d29397670_0;  1 drivers
v0000027d293978f0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
S_0000027d292f63b0 .scope module, "dff1" "DFF" 4 7, 5 1 0, S_0000027d292f6220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027d29397e90_0 .net "clk", 0 0, L_0000027d293a09b0;  alias, 1 drivers
v0000027d29397b70_0 .net "d", 0 0, L_0000027d293398a0;  alias, 1 drivers
v0000027d29397670_0 .var "q", 0 0;
v0000027d293975d0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
E_0000027d293361a0 .event posedge, v0000027d29397e90_0;
S_0000027d293437e0 .scope module, "tff4" "TFF" 3 25, 4 3 0, S_0000027d292fe600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027d29339910 .functor NOT 1, v0000027d29397cb0_0, C4<0>, C4<0>, C4<0>;
v0000027d293977b0_0 .net "clk", 0 0, L_0000027d293a1630;  1 drivers
v0000027d293970d0_0 .net "d", 0 0, L_0000027d29339910;  1 drivers
v0000027d29397710_0 .net "q", 0 0, v0000027d29397cb0_0;  1 drivers
v0000027d293973f0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
S_0000027d29343970 .scope module, "dff1" "DFF" 4 7, 5 1 0, S_0000027d293437e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027d29397990_0 .net "clk", 0 0, L_0000027d293a1630;  alias, 1 drivers
v0000027d29397a30_0 .net "d", 0 0, L_0000027d29339910;  alias, 1 drivers
v0000027d29397cb0_0 .var "q", 0 0;
v0000027d29397f30_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
E_0000027d29335ea0 .event posedge, v0000027d29397990_0;
S_0000027d29344310 .scope module, "uut" "TFF" 3 22, 4 3 0, S_0000027d292fe600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_0000027d293397c0 .functor NOT 1, v0000027d29397170_0, C4<0>, C4<0>, C4<0>;
v0000027d293972b0_0 .net "clk", 0 0, v0000027d293a13b0_0;  alias, 1 drivers
v0000027d29397530_0 .net "d", 0 0, L_0000027d293397c0;  1 drivers
v0000027d293a0a50_0 .net "q", 0 0, v0000027d29397170_0;  1 drivers
v0000027d293a0ff0_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
S_0000027d293444a0 .scope module, "dff1" "DFF" 4 7, 5 1 0, S_0000027d29344310;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v0000027d29397df0_0 .net "clk", 0 0, v0000027d293a13b0_0;  alias, 1 drivers
v0000027d29397030_0 .net "d", 0 0, L_0000027d293397c0;  alias, 1 drivers
v0000027d29397170_0 .var "q", 0 0;
v0000027d29397210_0 .net "reset", 0 0, v0000027d293a1130_0;  alias, 1 drivers
E_0000027d293361e0 .event posedge, v0000027d29397df0_0;
    .scope S_0000027d293444a0;
T_0 ;
    %wait E_0000027d293361e0;
    %load/vec4 v0000027d29397210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d29397170_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027d29397030_0;
    %assign/vec4 v0000027d29397170_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027d292fd180;
T_1 ;
    %wait E_0000027d29336160;
    %load/vec4 v0000027d292fd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d292fd310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027d292fbea0_0;
    %assign/vec4 v0000027d292fd310_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027d292f63b0;
T_2 ;
    %wait E_0000027d293361a0;
    %load/vec4 v0000027d293975d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d29397670_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027d29397b70_0;
    %assign/vec4 v0000027d29397670_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027d29343970;
T_3 ;
    %wait E_0000027d29335ea0;
    %load/vec4 v0000027d29397f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027d29397cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027d29397a30_0;
    %assign/vec4 v0000027d29397cb0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027d292fe600;
T_4 ;
    %wait E_0000027d29335b60;
    %load/vec4 v0000027d293a1090_0;
    %assign/vec4 v0000027d293a0cd0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027d292fe470;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
T_5.0 ;
    %delay 1, 0;
    %load/vec4 v0000027d293a13b0_0;
    %inv;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000027d292fe470;
T_6 ;
    %vpi_call 2 14 "$dumpfile", "async_counter_tb.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027d292fe470 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d293a1130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d293a1130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d293a1130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027d293a1130_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027d293a13b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %vpi_call 2 25 "$monitor", v0000027d293a0d70_0 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\async_counter_tb.v";
    "./async_counter.v";
    "./TFF.v";
    "./DFF.v";
