{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728477896476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728477896477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  9 20:44:54 2024 " "Processing started: Wed Oct  9 20:44:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728477896477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477896477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flash_test -c flash_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off flash_test -c flash_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477896477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728477897394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728477897394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_test/rtl/spi_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_test/rtl/spi_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_tx " "Found entity 1: spi_tx" {  } { { "../rtl/spi_tx.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/spi_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728477911292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477911292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_test/rtl/spi_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_test/rtl/spi_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_rx " "Found entity 1: spi_rx" {  } { { "../rtl/spi_rx.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/spi_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728477911298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477911298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_8bit_driver " "Found entity 1: spi_8bit_driver" {  } { { "../rtl/spi_8bit_driver.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728477911305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477911305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_test/rtl/flash_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_test/rtl/flash_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_test " "Found entity 1: flash_test" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728477911310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477911310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "id ID flash_ctrl.v(23) " "Verilog HDL Declaration information at flash_ctrl.v(23): object \"id\" differs only in case from object \"ID\" in the same scope" {  } { { "../rtl/flash_ctrl.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728477911318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR flash_ctrl.v(8) " "Verilog HDL Declaration information at flash_ctrl.v(8): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/flash_ctrl.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1728477911318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 flash_ctrl " "Found entity 1: flash_ctrl" {  } { { "../rtl/flash_ctrl.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728477911319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477911319 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flash_test " "Elaborating entity \"flash_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728477911427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash_ctrl flash_ctrl:flash_ctrl_inst " "Elaborating entity \"flash_ctrl\" for hierarchy \"flash_ctrl:flash_ctrl_inst\"" {  } { { "../rtl/flash_test.v" "flash_ctrl_inst" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728477911498 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "flash_ctrl.v(49) " "Verilog HDL Case Statement information at flash_ctrl.v(49): all case item expressions in this case statement are onehot" {  } { { "../rtl/flash_ctrl.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" 49 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728477911507 "|flash_test|flash_ctrl:flash_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_8bit_driver spi_8bit_driver:spi_8bit_driver_inst " "Elaborating entity \"spi_8bit_driver\" for hierarchy \"spi_8bit_driver:spi_8bit_driver_inst\"" {  } { { "../rtl/flash_test.v" "spi_8bit_driver_inst" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728477911603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_rx spi_8bit_driver:spi_8bit_driver_inst\|spi_rx:spi_rx_inst " "Elaborating entity \"spi_rx\" for hierarchy \"spi_8bit_driver:spi_8bit_driver_inst\|spi_rx:spi_rx_inst\"" {  } { { "../rtl/spi_8bit_driver.v" "spi_rx_inst" { Text "D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728477911609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_tx spi_8bit_driver:spi_8bit_driver_inst\|spi_tx:spi_tx_inst " "Elaborating entity \"spi_tx\" for hierarchy \"spi_8bit_driver:spi_8bit_driver_inst\|spi_tx:spi_tx_inst\"" {  } { { "../rtl/spi_8bit_driver.v" "spi_tx_inst" { Text "D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728477911615 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/flash_ctrl.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728477913637 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728477913638 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728477914379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728477915506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/flash_test/prj/output_files/flash_test.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/flash_test/prj/output_files/flash_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477915674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728477916018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728477916018 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "se_flag " "No output dependent on input pin \"se_flag\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|se_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "be_flag " "No output dependent on input pin \"be_flag\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|be_flag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[0\] " "No output dependent on input pin \"len\[0\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[1\] " "No output dependent on input pin \"len\[1\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[2\] " "No output dependent on input pin \"len\[2\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[3\] " "No output dependent on input pin \"len\[3\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[4\] " "No output dependent on input pin \"len\[4\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[5\] " "No output dependent on input pin \"len\[5\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[6\] " "No output dependent on input pin \"len\[6\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "len\[7\] " "No output dependent on input pin \"len\[7\]\"" {  } { { "../rtl/flash_test.v" "" { Text "D:/git-repository/fpga_training/flash_test/rtl/flash_test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1728477916323 "|flash_test|len[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1728477916323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728477916325 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728477916325 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728477916325 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728477916325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728477916359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  9 20:45:16 2024 " "Processing ended: Wed Oct  9 20:45:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728477916359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728477916359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728477916359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728477916359 ""}
