

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 15:38:19 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           4091
LUT:          20303
FF:           14899
DSP:             12
BRAM:           223
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.716
CP achieved post-implementation:    4.461
Timing not met
