<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p603" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_603{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t2_603{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3_603{left:837px;bottom:68px;letter-spacing:0.1px;}
#t4_603{left:70px;bottom:1084px;}
#t5_603{left:96px;bottom:1088px;letter-spacing:-0.21px;}
#t6_603{left:173px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t7_603{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_603{left:70px;bottom:1045px;}
#t9_603{left:96px;bottom:1048px;letter-spacing:-0.21px;}
#ta_603{left:139px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tb_603{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_603{left:70px;bottom:1005px;}
#td_603{left:96px;bottom:1008px;letter-spacing:-0.22px;}
#te_603{left:178px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_603{left:96px;bottom:991px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tg_603{left:96px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_603{left:70px;bottom:948px;}
#ti_603{left:96px;bottom:952px;letter-spacing:-0.2px;}
#tj_603{left:182px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_603{left:96px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_603{left:96px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_603{left:70px;bottom:892px;}
#tn_603{left:96px;bottom:895px;letter-spacing:-0.2px;}
#to_603{left:192px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#tp_603{left:96px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tq_603{left:96px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_603{left:70px;bottom:835px;}
#ts_603{left:96px;bottom:839px;letter-spacing:-0.22px;}
#tt_603{left:166px;bottom:839px;}
#tu_603{left:184px;bottom:839px;letter-spacing:-0.2px;word-spacing:-0.39px;}
#tv_603{left:97px;bottom:816px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tw_603{left:97px;bottom:799px;letter-spacing:-0.21px;word-spacing:-0.4px;}
#tx_603{left:97px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_603{left:97px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tz_603{left:70px;bottom:733px;}
#t10_603{left:96px;bottom:736px;letter-spacing:-0.19px;}
#t11_603{left:139px;bottom:736px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#t12_603{left:628px;bottom:736px;}
#t13_603{left:637px;bottom:736px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t14_603{left:96px;bottom:719px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t15_603{left:70px;bottom:693px;}
#t16_603{left:96px;bottom:697px;letter-spacing:-0.16px;}
#t17_603{left:144px;bottom:697px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t18_603{left:70px;bottom:670px;}
#t19_603{left:96px;bottom:674px;letter-spacing:-0.23px;}
#t1a_603{left:192px;bottom:674px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1b_603{left:70px;bottom:647px;}
#t1c_603{left:96px;bottom:651px;letter-spacing:-0.22px;}
#t1d_603{left:166px;bottom:651px;}
#t1e_603{left:184px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1f_603{left:70px;bottom:624px;}
#t1g_603{left:96px;bottom:628px;letter-spacing:-0.17px;}
#t1h_603{left:129px;bottom:628px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#t1i_603{left:70px;bottom:601px;}
#t1j_603{left:96px;bottom:605px;letter-spacing:-0.13px;}
#t1k_603{left:129px;bottom:605px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_603{left:96px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_603{left:70px;bottom:562px;}
#t1n_603{left:96px;bottom:565px;letter-spacing:-0.2px;}
#t1o_603{left:144px;bottom:565px;letter-spacing:-0.22px;word-spacing:-0.39px;}
#t1p_603{left:70px;bottom:539px;}
#t1q_603{left:96px;bottom:542px;letter-spacing:-0.22px;}
#t1r_603{left:191px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1s_603{left:70px;bottom:516px;}
#t1t_603{left:96px;bottom:519px;letter-spacing:-0.18px;}
#t1u_603{left:167px;bottom:519px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1v_603{left:96px;bottom:503px;letter-spacing:-0.15px;word-spacing:-0.65px;}
#t1w_603{left:96px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1x_603{left:96px;bottom:469px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1y_603{left:70px;bottom:443px;}
#t1z_603{left:96px;bottom:446px;letter-spacing:-0.17px;}
#t20_603{left:139px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t21_603{left:96px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t22_603{left:96px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t23_603{left:70px;bottom:386px;}
#t24_603{left:96px;bottom:389px;letter-spacing:-0.14px;}
#t25_603{left:120px;bottom:389px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t26_603{left:96px;bottom:373px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t27_603{left:70px;bottom:346px;}
#t28_603{left:96px;bottom:350px;letter-spacing:-0.2px;}
#t29_603{left:126px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t2a_603{left:70px;bottom:323px;}
#t2b_603{left:96px;bottom:327px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2c_603{left:204px;bottom:327px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t2d_603{left:96px;bottom:310px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t2e_603{left:96px;bottom:293px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t2f_603{left:96px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2g_603{left:70px;bottom:250px;}
#t2h_603{left:96px;bottom:254px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t2i_603{left:204px;bottom:254px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t2j_603{left:96px;bottom:237px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#t2k_603{left:96px;bottom:220px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t2l_603{left:96px;bottom:203px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t2m_603{left:70px;bottom:177px;}
#t2n_603{left:96px;bottom:180px;letter-spacing:-0.2px;}
#t2o_603{left:267px;bottom:180px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t2p_603{left:96px;bottom:163px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t2q_603{left:70px;bottom:137px;}
#t2r_603{left:96px;bottom:140px;letter-spacing:-0.2px;}
#t2s_603{left:267px;bottom:140px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t2t_603{left:96px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.48px;}

.s1_603{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s2_603{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_603{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_603{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_603{font-size:14px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts603" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg603Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg603" style="-webkit-user-select: none;"><object width="935" height="1210" data="603/603.svg" type="image/svg+xml" id="pdf603" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_603" class="t s1_603">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t2_603" class="t s2_603">Vol. 2A </span><span id="t3_603" class="t s2_603">3-7 </span>
<span id="t4_603" class="t s3_603">• </span><span id="t5_603" class="t s4_603">mm/m64 </span><span id="t6_603" class="t s5_603">— An MMX register or a 64-bit memory operand. The 64-bit MMX registers are: MM0 through MM7. </span>
<span id="t7_603" class="t s5_603">The contents of memory are found at the address provided by the effective address computation. </span>
<span id="t8_603" class="t s3_603">• </span><span id="t9_603" class="t s4_603">xmm </span><span id="ta_603" class="t s5_603">— An XMM register. The 128-bit XMM registers are: XMM0 through XMM7; XMM8 through XMM15 are </span>
<span id="tb_603" class="t s5_603">available using REX.R in 64-bit mode. </span>
<span id="tc_603" class="t s3_603">• </span><span id="td_603" class="t s4_603">xmm/m32</span><span id="te_603" class="t s5_603">— An XMM register or a 32-bit memory operand. The 128-bit XMM registers are XMM0 through </span>
<span id="tf_603" class="t s5_603">XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at </span>
<span id="tg_603" class="t s5_603">the address provided by the effective address computation. </span>
<span id="th_603" class="t s3_603">• </span><span id="ti_603" class="t s4_603">xmm/m64 </span><span id="tj_603" class="t s5_603">— An XMM register or a 64-bit memory operand. The 128-bit SIMD floating-point registers are </span>
<span id="tk_603" class="t s5_603">XMM0 through XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of </span>
<span id="tl_603" class="t s5_603">memory are found at the address provided by the effective address computation. </span>
<span id="tm_603" class="t s3_603">• </span><span id="tn_603" class="t s4_603">xmm/m128 </span><span id="to_603" class="t s5_603">— An XMM register or a 128-bit memory operand. The 128-bit XMM registers are XMM0 through </span>
<span id="tp_603" class="t s5_603">XMM7; XMM8 through XMM15 are available using REX.R in 64-bit mode. The contents of memory are found at </span>
<span id="tq_603" class="t s5_603">the address provided by the effective address computation. </span>
<span id="tr_603" class="t s3_603">• </span><span id="ts_603" class="t s4_603">&lt;XMM0&gt;</span><span id="tt_603" class="t s5_603">— </span><span id="tu_603" class="t s5_603">Indicates implied use of the XMM0 register. </span>
<span id="tv_603" class="t s5_603">When there is ambiguity, xmm1 indicates the first source operand using an XMM register and xmm2 the second </span>
<span id="tw_603" class="t s5_603">source operand using an XMM register. </span>
<span id="tx_603" class="t s5_603">Some instructions use the XMM0 register as the third source operand, indicated by &lt;XMM0&gt;. The use of the </span>
<span id="ty_603" class="t s5_603">third XMM register operand is implicit in the instruction encoding and does not affect the ModR/M encoding. </span>
<span id="tz_603" class="t s3_603">• </span><span id="t10_603" class="t s4_603">ymm </span><span id="t11_603" class="t s5_603">— A YMM register. The 256-bit YMM registers are: YMM0 through YMM7</span><span id="t12_603" class="t s4_603">; </span><span id="t13_603" class="t s5_603">YMM8 through YMM15 are </span>
<span id="t14_603" class="t s5_603">available in 64-bit mode. </span>
<span id="t15_603" class="t s3_603">• </span><span id="t16_603" class="t s4_603">m256 </span><span id="t17_603" class="t s5_603">— A 32-byte operand in memory. This nomenclature is used only with AVX instructions. </span>
<span id="t18_603" class="t s3_603">• </span><span id="t19_603" class="t s4_603">ymm/m256 </span><span id="t1a_603" class="t s5_603">— A YMM register or 256-bit memory operand. </span>
<span id="t1b_603" class="t s3_603">• </span><span id="t1c_603" class="t s4_603">&lt;YMM0&gt;</span><span id="t1d_603" class="t s5_603">— </span><span id="t1e_603" class="t s5_603">Indicates use of the YMM0 register as an implicit argument. </span>
<span id="t1f_603" class="t s3_603">• </span><span id="t1g_603" class="t s4_603">bnd </span><span id="t1h_603" class="t s5_603">— A 128-bit bounds register. BND0 through BND3. </span>
<span id="t1i_603" class="t s3_603">• </span><span id="t1j_603" class="t s4_603">mib </span><span id="t1k_603" class="t s5_603">— A memory operand using SIB addressing form, where the index register is not used in address calcu- </span>
<span id="t1l_603" class="t s5_603">lation, Scale is ignored. Only the base and displacement are used in effective address calculation. </span>
<span id="t1m_603" class="t s3_603">• </span><span id="t1n_603" class="t s4_603">m512 </span><span id="t1o_603" class="t s5_603">— A 64-byte operand in memory. </span>
<span id="t1p_603" class="t s3_603">• </span><span id="t1q_603" class="t s4_603">zmm/m512 </span><span id="t1r_603" class="t s5_603">— A ZMM register or 512-bit memory operand. </span>
<span id="t1s_603" class="t s3_603">• </span><span id="t1t_603" class="t s4_603">{k1}{z} </span><span id="t1u_603" class="t s5_603">— A mask register used as instruction writemask. The 64-bit k registers are: k1 through k7. </span>
<span id="t1v_603" class="t s5_603">Writemask specification is available exclusively via EVEX prefix. The masking can either be done as a merging- </span>
<span id="t1w_603" class="t s5_603">masking, where the old values are preserved for masked out elements or as a zeroing masking. The type of </span>
<span id="t1x_603" class="t s5_603">masking is determined by using the EVEX.z bit. </span>
<span id="t1y_603" class="t s3_603">• </span><span id="t1z_603" class="t s4_603">{k1} </span><span id="t20_603" class="t s5_603">— Without {z}: a mask register used as instruction writemask for instructions that do not allow zeroing- </span>
<span id="t21_603" class="t s5_603">masking but support merging-masking. This corresponds to instructions that require the value of the aaa field </span>
<span id="t22_603" class="t s5_603">to be different than 0 (e.g., gather) and store-type instructions which allow only merging-masking. </span>
<span id="t23_603" class="t s3_603">• </span><span id="t24_603" class="t s4_603">k1 </span><span id="t25_603" class="t s5_603">— A mask register used as a regular operand (either destination or source). The 64-bit k registers are: k0 </span>
<span id="t26_603" class="t s5_603">through k7. </span>
<span id="t27_603" class="t s3_603">• </span><span id="t28_603" class="t s4_603">mV </span><span id="t29_603" class="t s5_603">— A vector memory operand; the operand size is dependent on the instruction. </span>
<span id="t2a_603" class="t s3_603">• </span><span id="t2b_603" class="t s4_603">vm32{x,y, z} </span><span id="t2c_603" class="t s5_603">— A vector array of memory operands specified using VSIB memory addressing. The array of </span>
<span id="t2d_603" class="t s5_603">memory addresses are specified using a common base register, a constant scale factor, and a vector index </span>
<span id="t2e_603" class="t s5_603">register with individual elements of 32-bit index value in an XMM register (vm32x), a YMM register (vm32y) or </span>
<span id="t2f_603" class="t s5_603">a ZMM register (vm32z). </span>
<span id="t2g_603" class="t s3_603">• </span><span id="t2h_603" class="t s4_603">vm64{x,y, z} </span><span id="t2i_603" class="t s5_603">— A vector array of memory operands specified using VSIB memory addressing. The array of </span>
<span id="t2j_603" class="t s5_603">memory addresses are specified using a common base register, a constant scale factor, and a vector index </span>
<span id="t2k_603" class="t s5_603">register with individual elements of 64-bit index value in an XMM register (vm64x), a YMM register (vm64y) or </span>
<span id="t2l_603" class="t s5_603">a ZMM register (vm64z). </span>
<span id="t2m_603" class="t s3_603">• </span><span id="t2n_603" class="t s4_603">zmm/m512/m32bcst </span><span id="t2o_603" class="t s5_603">— An operand that can be a ZMM register, a 512-bit memory location or a 512-bit </span>
<span id="t2p_603" class="t s5_603">vector loaded from a 32-bit memory location. </span>
<span id="t2q_603" class="t s3_603">• </span><span id="t2r_603" class="t s4_603">zmm/m512/m64bcst </span><span id="t2s_603" class="t s5_603">— An operand that can be a ZMM register, a 512-bit memory location or a 512-bit </span>
<span id="t2t_603" class="t s5_603">vector loaded from a 64-bit memory location. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
