# ARM-Pipeline-Processor
A pipeline processor with a cache attached to it was fully designed and implemented using Verilog.

## Contents of the report:
* Instruction Fetch Module (page 3)
* Instruction Decode Module (page 5)
* Execution & Write Back Module (page 9)
* Momory & Haazard Detection Module (page 12)
* Forwarding Unit (page 20)
* SRAM (page 26)
* Cache (page 31)
