/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_19z;
  wire [17:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_5z[4:1];
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z } || { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = { in_data[121:119], celloutsig_1_4z, celloutsig_1_0z } || { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_10z = { celloutsig_0_1z[16:14], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } || celloutsig_0_9z;
  assign celloutsig_1_5z = { celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z } || { in_data[98:96], celloutsig_1_2z[3:1], celloutsig_1_2z[1], celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, in_data[131:130] };
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z[3:1], celloutsig_1_2z[1] } % { 1'h1, in_data[180:177], celloutsig_1_9z };
  assign celloutsig_1_12z = in_data[164:158] % { 1'h1, celloutsig_1_2z[2:1], celloutsig_1_2z[1], celloutsig_1_7z };
  assign celloutsig_0_4z = { celloutsig_0_1z[7:5], celloutsig_0_2z } % { 1'h1, celloutsig_0_3z[12:10] };
  assign celloutsig_1_19z = celloutsig_1_10z[2:0] % { 1'h1, celloutsig_1_12z[2:1] };
  assign celloutsig_0_5z = { celloutsig_0_1z[17:14], celloutsig_0_2z } % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_2z, in_data[0] };
  assign celloutsig_0_9z = { celloutsig_0_3z[16:12], celloutsig_0_0z } % { 1'h1, celloutsig_0_3z[10:6] };
  assign celloutsig_0_1z = { in_data[27:23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[28:15], celloutsig_0_0z, celloutsig_0_0z, in_data[0] };
  assign celloutsig_0_3z = { in_data[81:80], celloutsig_0_1z } % { 1'h1, in_data[93:77], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_19z = celloutsig_0_10z ? _00_ : celloutsig_0_9z[3:0];
  assign celloutsig_1_2z[3:1] = celloutsig_1_0z ? { in_data[161:160], 1'h1 } : { in_data[112:111], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_1z & celloutsig_1_4z;
  assign celloutsig_1_18z = celloutsig_1_3z & celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_5z[2] & celloutsig_0_5z[3];
  assign celloutsig_0_2z = in_data[38] & in_data[65];
  assign celloutsig_0_26z = celloutsig_0_10z & celloutsig_0_9z[1];
  assign celloutsig_0_27z = celloutsig_0_19z[0] & celloutsig_0_26z;
  assign celloutsig_1_3z = celloutsig_1_2z[1] & in_data[140];
  assign celloutsig_0_0z = | in_data[81:77];
  assign celloutsig_0_8z = | in_data[14:3];
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z[3:1], celloutsig_1_1z, celloutsig_1_0z, in_data[182:175] };
  assign celloutsig_0_6z = ~^ in_data[25:16];
  assign celloutsig_1_0z = ~^ in_data[158:141];
  assign celloutsig_1_1z = ~^ { in_data[152:139], celloutsig_1_0z };
  assign celloutsig_1_2z[0] = celloutsig_1_2z[1];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
