digraph "CFG for '_Z22setBoundaryInt2_kernelPiiiiP15HIP_vector_typeIiLj2EE' function" {
	label="CFG for '_Z22setBoundaryInt2_kernelPiiiiP15HIP_vector_typeIiLj2EE' function";

	Node0x58ea1e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = getelementptr inbounds i8, i8 addrspace(4)* %10, i64 12\l  %16 = bitcast i8 addrspace(4)* %15 to i32 addrspace(4)*\l  %17 = load i32, i32 addrspace(4)* %16, align 4, !tbaa !7\l  %18 = udiv i32 %17, %14\l  %19 = mul i32 %18, %14\l  %20 = icmp ugt i32 %17, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %6\l  %24 = add i32 %9, %7\l  %25 = add i32 %24, %23\l  %26 = mul i32 %25, %14\l  %27 = add i32 %8, %1\l  %28 = add i32 %27, %26\l  %29 = icmp slt i32 %28, %2\l  br i1 %29, label %30, label %44\l|{<s0>T|<s1>F}}"];
	Node0x58ea1e0:s0 -> Node0x58ed300;
	Node0x58ea1e0:s1 -> Node0x58ed390;
	Node0x58ed300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%30:\l30:                                               \l  %31 = sext i32 %28 to i64\l  %32 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %31\l  %33 = load i32, i32 addrspace(1)* %32, align 4, !tbaa !16, !amdgpu.noclobber\l... !6\l  %34 = add nsw i32 %28, 1\l  %35 = icmp eq i32 %34, %2\l  br i1 %35, label %40, label %36\l|{<s0>T|<s1>F}}"];
	Node0x58ed300:s0 -> Node0x58ee010;
	Node0x58ed300:s1 -> Node0x58ee0a0;
	Node0x58ee0a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%36:\l36:                                               \l  %37 = sext i32 %34 to i64\l  %38 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %37\l  %39 = load i32, i32 addrspace(1)* %38, align 4, !tbaa !16, !amdgpu.noclobber\l... !6\l  br label %40\l}"];
	Node0x58ee0a0 -> Node0x58ee010;
	Node0x58ee010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%40:\l40:                                               \l  %41 = phi i32 [ %39, %36 ], [ %3, %30 ]\l  %42 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %4, i64 %31, i32 0, i32 0, i32 0, i64 0\l  store i32 %33, i32 addrspace(1)* %42, align 8\l  %43 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %4, i64 %31, i32 0, i32 0, i32 0, i64 1\l  store i32 %41, i32 addrspace(1)* %43, align 4\l  br label %44\l}"];
	Node0x58ee010 -> Node0x58ed390;
	Node0x58ed390 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%44:\l44:                                               \l  ret void\l}"];
}
