td3
Hierarchy Level	Metric Name	Metric Value
0	Elapsed Time	2.864357
1	Clockticks	11175000000
1	Instructions Retired	13602000000
1	CPI Rate	0.821570
1	MUX Reliability	0.983540
1	Retiring	30.6
2	Light Operations	26.6
3	FP Arithmetic	0.0
4	FP x87	0.0
4	FP Scalar	0.0
4	FP Vector	0.0
5	128-bit FP Vector	0.0
5	256-bit FP Vector	0.0
3	Memory Operations	9.9
3	Fused Instructions	3.3
3	Non Fused Branches	2.5
3	Nop Instructions	0.1
3	Other	10.8
2	Heavy Operations	4.0
3	Few Uops Instructions	3.2
3	Microcode Sequencer	0.8
4	Assists	0.0
4	CISC	0.8
1	Front-End Bound	39.4
2	Front-End Latency	24.1
3	ICache Misses	11.9
3	ITLB Misses	5.4
3	Branch Resteers	13.3
4	Mispredicts Resteers	6.5
4	Clears Resteers	0.0
4	Unknown Branches	6.9
3	DSB Switches	2.4
3	Length Changing Prefixes	0.0
3	MS Switches	0.7
2	Front-End Bandwidth	15.2
3	Front-End Bandwidth MITE	11.2
4	Decoder-0 Alone	4.3
3	Front-End Bandwidth DSB	2.2
3	Front-End Bandwidth LSD	0.0
3	(Info) DSB Coverage	28.1
3	(Info) LSD Coverage	0.0
3	(Info) DSB Misses	100.0
1	Bad Speculation	10.4
2	Branch Mispredict	10.4
2	Machine Clears	0.0
1	Back-End Bound	19.7
2	Memory Bound	8.1
3	L1 Bound	7.5
4	DTLB Overhead	100.0
5	Load STLB Hit	100.0
5	Load STLB Miss	3.2
4	Loads Blocked by Store Forwarding	1.1
4	Lock Latency	0.9
4	Split Loads	0.0
4	4K Aliasing	0.4
4	FB Full	9.3
3	L2 Bound	1.4
3	L3 Bound	8.5
4	Contested Accesses	0.0
4	Data Sharing	0.0
4	L3 Latency	13.7
4	SQ Full	0.0
3	DRAM Bound	8.8
4	Memory Bandwidth	13.6
4	Memory Latency	21.4
3	Store Bound	0.0
4	Store Latency	3.6
4	False Sharing	0.0
4	Split Stores	0.0
4	DTLB Store Overhead	2.8
5	Store STLB Hit	2.4
5	Store STLB Miss	0.4
2	Core Bound	11.6
3	Divider	0.0
3	Port Utilization	20.0
4	Cycles of 0 Ports Utilized	18.7
5	Serializing Operations	1.7
6	Slow Pause	0.0
5	Mixing Vectors	0.0
4	Cycles of 1 Port Utilized	14.3
4	Cycles of 2 Ports Utilized	14.3
4	Cycles of 3+ Ports Utilized	28.6
5	ALU Operation Utilization	21.0
6	Port 0	16.7
6	Port 1	16.7
6	Port 5	16.7
6	Port 6	34.0
5	Load Operation Utilization	18.9
6	Port 2	22.8
6	Port 3	23.8
5	Store Operation Utilization	20.7
6	Port 4	20.7
6	Port 7	11.9
4	Vector Capacity Usage (FPU)	0.0
1	Average CPU Frequency	4239392526.185508
1	Total Thread Count	9
1	Paused Time	0.0
0	Effective CPU Utilization	11.5
1	Average Effective CPU Utilization	0.919 out of 8
0	Collection and Platform Info	
1	Application Command Line	python "td3.py" 
1	Operating System	Microsoft Windows 10
1	Computer Name	DESKTOP-NEBAMNN
1	Result Size	23459588
1	Collection start time	17:31:54 13/04/2025 UTC
1	Collection stop time	17:31:57 13/04/2025 UTC
1	Collector Type	Event-based sampling driver
1	CPU	
2	Name	Intel(R) microarchitecture code named Coffeelake
2	Frequency	3000010389
2	Logical CPU Count	8
2	Cache Allocation Technology	
3	Level 2 capability	not detected
3	Level 3 capability	not detected
