

================================================================
== Vitis HLS Report for 'sinGen'
================================================================
* Date:           Mon Feb  1 13:23:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        IndutivoParaleloVDC_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.700 ns|     0.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.250 us|  0.250 us|   11|   11|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_46  |sin_or_cos_double_s  |       12|       12|  0.120 us|  0.120 us|    1|    1|      yes|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      73|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        8|    38|    3803|    6784|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     274|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        8|    38|    4077|    6972|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U33  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|   445|   781|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U35     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_5_max_dsp_1_U34   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|  11|   299|   203|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U31      |fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |grp_sin_or_cos_double_s_fu_46       |sin_or_cos_double_s             |        8|  24|  3059|  5800|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        8|  38|  3803|  6784|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |and_ln20_fu_138_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_1_fu_128_p2  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln20_fu_122_p2    |      icmp|   0|  0|  11|          11|           2|
    |or_ln20_fu_134_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln20_fu_143_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  73|          67|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|         12|    1|         12|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_sig_allocacmp_sources_phase_0_load  |   9|          2|   32|         64|
    |grp_fu_71_p0                           |  13|          3|   32|         96|
    |grp_fu_75_p0                           |  13|          3|   64|        192|
    |grp_fu_75_p1                           |  13|          3|   64|        192|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 115|         27|  195|        560|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add1_reg_168                                |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |grp_sin_or_cos_double_s_fu_46_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln20_1_reg_185                         |   1|   0|    1|          0|
    |icmp_ln20_reg_180                           |   1|   0|    1|          0|
    |mul_reg_200                                 |  64|   0|   64|          0|
    |reg_93                                      |  64|   0|   64|          0|
    |sources_phase_0                             |  32|   0|   32|          0|
    |tmp_2_reg_190                               |   1|   0|    1|          0|
    |tmp_reg_195                                 |  64|   0|   64|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 274|   0|  274|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_din1    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_opcode  |  out|    2|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_dout0   |   in|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_165_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_din0    |  out|   32|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_dout0   |   in|   64|  ap_ctrl_hs|        sinGen|  return value|
|grp_fu_195_p_ce      |  out|    1|  ap_ctrl_hs|        sinGen|  return value|
|G_vec_I_3            |  out|   32|      ap_vld|     G_vec_I_3|       pointer|
|G_vec_I_3_ap_vld     |  out|    1|      ap_vld|     G_vec_I_3|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

