INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab3_part2/project_1.sim/sim_1/impl/timing/xsim/tb_satadd_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab3_part2/project_1.srcs/sim_1/imports/Lab3_part2/tb_satadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
