+-------------------------------------------------------------------------+
; QoR Summary                                                             ;
+-------------------------------------+-----------------------------------+
; Logic Utilization (in ALMs)         ; 161,315.7 / 487,200 (33.1 %)      ;
; Total Combinational ALUTs           ; 206105                            ;
; Total Registers                     ; 473494                            ;
; Total DSP Blocks                    ; 682 / 4,510 (15.1 %)              ;
; Total Block Memory Bits             ; 27,979,624 / 145,612,800 (19.2 %) ;
; Total RAM Blocks                    ; 1,835 / 7,110 (25.8 %)            ;
; Total MLABs                         ; 720.0                             ;
; AI Suite IP Fmax                    ; 601.68 MHz                        ;
; Actual AI Suite IPs Clock Frequency ; 600.0 MHz                         ;
+-------------------------------------+-----------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-----------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; Entity Name                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-----------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 205567              ; 382258        ; 682        ; 27980248          ; Total                                                                                               ;
; Total non AI Suite IPs                                                                                            ; 66034 (32%)         ; 146855 (38%)  ; 0 (0%)     ; 3285828 (12%)     ; Total non AI Suite IPs                                                                              ;
; Total AI Suite IPs                                                                                                ; 139533 (68%)        ; 235403 (62%)  ; 682 (100%) ; 24694420 (88%)    ; Total AI Suite IPs                                                                                  ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 139533 (100%)       ; 235403 (100%) ; 682 (100%) ; 24694420 (100%)   ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_lt_f224_poolk4_actk32_prelu_rclamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 139533 (100%)       ; 235403 (100%) ; 682 (100%) ; 24694420 (100%)   ; dla_top                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 16125 (12%)         ; 13614 (6%)    ; 64 (9%)    ; 524288 (2%)       ; dla_aux_activation_top                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 589 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_activation_config_decoder                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16065 (12%)         ; 13016 (6%)    ; 64 (9%)    ; 524288 (2%)       ; dla_aux_activation_group                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 964 (1%)            ; 1645 (1%)     ; 0 (0%)     ; 177152 (1%)       ; dla_config_network                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 58 (0%)             ; 60 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 12288 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)     ; 14848 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)     ; 1024 (0%)         ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 61 (0%)             ; 61 (0%)       ; 0 (0%)     ; 16384 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)     ; 8704 (0%)         ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)     ; 12800 (0%)        ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 108 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)     ; 16384 (0%)        ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_debug_network_node                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_cdc_reset_async                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 66846 (48%)         ; 77614 (33%)   ; 32 (5%)    ; 1374208 (6%)      ; dla_dma                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 981 (1%)            ; 2054 (1%)     ; 0 (0%)     ; 173568 (1%)       ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 63066 (45%)         ; 69760 (30%)   ; 32 (5%)    ; 654336 (3%)       ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 546 (0%)            ; 1777 (1%)     ; 0 (0%)     ; 165888 (1%)       ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 928 (1%)            ; 1248 (1%)     ; 0 (0%)     ; 33280 (0%)        ; dla_dma_csr                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1241 (1%)           ; 2670 (1%)     ; 0 (0%)     ; 347136 (1%)       ; dla_dma_writer                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 81 (0%)             ; 98 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_dma_read_arb                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)     ; 0 (0%)            ; altdpram                                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5324 (4%)           ; 5872 (2%)     ; 0 (0%)     ; 65536 (0%)        ; dla_interface_profiling_counters                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 65536 (0%)        ; altera_syncram                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 35655 (26%)         ; 101073 (43%)  ; 576 (84%)  ; 20874388 (85%)    ; dla_pe_array_system                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)     ; 1172 (0%)         ; dla_delay                                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 80 (0%)       ; 0 (0%)     ; 524288 (2%)       ; dla_exit_fifo                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 7079 (5%)           ; 11553 (5%)    ; 0 (0%)     ; 9601024 (39%)     ; dla_input_feeder                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 28095 (20%)         ; 67003 (28%)   ; 576 (84%)  ; 32768 (0%)        ; dla_pe_array                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 215 (0%)            ; 22263 (9%)    ; 0 (0%)     ; 10715136 (43%)    ; dla_filter_bias_scale_scratchpad                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 193 (0%)            ; 172 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_sequencer                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6210 (4%)           ; 17516 (7%)    ; 0 (0%)     ; 1605632 (7%)      ; dla_aux_pool_top                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_aux_pool_config_decoder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6203 (4%)           ; 17294 (7%)    ; 0 (0%)     ; 1605632 (7%)      ; dla_aux_pool_group                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 865 (1%)            ; 2525 (1%)     ; 10 (1%)    ; 73216 (0%)        ; dla_aux_softmax_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (1%)    ; 73216 (0%)        ; dla_aux_softmax_group                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (0%)            ; 1027 (0%)     ; 0 (0%)     ; 0 (0%)            ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5292 (4%)           ; 10431 (4%)    ; 0 (0%)     ; 0 (0%)            ; dla_xbar                                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)     ; 0 (0%)            ; dla_xbar_config_handler                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+------------+-------------------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+------------+-------------------+--------------+-------------+-----------------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs            ; Combinational ALUTs ; Registers     ; DSP Blocks ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+------------+-------------------+--------------+-------------+-----------------------------------------------------------------------------------------------------+
; top                                                                                                               ; 161315.7        ; 206105              ; 473494        ; 682        ; 27979624          ; 720.0        ; 1835        ; Total                                                                                               ;
; Total non AI Suite IPs                                                                                            ; 49520.7 (31%)   ; 67378 (33%)         ; 149017 (31%)  ; 0 (0%)     ; 3285204 (12%)     ; 56.0 (8%)    ; 373 (20%)   ; Total non AI Suite IPs                                                                              ;
; Total AI Suite IPs                                                                                                ; 111795.0 (69%)  ; 138727 (67%)        ; 324477 (69%)  ; 682 (100%) ; 24694420 (88%)    ; 664.0 (92%)  ; 1462 (80%)  ; Total AI Suite IPs                                                                                  ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 111795.0 (100%) ; 138727 (100%)       ; 324477 (100%) ; 682 (100%) ; 24694420 (100%)   ; 664.0 (100%) ; 1462 (100%) ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_lt_f224_poolk4_actk32_prelu_rclamp_sig_softmaxk1_u8_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 111795.0 (100%) ; 138727 (100%)       ; 324477 (100%) ; 682 (100%) ; 24694420 (100%)   ; 664.0 (100%) ; 1462 (100%) ; dla_top                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 11262.4 (10%)   ; 16009 (12%)         ; 21167 (7%)    ; 64 (9%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_top                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 173.5 (0%)      ; 66 (0%)             ; 725 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 11086.5 (10%)   ; 15940 (11%)         ; 20415 (6%)    ; 64 (9%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_group                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.5 (0%)        ; 3 (0%)              ; 27 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)        ; 0 (0%)              ; 7 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 2.0 (0%)        ; 1 (0%)              ; 56 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.4 (0%)        ; 1 (0%)              ; 40 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)        ; 0 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.5 (0%)        ; 1 (0%)              ; 24 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.8 (0%)        ; 1 (0%)              ; 8 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 2.1 (0%)        ; 1 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)        ; 1 (0%)              ; 23 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 802.2 (1%)      ; 1055 (1%)           ; 2191 (1%)     ; 0 (0%)     ; 177152 (1%)       ; 0.0 (0%)     ; 13 (1%)     ; dla_config_network                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 40.7 (0%)       ; 65 (0%)             ; 157 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 38.3 (0%)       ; 69 (0%)             ; 115 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 37.5 (0%)       ; 70 (0%)             ; 85 (0%)       ; 0 (0%)     ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 36.4 (0%)       ; 65 (0%)             ; 93 (0%)       ; 0 (0%)     ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 42.5 (0%)       ; 76 (0%)             ; 101 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 37.4 (0%)       ; 62 (0%)             ; 79 (0%)       ; 0 (0%)     ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 34.7 (0%)       ; 61 (0%)             ; 97 (0%)       ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 33.1 (0%)       ; 55 (0%)             ; 73 (0%)       ; 0 (0%)     ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.0 (0%)       ; 75 (0%)             ; 141 (0%)      ; 0 (0%)     ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[13].gen_acl_fifo.dla_acl_fifo_inst          ; 90.1 (0%)       ; 108 (0%)            ; 175 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 88.1 (0%)       ; 105 (0%)            ; 176 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 92.8 (0%)       ; 112 (0%)            ; 177 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 92.9 (0%)       ; 110 (0%)            ; 182 (0%)      ; 0 (0%)     ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 328.3 (0%)      ; 64 (0%)             ; 132 (0%)      ; 0 (0%)     ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.2 (0%)       ; 41 (0%)             ; 88 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.4 (0%)       ; 39 (0%)             ; 50 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 27.1 (0%)       ; 41 (0%)             ; 49 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.0 (0%)        ; 13 (0%)             ; 16 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.2 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.5 (0%)        ; 13 (0%)             ; 15 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)        ; 0 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 46785.1 (42%)   ; 64050 (46%)         ; 117063 (36%)  ; 32 (5%)    ; 1374208 (6%)      ; 142.0 (21%)  ; 230 (16%)   ; dla_dma                                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 919.6 (1%)      ; 984 (1%)            ; 2491 (1%)     ; 0 (0%)     ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 42965.1 (38%)   ; 60265 (43%)         ; 108980 (34%)  ; 32 (5%)    ; 654336 (3%)       ; 65.0 (10%)   ; 189 (13%)   ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 777.5 (1%)      ; 550 (0%)            ; 1275 (0%)     ; 0 (0%)     ; 165888 (1%)       ; 32.0 (5%)    ; 9 (1%)      ; dla_dma_reader                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 738.5 (1%)      ; 930 (1%)            ; 1528 (0%)     ; 0 (0%)     ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1304.1 (1%)     ; 1237 (1%)           ; 2635 (1%)     ; 0 (0%)     ; 347136 (1%)       ; 32.0 (5%)    ; 20 (1%)     ; dla_dma_writer                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77.0 (0%)       ; 81 (0%)             ; 97 (0%)       ; 0 (0%)     ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)      ; 0 (0%)              ; 0 (0%)        ; 0 (0%)     ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.9 (0%)       ; 2 (0%)              ; 30 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.7 (0%)        ; 7 (0%)              ; 6 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.5 (0%)        ; 7 (0%)              ; 11 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 2.2 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.6 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.2 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.4 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.7 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)        ; 1 (0%)              ; 3 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.9 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 3.0 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 2.8 (0%)        ; 0 (0%)              ; 4 (0%)        ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3697.1 (3%)     ; 5423 (4%)           ; 7977 (2%)     ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)        ; 0 (0%)              ; 25 (0%)       ; 0 (0%)     ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 37481.6 (34%)   ; 37319 (27%)         ; 134354 (41%)  ; 576 (84%)  ; 20874388 (85%)    ; 347.0 (52%)  ; 1103 (75%)  ; dla_pe_array_system                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 1.3 (0%)        ; 3 (0%)              ; 18 (0%)       ; 0 (0%)     ; 1172 (0%)         ; 0.0 (0%)     ; 8 (1%)      ; dla_delay                                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 44.2 (0%)       ; 68 (0%)             ; 156 (0%)      ; 0 (0%)     ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5169.8 (5%)     ; 7371 (5%)           ; 13470 (4%)    ; 0 (0%)     ; 9601024 (39%)     ; 40.0 (6%)    ; 480 (33%)   ; dla_input_feeder                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 27641.2 (25%)   ; 29427 (21%)         ; 98153 (30%)   ; 576 (84%)  ; 32768 (0%)        ; 307.0 (46%)  ; 13 (1%)     ; dla_pe_array                                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 4470.5 (4%)     ; 207 (0%)            ; 22141 (7%)    ; 0 (0%)     ; 10715136 (43%)    ; 0.0 (0%)     ; 576 (39%)   ; dla_filter_bias_scale_scratchpad                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 154.5 (0%)      ; 242 (0%)            ; 416 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6132.7 (5%)     ; 6441 (5%)           ; 16535 (5%)    ; 0 (0%)     ; 1605632 (7%)      ; 73.0 (11%)   ; 79 (5%)     ; dla_aux_pool_top                                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.2 (0%)       ; 7 (0%)              ; 194 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6090.3 (5%)     ; 6434 (5%)           ; 16335 (5%)    ; 0 (0%)     ; 1605632 (7%)      ; 73.0 (11%)   ; 79 (5%)     ; dla_aux_pool_group                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 712.6 (1%)      ; 796 (1%)            ; 2635 (1%)     ; 10 (1%)    ; 73216 (0%)        ; 8.0 (1%)     ; 7 (0%)      ; dla_aux_softmax_top                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 9.4 (0%)        ; 3 (0%)              ; 48 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 700.8 (1%)      ; 792 (1%)            ; 2563 (1%)     ; 10 (1%)    ; 73216 (0%)        ; 8.0 (1%)     ; 7 (0%)      ; dla_aux_softmax_group                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 492.4 (0%)      ; 976 (1%)            ; 1604 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 166.8 (0%)      ; 75 (0%)             ; 1085 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 510.6 (0%)      ; 1026 (1%)           ; 2054 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 152.2 (0%)      ; 34 (0%)             ; 1371 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 250.9 (0%)      ; 516 (0%)            ; 1032 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.9 (0%)       ; 69 (0%)             ; 199 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.0 (0%)      ; 516 (0%)            ; 1273 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.5 (0%)       ; 21 (0%)             ; 61 (0%)       ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 252.4 (0%)      ; 515 (0%)            ; 1402 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 254.8 (0%)      ; 515 (0%)            ; 1411 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 250.0 (0%)      ; 515 (0%)            ; 1328 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 247.3 (0%)      ; 515 (0%)            ; 1387 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 520.5 (0%)      ; 516 (0%)            ; 1753 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 333.0 (0%)      ; 517 (0%)            ; 1900 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 406.5 (0%)      ; 518 (0%)            ; 1536 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 297.2 (0%)      ; 517 (0%)            ; 1627 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 284.1 (0%)      ; 578 (0%)            ; 1434 (0%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 257.1 (0%)      ; 522 (0%)            ; 1703 (1%)     ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                               ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3208.5 (3%)     ; 5377 (4%)           ; 16172 (5%)    ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.4 (0%)       ; 8 (0%)              ; 110 (0%)      ; 0 (0%)     ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+---------------------+---------------+------------+-------------------+--------------+-------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 155.57 MHz ; config_clk                                                                     ; Slow vid2b 100C Model ;                                                  ;
; 297.44 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2 100C Model  ;                                                  ;
; 365.36 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 382.56 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 391.24 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 451.88 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 601.68 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
