<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  
<!-- OneTrust Cookies Consent Notice start for xilinx.github.io -->

<script src="https://cdn.cookielaw.org/scripttemplates/otSDKStub.js" data-document-language="true" type="text/javascript" charset="UTF-8" data-domain-script="03af8d57-0a04-47a6-8f10-322fa00d8fc7" ></script>
<script type="text/javascript">
function OptanonWrapper() { }
</script>
<!-- OneTrust Cookies Consent Notice end for xilinx.github.io -->
  <title>System Design Example for High-Speed Debug Port with SmartLynq+ Module &mdash; Embedded Design Tutorials 2022.2 documentation</title>
      <link rel="stylesheet" href="../../../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../../../_static/_static/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../../../../" id="documentation_options" src="../../../../_static/documentation_options.js"></script>
        <script src="../../../../_static/jquery.js"></script>
        <script src="../../../../_static/underscore.js"></script>
        <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../../../../_static/doctools.js"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="System Design Example for Versal Stacked Silicon Interconnect Devices" href="7-system-design-example-ssit-device.html" />
    <link rel="prev" title="System Design Example using Scalar Engine and Adaptable Engine" href="5-system-design-example.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
            <a href="../../../../index.html" class="icon icon-home"> Embedded Design Tutorials
            <img src="../../../../_static/xilinx-header-logo.svg" class="logo" alt="Logo"/>
          </a>
              <div class="version">
                2022.2
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">简体中文</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-cn/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">日本語</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/master/docs-jp/index.html">Master</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="1-getting-started.html">Getting Started</a></li>
<li class="toctree-l2"><a class="reference internal" href="2-cips-noc-ip-config.html">Versal ACAP CIPS and NoC (DDR) IP Core Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="4-boot-and-config.html">Boot and Configuration</a></li>
<li class="toctree-l2"><a class="reference internal" href="3-debugging.html">Debugging Using the Vitis Software Platform</a></li>
<li class="toctree-l2"><a class="reference internal" href="5-system-design-example.html">System Design Example using Scalar Engine and Adaptable Engine</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">System Design Example for High-Speed Debug Port (HSDP) with SmartLynq+ Module</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#introduction">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="#design-example-enabling-the-hsdp">Design Example: Enabling the HSDP</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#modifying-the-design-to-enable-the-hsdp">Modifying the Design to Enable the HSDP</a></li>
<li class="toctree-l4"><a class="reference internal" href="#synthesizing-implementing-and-generating-the-device-image">Synthesizing, Implementing, and Generating the Device Image</a></li>
<li class="toctree-l4"><a class="reference internal" href="#exporting-hardware-xsa">Exporting Hardware (XSA)</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#creating-the-hsdp-enabled-linux-image-using-petalinux">Creating the HSDP-enabled Linux Image Using PetaLinux</a></li>
<li class="toctree-l3"><a class="reference internal" href="#setting-up-the-smartlynq-module">Setting Up the SmartLynq+ Module</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#using-the-smartlynq-as-a-serial-terminal">Using the SmartLynq+ as a Serial Terminal</a></li>
<li class="toctree-l4"><a class="reference internal" href="#booting-linux-images-over-jtag-or-hsdp">Booting Linux Images over JTAG or HSDP</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="#useful-links">Useful Links</a></li>
<li class="toctree-l3"><a class="reference internal" href="#summary">Summary</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="7-system-design-example-ssit-device.html">System Design Example for SSI Devices</a></li>
<li class="toctree-l2"><a class="reference internal" href="A-creating-plm.html">Appendix: Creating the PLM</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../ZynqMPSoC-EDT/ZynqMPSoC-EDT.html">Zynq UltraScale+ MPSoC Embedded Design Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Zynq7000-EDT/Zynq7000-EDT.html">Zynq-7000 Embedded Design Tutorial</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Feature Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/debuggable-fsbl/debuggable-fsbl.html">First Stage Boot Loader (FSBL)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/microblaze-system/README.html">Programming an Embedded MicroBlaze Processor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Feature_Tutorials/sw-profiling/sw-profiling.html">Profiling Applications with System Debugger</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Design Tutorials</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Design_Tutorials/MPSoC_Graphic_Subsystem/README.html">Example Setup for a Graphics and DisplayPort Based Sub-System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Debugging</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../Vitis-Embedded-Software-Debugging/Debugging.html">Vitis Embedded Software Debugging Guide (UG1515) 2021.1</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">User Guides</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../User_Guides/SPA-UG/SPA-UG.html">System Performance Analysis</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../User_Guides/Performance_Benchmark/Dhrystone/README.html">Versal Dhrystone Benchmark</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">All Releases</span></p>
<ul>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2022.1/build/html/index.html">2022.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.2/build/html/index.html">2021.2</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2021.1/build/html/index.html">2021.1</a></li>
<li class="toctree-l1"><a class="reference external" href="https://xilinx.github.io/Embedded-Design-Tutorials/docs/2020.2/build/html/index.html">2020.2</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu"  style="background: black" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">Embedded Design Tutorials</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home"></a> &raquo;</li>
          <li><a href="../Versal-EDT.html">Versal ACAP Embedded Design Tutorial</a> &raquo;</li>
      <li>System Design Example for High-Speed Debug Port with SmartLynq+ Module</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/docs/Introduction/Versal-EDT/docs/6-system-design-example-HSDP.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="system-design-example-for-high-speed-debug-port-with-smartlynq-module">
<h1>System Design Example for High-Speed Debug Port with SmartLynq+ Module<a class="headerlink" href="#system-design-example-for-high-speed-debug-port-with-smartlynq-module" title="Permalink to this heading">¶</a></h1>
<section id="introduction">
<h2>Introduction<a class="headerlink" href="#introduction" title="Permalink to this heading">¶</a></h2>
<p>This chapter demonstrates how to build a Versal®-based system that utilizes the SmartLynq+ module and the High-Speed Debug Port (HSDP). You will also learn to set up the SmartLynq+ module and download a Linux image using either JTAG or the HSDP.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>This tutorial requires a SmartLynq+ module, a VCK190 or VMK180 evaluation board, and a Linux host machine.</p>
</div>
</section>
<section id="design-example-enabling-the-hsdp">
<h2>Design Example: Enabling the HSDP<a class="headerlink" href="#design-example-enabling-the-hsdp" title="Permalink to this heading">¶</a></h2>
<p>To enable the HSDP, start with the VCK190 or VMK180 project that you built in the preceding chapter and modify the project to include HSDP support.  It is also possible to start this chapter standalone by sourcing the included block design Tcl to create the HSDP capable design. See <a class="reference external" href="https://github.com/Xilinx/Embedded-Design-Tutorials/tree/master/docs/Introduction/Versal-EDT/ref_files/ug1305-embedded-design-tutorial/vck190/pl/pl_hsdp">pl_hsdp</a>.</p>
<section id="modifying-the-design-to-enable-the-hsdp">
<h3>Modifying the Design to Enable the HSDP<a class="headerlink" href="#modifying-the-design-to-enable-the-hsdp" title="Permalink to this heading">¶</a></h3>
<p>This design uses the project built in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a> and enables the HSDP interface. You can do this using the Vivado™ IP integrator.</p>
<ol class="arabic">
<li><p>Open the Vivado project you created in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a>.</p>
<p><cite>C:/edt/edt_versal/edt_versal.xpr</cite></p>
</li>
<li><p>In the Flow Navigator, under <strong>IP Integrator</strong>, click <strong>Open Block Design</strong>.</p>
<img alt="../../../../_images/image5.png" src="../../../../_images/image5.png" />
</li>
<li><p>Double-click the Versal ACAP CIPS IP core to recustomize the IP. Click the <strong>Next</strong> button and click on the blue box labeled <strong>PS PMC</strong> to customize the Processing System (PS) and the Platform Management Controller (PMC). On the left pane, select <strong>Debug</strong>, then click on the <strong>HSDP</strong> tab.</p>
<img alt="../../../../_images/ch6-image1.png" src="../../../../_images/ch6-image1.png" />
</li>
<li><p>Under <strong>High-Speed Debug Port (HSDP)</strong>, select <strong>AURORA</strong> as the <strong>Pathway to/from Debug Packet Controller (DPC)</strong>.</p>
<img alt="../../../../_images/ch6-image2.png" src="../../../../_images/ch6-image2.png" />
</li>
<li><p>Set the following options:
- <strong>GT Selection</strong> to <strong>HSDP1 GT</strong>
- <strong>GT Refclk Selection</strong> to <strong>REFCLK1</strong>
- <strong>GT Refclk Freq (MHz)</strong> to <strong>156.25</strong></p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Line rate is fixed at 10.0 Gb/s.</p>
</div>
</li>
<li><p>Click <strong>OK</strong> to save the changes. Two ports, <cite>gt_refclk1</cite> and <cite>HSDP1_GT</cite>, are created on the CIPS IP.</p></li>
<li><p>On the <strong>IP Integrator</strong> page, right-click <cite>gt_refclk1</cite> and select <strong>Make External</strong>. Do the same for <strong>HSDP1_GT</strong>.</p>
<img alt="../../../../_images/ch6-image4.png" src="../../../../_images/ch6-image4.png" />
<img alt="../../../../_images/ch6-image5.png" src="../../../../_images/ch6-image5.png" />
</li>
<li><p>Click <strong>Validate Design</strong>, then <strong>Save</strong>.</p></li>
</ol>
</section>
<section id="synthesizing-implementing-and-generating-the-device-image">
<h3>Synthesizing, Implementing, and Generating the Device Image<a class="headerlink" href="#synthesizing-implementing-and-generating-the-device-image" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>In the Flow Navigator, under <strong>Programming and Debug</strong>, click <strong>Generate Device Image</strong> to launch implementation.</p>
<p>When the device image generation completes, the Device Image Generation Completed dialog box opens.</p>
<img alt="../../../../_images/ch6-image9.png" src="../../../../_images/ch6-image9.png" />
</li>
</ol>
</section>
<section id="exporting-hardware-xsa">
<h3>Exporting Hardware (XSA)<a class="headerlink" href="#exporting-hardware-xsa" title="Permalink to this heading">¶</a></h3>
<ol class="arabic">
<li><p>Select <strong>File → Export → Export Hardware</strong> from the Vivado toolbar. The Export Hardware dialog box opens.</p>
<img alt="../../../../_images/ch6-image10.png" src="../../../../_images/ch6-image10.png" />
</li>
<li><p>Choose <strong>Fixed</strong>, then click <strong>Next</strong>.</p></li>
<li><p>Choose <strong>Include Device Image</strong>, then click <strong>Next</strong>.</p></li>
<li><p>Provide the name for your exported file (example: <cite>edt_versal_wrapper_with_hsdp</cite>). Click <strong>Next</strong>.</p></li>
<li><p>Click <strong>Finish</strong>.</p></li>
</ol>
</section>
</section>
<section id="creating-the-hsdp-enabled-linux-image-using-petalinux">
<h2>Creating the HSDP-enabled Linux Image Using PetaLinux<a class="headerlink" href="#creating-the-hsdp-enabled-linux-image-using-petalinux" title="Permalink to this heading">¶</a></h2>
<p>This example rebuilds the PetaLinux project using the HSDP-enabled XSA that was built in the preceding step. The assumption is that the PetaLinux project has been created as per the instructions in <a class="reference internal" href="5-system-design-example.html"><span class="doc">System Design Example using Scalar Engine and Adaptable Engine</span></a>.</p>
<div class="admonition important">
<p class="admonition-title">Important</p>
<p>If you are building this tutorial without having created a PetaLinux project in the preceding chapter, follow steps 1 through 12 in the <a class="reference internal" href="7-system-design-example-ssit-device.html#creating-linux-images-using-petalinux"><span class="std std-ref">Example Project: Creating Linux Images Using PetaLinux</span></a> section to create a new PetaLinux project.</p>
</div>
<p>This example needs a Linux host machine. Refer to the <em>PetaLinux Tools Documentation Reference Guide</em> <a class="reference external" href="https://www.xilinx.com/cgi-bin/docs/rdoc?v=latest;d=ug1144-petalinux-tools-reference-guide.pdf">[UG1144]</a> for information on dependencies and installation procedure for the PetaLinux tool.</p>
<ol class="arabic">
<li><p>Change to the PetaLinux project directory that was created in <a class="reference internal" href="7-system-design-example-ssit-device.html#creating-linux-images-using-petalinux"><span class="std std-ref">Example Project: Creating Linux Images Using PetaLinux</span></a> using the following command.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ cd led_example
</pre></div>
</div>
</li>
<li><p>Copy the new hardware platform project XSA to the Linux host machine one directory above the PetaLinux build root.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Make sure that you are using the updated the XSA file which you generated in the prior step.</p>
</div>
</li>
<li><p>Reconfigure the BSP using the following commands.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-config --get-hw-description=&lt;path till the directory containing the respective xsa file&gt;
</pre></div>
</div>
</li>
<li><p>Build the Linux images using the following command.</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-build
</pre></div>
</div>
</li>
<li><p>Once the build completes, package the boot images with the following command:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>$ petalinux-package --force --boot --atf --u-boot
</pre></div>
</div>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>The packaged Linux boot images are located in the <code class="docutils literal notranslate"><span class="pre">&lt;petaLinux-project&gt;/images/Linux/</span></code> directory in the PetaLinux build root. Make a note of this directory location as it will be used in the following steps. If you intend to use a different machine than the one that was used to build PetaLinux (for example, a Windows Based PC) to download the Linux boot images using SmartLynq+, the contents of this directory should be transferred to that machine before proceeding with this tutorial.</p>
</div>
</li>
</ol>
</section>
<section id="setting-up-the-smartlynq-module">
<h2>Setting Up the SmartLynq+ Module<a class="headerlink" href="#setting-up-the-smartlynq-module" title="Permalink to this heading">¶</a></h2>
<p>Once the Linux images have been built and packaged, they can be loaded onto the VCK190 or VMK180 board using either JTAG or HSDP. To set up the SmartLynq+ module for connectivity using HSDP, follow these steps:</p>
<ol class="arabic">
<li><p>Connect the USB-C cable between the VCK190 USB-C connector and the SmartLynq+ module.</p>
<img alt="../../../../_images/ch6-slp1.png" src="../../../../_images/ch6-slp1.png" />
</li>
<li><p>Connect the SmartLynq+ to either Ethernet or USB.</p>
<ul class="simple">
<li><p><strong>Using Ethernet:</strong> Connect an Ethernet cable between Ethernet port on the SmartLynq+ and your local area network.</p></li>
<li><p><strong>Using USB:</strong> Connect the provided USB cable between the USB port on the SmartLynq+ and your PC.</p></li>
</ul>
</li>
<li><p>Connect the power adapter to the SmartLynq+ and power on the VCK190/VMK180 board.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>Connect the Ethernet cable to the target device before booting the board.</p>
</div>
</li>
<li><p>Once the SmartLynq+ finishes booting up, an IP address appears on the screen under either <cite>eth0</cite> or <cite>usb0</cite>. Make note of this IP address as this is the IP address used to connect to the SmartLynq+ in both the Ethernet and USB use case.</p>
<img alt="../../../../_images/ch6-image23.jpg" src="../../../../_images/ch6-image23.jpg" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>If using Ethernet, the SmartLynq+ acquires an IP address from a DHCP server found on the network. If using USB, the USB port has a fixed IP address of <cite>10.0.0.2</cite>.</p>
</div>
</li>
<li><p>Copy the Linux download scripts from the design package <code class="docutils literal notranslate"><span class="pre">&lt;design-package&gt;/smartlynq_plus/xsdb</span></code>.</p></li>
</ol>
<section id="using-the-smartlynq-as-a-serial-terminal">
<h3>Using the SmartLynq+ as a Serial Terminal<a class="headerlink" href="#using-the-smartlynq-as-a-serial-terminal" title="Permalink to this heading">¶</a></h3>
<p>The SmartLynq+ can also be used as a serial terminal to remotely view the UART output from the VCK190. This feature is useful when physical access to the remote setup is not available. The SmartLynq+ module has the minicom application pre-installed, which can be used to connect directly to the UART on the VCK190.</p>
<ol class="arabic">
<li><p>Using an SSH client such as <cite>PuTTY</cite> on Windows or <cite>ssh</cite> on Unix-based systems, connect using SSH to the IP address shown on the SmartLynq+ display.</p>
<ul class="simple">
<li><p>Username: <cite>xilinx</cite></p></li>
<li><p>Password: <cite>xilinx</cite></p></li>
</ul>
<p>For example, if your SmartLynq+ displays an IP address <cite>192.168.0.10</cite>, you should issue the following command: <cite>ssh xilinx&#64;192.168.0.10</cite>.</p>
</li>
<li><p>By default, the minicom application uses the hardware flow control. To successfully connect to the UART on Xilinx boards, hardware flow control should be disabled as it is not used on the VCK190 UART. To do this, enter the minicom setup mode by issuing <cite>sudo minicom -s</cite> and disabling the feature. Alternatively, issue the following command as root to modify the minicom default configuration:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">echo</span> <span class="s2">&quot;pu rtscts No&quot;</span> <span class="o">|</span> <span class="n">sudo</span> <span class="n">tee</span> <span class="o">-</span><span class="n">a</span> <span class="o">/</span><span class="n">etc</span><span class="o">/</span><span class="n">minicom</span><span class="o">/</span><span class="n">minirc</span><span class="o">.</span><span class="n">dfl</span>
</pre></div>
</div>
</li>
<li><p>Finally, to connect to the VCK190/VMK180 serial terminal output do the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">sudo</span> <span class="n">minicom</span> <span class="o">--</span><span class="n">device</span> <span class="o">/</span><span class="n">dev</span><span class="o">/</span><span class="n">ttyUSB1</span>
</pre></div>
</div>
</li>
<li><p>Leave this terminal open and proceed to the next section.</p>
<img alt="../../../../_images/ch6-image15.png" src="../../../../_images/ch6-image15.png" />
</li>
</ol>
</section>
<section id="booting-linux-images-over-jtag-or-hsdp">
<h3>Booting Linux Images over JTAG or HSDP<a class="headerlink" href="#booting-linux-images-over-jtag-or-hsdp" title="Permalink to this heading">¶</a></h3>
<p>SmartLynq+ can be used to download Linux images directly to the VCK190/VMK180 without using an SD Card. Linux images can be loaded using JTAG or HSDP.</p>
<p>The design package included with this tutorial contains a script that downloads the Linux images created in the prior steps using the SmartLynq+ module. The script can use either JTAG or HSDP.</p>
<ol class="arabic">
<li><p>On the machine with access to the SmartLynq+ module, open the Vivado Tcl shell.</p>
<img alt="../../../../_images/ch6-image24.png" src="../../../../_images/ch6-image24.png" />
</li>
<li><p>Change the working directory to the PetaLinux build root, if working on the machine used to build PetaLinux, or change to the location where the <code class="docutils literal notranslate"><span class="pre">images/linux</span></code> directory was transferred to the local machine in the preceding steps.</p></li>
<li><p>At the Vivado tcl shell, issue the following command to download the images using HSDP:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">xsdb</span> <span class="n">linux_download</span><span class="o">.</span><span class="n">tcl</span> <span class="o">&lt;</span><span class="n">smartlynq</span><span class="o">+</span> <span class="n">ip</span><span class="o">&gt;</span> <span class="n">images</span><span class="o">/</span><span class="n">linux</span> <span class="n">HSDP</span>
</pre></div>
</div>
<p>This loads <cite>BOOT.BIN</cite> using JTAG, following which an HSDP link is auto-negotiated and the rest of the boot images are loaded using HSDP. This increases the speed substantially compared to JTAG.</p>
<img alt="../../../../_images/ch6-image16.png" src="../../../../_images/ch6-image16.png" />
<div class="admonition note">
<p class="admonition-title">Note</p>
<p>You can also download Linux images using JTAG by changing the last argument of the script to <cite>FTDI-JTAG</cite> as shown: <cite>xsdb linux-download &lt;smartlynq+ ip&gt; images/linux FTDI-JTAG</cite>. This uses the JTAG to program all of the Linux boot images. Note the difference in download speed when using HSDP.</p>
</div>
</li>
<li><p>Versal boot messages can be viewed from the VCK190 UART on the terminal opened in the preceding section:</p>
<img alt="../../../../_images/ch6-image17.png" src="../../../../_images/ch6-image17.png" />
</li>
<li><p>Once Linux has completed booting using either JTAG or HSDP, you will be presented with the following login screen:</p>
<img alt="../../../../_images/ch6-image18.png" src="../../../../_images/ch6-image18.png" />
</li>
</ol>
</section>
</section>
<section id="useful-links">
<h2>Useful Links<a class="headerlink" href="#useful-links" title="Permalink to this heading">¶</a></h2>
<ul class="simple">
<li><p>For more information on using PL hardware debug cores such as the AXIS-ILA, AXIS-VIO, PCIe™ Debugger, and/or DDRMC Calibration Interfaces refer to the <em>Vivado Design Suite User Guide Programming and Debugging</em> <a class="reference external" href="https://www.xilinx.com/support/documentation/sw_manuals/xilinx2022_1/ug908-vivado-programming-debugging.pdf">[UG908]</a>.</p></li>
<li><p>For more information on the SmartLynq+ Module, refer to <a class="reference external" href="https://www.xilinx.com/support/documentation/boards_and_kits/smartlynq/ug1258-smartlynq-cable.pdf">SmartLynq+ Module User Guide</a>.</p></li>
</ul>
</section>
<section id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Permalink to this heading">¶</a></h2>
<p>In this section you have built a design that uses the HSDP, connected the SmartLynq+ module, configured the SmartLynq+ for remote UART access, and used the HSDP to download Linux images onto your board.</p>
</section>
</section>


           </div>
          </div>
          
                  <style>
                        .footer {
                        position: fixed;
                        left: 0;
                        bottom: 0;
                        width: 100%;
                        }
                  </style>
				  
				  <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="5-system-design-example.html" class="btn btn-neutral float-left" title="System Design Example using Scalar Engine and Adaptable Engine" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="7-system-design-example-ssit-device.html" class="btn btn-neutral float-right" title="System Design Example for Versal Stacked Silicon Interconnect Devices" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2019-2023, Xilinx, Inc. Xilinx is now a part of AMD.
      <span class="lastupdated">Last updated on February 03, 2023.
      </span></p>
  </div>



										<div class="aem-Grid aem-Grid--16">
											<div class="aem-GridColumn aem-GridColumn--xxxlarge--none aem-GridColumn--xsmall--16 aem-GridColumn--offset--xsmall--0 aem-GridColumn--xlarge--none aem-GridColumn--xxlarge--none aem-GridColumn--default--none aem-GridColumn--offset--large--1 aem-GridColumn--xlarge--12 aem-GridColumn--offset--default--0 aem-GridColumn--xxlarge--10 aem-GridColumn--offset--xlarge--2 aem-GridColumn--offset--xxlarge--3 aem-GridColumn--offset--xxxlarge--4 aem-GridColumn--xsmall--none aem-GridColumn--large--none aem-GridColumn aem-GridColumn--large--14 aem-GridColumn--xxxlarge--8 aem-GridColumn--default--16">
												<div class="container-fluid sub-footer">

													                    <div class="row">
                        <div class="col-xs-24">
                          <p><a target="_blank" href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a> | <a target="_blank" href="https://www.amd.com/en/corporate/privacy">Privacy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/cookies">Cookie Policy</a> | <a target="_blank" href="https://www.amd.com/en/corporate/trademarks">Trademarks</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/statement-human-trafficking-forced-labor.pdf">Statement on Forced Labor</a> | <a target="_blank" href="https://www.amd.com/en/corporate/competition">Fair and Open Competition</a> | <a target="_blank" href="https://www.amd.com/system/files/documents/amd-uk-tax-strategy.pdf">UK Tax Strategy</a> | <a target="_blank" href="https://docs.xilinx.com/v/u/9x6YvZKuWyhJId7y7RQQKA">Inclusive Terminology</a> | <a href="https://pages.gitenterprise.xilinx.com/techdocs/Test/vvas/build/html/index.html#cookiessettings" class="ot-sdk-show-settings">Cookies Settings</a></p>
                        </div>
                    </div>
												</div>
											</div>
										</div>
										
</br>


  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>
 <script type="text/javascript">
    $(document).ready(function() {
        $(".toggle > *").hide();
        $(".toggle .header").show();
        $(".toggle .header").click(function() {
            $(this).parent().children().not(".header").toggle(400);
            $(this).parent().children(".header").toggleClass("open");
        })
    });
</script>


</body>
</html>