0-prep 0h0m3s268ms
1-opensta 0h0m1s966ms
1-yosys 0h0m1s293ms
3-verilog2def_openroad 0h0m1s877ms
4-ioPlacer 0h0m1s480ms
5-tapcell 0h0m1s499ms
7-pdn 0h0m1s847ms
8-replace 0h0m2s138ms
8-resizer_design_optimization 0h0m2s127ms
9-write_verilog 0h0m1s508ms
9-resizer_design_optimization_sta 0h0m1s882ms
11-opendp 0h0m1s538ms
12-cts 0h0m38s141ms
13-write_verilog 0h0m1s528ms
13-resizer_timing_optimization 0h0m1s878ms
14-write_verilog 0h0m1s506ms
14-resizer_timing_optimization_sta 0h0m1s868ms
15-resizer_timing_optimization 0h0m1s952ms
16-write_verilog 0h0m1s496ms
16-resizer_timing_optimization_sta 0h0m1s893ms
18-opendp 0h0m1s537ms
19-fastroute 0h0m1s966ms
20-addspacers 0h0m1s534ms
21-write_verilog 0h0m1s524ms
22-tritonRoute 0h0m15s33ms
23-spef_extraction 0h0m1s889ms
23-spef_extraction_sta 0h0m1s941ms
26-write_verilog 0h0m1s498ms
30-magic_gen 0h0m1s853ms
31-klayout 0h0m1s186ms
33-klayout_xor 0h0m9s502ms
34-magic_ext_spice 0h0m0s714ms
35-lvs 0h0m0s151ms
36-magic_drc 0h0m7s156ms
38-or_antenna 0h0m1s544ms
39-cvc 0h0m0s176ms