INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/riscv_cpu/riscv_cpu.srcs/sources_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/riscv_cpu/riscv_cpu.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/riscv_cpu/riscv_cpu.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/vivado_projects/riscv_cpu/riscv_cpu.srcs/sources_1/new/top_riscv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_riscv'
