// Seed: 2077702957
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  wand id_3;
  assign id_3 = id_1 != id_2;
  assign id_3 = (-1);
  logic id_4;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  wire  id_3;
  logic id_4 = id_4;
  initial begin : LABEL_0
    id_5(1, id_3);
  end
  initial begin : LABEL_1
    id_1 = id_4.id_0 > id_3;
    id_4 <= 1;
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
  parameter id_6 = 1;
endmodule
