INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/ip/pdm_clock/pdm_clock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdm_clock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/ip/pdm_clock/pdm_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pdm_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_pdm
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v:23]
INFO: [VRFC 10-2458] undeclared symbol locked, assumed default net type wire [D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v:24]
INFO: [VRFC 10-2458] undeclared symbol clk_in1, assumed default net type wire [D:/Vivado/catch_pdm/catch_pdm.srcs/sources_1/new/input_pdm.v:26]
