`define DELAY 20
module adder_testbench(); 
reg [31:0] 	a,	b;
reg			c;
wire [31:0] result, and_r, or_r, xor_r, c_out;

adder fatb (result, and_r, or_r, xor_r, c_out, a, b, c_in);


initial begin
a = 32'b10101010101010101010101010101010; b = 32'b1; c = 0;
#`DELAY;
a = 32'b10101010101010101010101010101010; b = 32'b1; c = 1;
#`DELAY;
a = 32'b0; b = 32'b1; c = 0;
#`DELAY;
a = 32'b0; b = 32'b1; c = 1;
#`DELAY;
a = 32'b11111111111111111111111111111111; b = 32'b1; c = 0;
#`DELAY;
a = 32'b11111111111111111111111111111111; b = 32'b1; c = 1;
#`DELAY;
a = 32'b1; b = 32'b10101010101010101010101010101010; c = 0;
#`DELAY;
a = 32'b1; b = 32'b10101010101010101010101010101010; c = 1;
#`DELAY;
a = 32'b1; b = 32'b0; c = 0;
#`DELAY;
a = 32'b1; b = 32'b0; c = 1;
#`DELAY;
a = 32'b1; b = 32'b11111111111111111111111111111111; c = 0;
#`DELAY;
a = 32'b1; b = 32'b11111111111111111111111111111111; c = 1;
end
 
 
initial
begin
$monitor("time = %2d, a =%1b, b=%1b, c_in=%1b, result=%1b, and_r=%1b, or_r=%1b, xor_r=%1b, c_out=%1b", $time, a, b, c_in, result, and_r, or_r, xor_r, c_out);
end
 
endmodule