
---------- Begin Simulation Statistics ----------
final_tick                               70893006500500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 792180                       # Number of bytes of host memory used
host_op_rate                                   122279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   131.08                       # Real time elapsed on the host
host_tick_rate                               21339790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      16028373                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002797                       # Number of seconds simulated
sim_ticks                                  2797224250                       # Number of ticks simulated
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          15                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   6                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    14                       # Number of integer alu accesses
system.cpu.num_int_insts                           14                       # number of integer instructions
system.cpu.num_int_register_reads                  41                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 12                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     50.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::MemRead                        5     35.71%     85.71% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4433                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11095                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       614788                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        18491                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       860319                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       494992                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       614788                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       119796                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          938038                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           38563                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1972                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14098129                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7119581                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        18518                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             714318                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1274221                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1185931                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16028359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5423975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.955095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.136923                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1201308     22.15%     22.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1852340     34.15%     56.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       407517      7.51%     63.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       188557      3.48%     67.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       143410      2.64%     69.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       165001      3.04%     72.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       138446      2.55%     75.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53175      0.98%     76.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1274221     23.49%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5423975                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1417974                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        31902                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14812880                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3609577                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95071      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9822899     61.28%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        84240      0.53%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32039      0.20%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21142      0.13%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       327752      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126470      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158042      0.99%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63426      0.40%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107090      0.67%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           27      0.00%     67.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       149566      0.93%     68.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21087      0.13%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        10842      0.07%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3386158     21.13%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1398812      8.73%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       223419      1.39%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          277      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16028359                       # Class of committed instruction
system.switch_cpus.commit.refs                5008666                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16028359                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.559443                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.559443                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2701055                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17538500                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           553970                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1518570                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          18732                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        789835                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3688141                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    82                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1408904                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    99                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              938038                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            841607                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4708219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10908835                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           37464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.167674                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       855026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       533555                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.949946                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5582168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.182858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.535064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2783721     49.87%     49.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           136422      2.44%     52.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           108093      1.94%     54.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           152406      2.73%     56.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179027      3.21%     60.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           333790      5.98%     66.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           170894      3.06%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           195521      3.50%     72.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1522294     27.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5582168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2737693                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1363409                       # number of floating regfile writes
system.switch_cpus.idleCycles                   12260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        32587                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           777692                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.989796                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5091884                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1408904                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148150                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3712820                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1422261                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17214325                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3682980                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        28069                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16726198                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            237                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        117684                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          18732                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        118891                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          242                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       393221                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          252                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       103231                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        23162                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          252                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28549                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4038                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26942154                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16710743                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497875                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13413819                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.987033                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16717350                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         28978270                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13057838                       # number of integer regfile writes
system.switch_cpus.ipc                       1.787493                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.787493                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        99734      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10367933     61.88%     62.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        85889      0.51%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        34601      0.21%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21142      0.13%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       341191      2.04%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       128855      0.77%     66.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       159931      0.95%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63491      0.38%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139192      0.83%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           49      0.00%     68.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176170      1.05%     69.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23011      0.14%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        12797      0.08%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3411073     20.36%     89.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1409750      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279076      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          383      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16754268                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1583299                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3141995                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1541552                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1892118                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              203679                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012157                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          117214     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             81      0.04%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     57.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3393      1.67%     59.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            21      0.01%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     59.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         5983      2.94%     62.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        10057      4.94%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          60424     29.67%     96.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1086      0.53%     97.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         5420      2.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15274914                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     36230613                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15169191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16508367                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17214293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16754268                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           32                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1185910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        78226                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1717715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5582168                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.001391                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.326380                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1103068     19.76%     19.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       594615     10.65%     30.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       841596     15.08%     45.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       837361     15.00%     60.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       727097     13.03%     73.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       604329     10.83%     84.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       346270      6.20%     90.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       265931      4.76%     95.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       261901      4.69%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5582168                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.994813                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              841635                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       350248                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       231681                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3712820                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1422261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6715580                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5594428                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          316344                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20724563                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         124258                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           866046                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         491070                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          3986                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54791595                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17431774                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22407767                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1985748                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1514013                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          18732                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2395116                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1683123                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3003660                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     29928695                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          176                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            5                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4152886                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            5                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21364044                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34587344                       # The number of ROB writes
system.switch_cpus.timesIdled                     165                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24596                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5255                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50345                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5255                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2248                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2850                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1583                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4414                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4414                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2248                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       608768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       608768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  608768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6662                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6662    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6662                       # Request fanout histogram
system.membus.reqLayer2.occupancy            24425000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35385250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2797224250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              5856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22402                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2877760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2912448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            8246                       # Total snoops (count)
system.tol2bus.snoopTraffic                    182400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33995                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.154582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28740     84.54%     84.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5255     15.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33995                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44927500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38110500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            500997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          174                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        18913                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19087                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          174                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        18913                       # number of overall hits
system.l2.overall_hits::total                   19087                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          159                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6495                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6662                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          159                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6495                       # number of overall misses
system.l2.overall_misses::total                  6662                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     13049000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    515454500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        528503500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     13049000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    515454500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       528503500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          333                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25408                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25749                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          333                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25408                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25749                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.477477                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.255628                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.477477                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.255628                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82069.182390                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79361.739800                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79331.056740                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82069.182390                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79361.739800                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79331.056740                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2850                       # number of writebacks
system.l2.writebacks::total                      2850                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6654                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6654                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     11459000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    450504500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    461963500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     11459000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    450504500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    461963500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.477477                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.255628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.477477                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.255628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258418                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72069.182390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69361.739800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69426.435227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72069.182390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69361.739800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69426.435227                       # average overall mshr miss latency
system.l2.replacements                           8246                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19552                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              207                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          207                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          207                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1442                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        15479                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15479                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         4412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4414                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    342639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     342639000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.221809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.221887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77660.698096                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77625.509742                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    298519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    298519000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.221809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.221787                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67660.698096                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67660.698096                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          159                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     13049000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     13049000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          333                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.477477                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.480597                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82069.182390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81049.689441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          159                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     11459000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     11459000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.477477                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.474627                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72069.182390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72069.182390                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         3434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         2083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    172815500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    172815500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         5517                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.377560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.378011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82964.714354                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82805.701965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2083                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    151985500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    151985500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.377560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.377287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72964.714354                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72964.714354                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1846.403678                       # Cycle average of tags in use
system.l2.tags.total_refs                       16551                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8246                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.007155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              70890209277000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     261.239301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.146624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         3.412344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    36.398000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1545.207408                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.127558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.017772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.754496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.901564                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2010                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1602                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.981445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    110946                       # Number of tag accesses
system.l2.tags.data_accesses                   110946                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       415680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             426368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       182400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          182400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         6495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2850                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2850                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             45760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            137279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3637892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    148604460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152425391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        45760                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3637892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3683652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65207500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65207500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65207500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            45760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           137279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3637892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    148604460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            217632891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      6272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000541437750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               16221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2667                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6654                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2850                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6654                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2850                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              138                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69962500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   32155000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               190543750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10878.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29628.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4576                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6654                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2850                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    243.800741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.614481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.124994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          761     31.33%     31.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          795     32.73%     64.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          369     15.19%     79.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          207      8.52%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           88      3.62%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      2.22%     93.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           38      1.56%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      1.44%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           82      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2429                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.125000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.187112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    140.862695                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            152     95.00%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      3.75%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.62%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.643750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.618363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.933963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     21.88%     21.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.88%     23.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              106     66.25%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 411584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  180672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  425856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               182400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       147.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        64.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2796661500                       # Total gap between requests
system.mem_ctrls.avgGap                     294261.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       401408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       180672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3637892.099641278386                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 143502259.427359104156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 64589744.637027226388                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         6495                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2850                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4911000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    185632750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  60511720500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     30886.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28580.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21232182.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6511680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3457245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19570740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3304260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     220655760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        844476090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        362967840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1460943615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.283337                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    936316750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     93340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1767557500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10838520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5760810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            26346600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           11431800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     220655760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        803302710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        397640640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1475976840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        527.657673                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1025968500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     93340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1677905750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2797214250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       841216                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           841229                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       841216                       # number of overall hits
system.cpu.icache.overall_hits::total          841229                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          391                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            393                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          391                       # number of overall misses
system.cpu.icache.overall_misses::total           393                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     17833000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17833000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     17833000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17833000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       841607                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       841622                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       841607                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       841622                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000465                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000467                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000465                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000467                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 45608.695652                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45376.590331                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 45608.695652                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45376.590331                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          207                       # number of writebacks
system.cpu.icache.writebacks::total               207                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           58                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           58                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           58                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          333                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          333                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          333                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          333                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15388000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15388000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000396                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000396                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000396                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000396                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 46210.210210                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46210.210210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 46210.210210                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46210.210210                       # average overall mshr miss latency
system.cpu.icache.replacements                    207                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       841216                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          841229                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          391                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           393                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     17833000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17833000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       841607                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       841622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000465                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000467                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 45608.695652                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45376.590331                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           58                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          333                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000396                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 46210.210210                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46210.210210                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004757                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               39857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               207                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            192.545894                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000079                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.004678                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000009                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1683579                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1683579                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4667156                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4667157                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4667156                       # number of overall hits
system.cpu.dcache.overall_hits::total         4667157                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26729                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26735                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26729                       # number of overall misses
system.cpu.dcache.overall_misses::total         26735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    841130997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    841130997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    841130997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    841130997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4693885                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4693892                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4693885                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4693892                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005696                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005696                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 31468.853941                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31461.791547                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 31468.853941                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31461.791547                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.628571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19552                       # number of writebacks
system.cpu.dcache.writebacks::total             19552                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1321                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1321                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1321                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25408                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25408                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25408                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    753466497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    753466497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    753466497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    753466497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005413                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005413                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005413                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005413                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29654.695253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29654.695253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29654.695253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29654.695253                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24389                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3287985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3287986                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         6833                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6837                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    285706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    285706500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3294818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3294823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002075                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41812.746963                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41788.284335                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         5517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    218016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218016000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001674                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 39517.128874                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39517.128874                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1379171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1379171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19896                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19898                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    555424497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    555424497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1399067                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1399069                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27916.390078                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27913.584129                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    535450497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    535450497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26919.234679                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26919.234679                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70893006500500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.039218                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2269107                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24389                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.038132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.039096                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9413197                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9413197                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               70901656619500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  86569                       # Simulator instruction rate (inst/s)
host_mem_usage                                 795852                       # Number of bytes of host memory used
host_op_rate                                   138866                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   462.06                       # Real time elapsed on the host
host_tick_rate                               18720697                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000012                       # Number of instructions simulated
sim_ops                                      64164497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008650                       # Number of seconds simulated
sim_ticks                                  8650119000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         40975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1890613                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        59359                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2621099                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1533440                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1890613                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       357173                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2866685                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          120822                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7235                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42344505                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21551214                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        59359                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2155001                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3845075                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            6                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4402966                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48136124                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     16694169                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.883409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.131144                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4002633     23.98%     23.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5550615     33.25%     57.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1247341      7.47%     64.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       577882      3.46%     68.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       459270      2.75%     70.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       448047      2.68%     73.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       423876      2.54%     76.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       139430      0.84%     76.97% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3845075     23.03%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     16694169                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4302814                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96525                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44481802                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10819236                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       284534      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29500422     61.29%     61.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       254721      0.53%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96550      0.20%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63124      0.13%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       982962      2.04%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       379880      0.79%     65.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       476182      0.99%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189372      0.39%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324893      0.67%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           91      0.00%     67.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453435      0.94%     68.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63771      0.13%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32900      0.07%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10127304     21.04%     89.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4195855      8.72%     98.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       691932      1.44%     99.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18196      0.04%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48136124                       # Class of committed instruction
system.switch_cpus.commit.refs               15033287                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48136124                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.576675                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.576675                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       8399220                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       53805683                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1707308                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4764131                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          68674                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2342946                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11306985                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   236                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4533205                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   348                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2866685                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2623394                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14554740                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         11118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               33331467                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          137348                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.165702                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2658865                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1654262                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.926648                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17282279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.172575                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.539950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8661438     50.12%     50.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           446783      2.59%     52.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           307618      1.78%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           454077      2.63%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           557917      3.23%     60.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1008278      5.83%     66.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           513086      2.97%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           611151      3.54%     72.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4721931     27.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17282279                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8436177                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4304681                       # number of floating regfile writes
system.switch_cpus.idleCycles                   17959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        99990                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2370476                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.959129                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15823867                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4533205                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          547971                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11385107                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           38                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1666                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4583513                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     52696427                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11290662                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       100641                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      51193631                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        349031                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          68674                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        349707                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          677                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1157078                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          833                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       565879                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       369472                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          833                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15994                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          81115857                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              51040318                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.500262                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40579141                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.950267                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               51163623                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         88381252                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39524949                       # number of integer regfile writes
system.switch_cpus.ipc                       1.734080                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.734080                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       402075      0.78%      0.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31468524     61.35%     62.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260126      0.51%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     62.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       104239      0.20%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     62.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63124      0.12%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024358      2.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     64.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387544      0.76%     65.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482317      0.94%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189434      0.37%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419319      0.82%     67.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          175      0.00%     67.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       530823      1.03%     68.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69672      0.14%     69.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38951      0.08%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10267942     20.02%     89.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4332418      8.45%     97.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1046194      2.04%     99.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       207042      0.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       51294277                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         5232944                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     10332315                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5047290                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6465681                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              690963                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013471                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          347403     50.28%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     50.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            240      0.03%     50.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     50.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10319      1.49%     51.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           101      0.01%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            5      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     51.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7122      1.03%     52.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30006      4.34%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     57.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         175884     25.45%     82.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         32827      4.75%     87.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        78408     11.35%     98.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         8648      1.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       46350221                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    110457265                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45993028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50791867                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           52696236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          51294277                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          191                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4560297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       227789                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          185                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5246513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17282279                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.968027                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.342460                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      3591411     20.78%     20.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1815864     10.51%     31.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2637680     15.26%     46.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2445218     14.15%     60.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2209029     12.78%     73.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1895830     10.97%     84.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1081422      6.26%     90.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       782999      4.53%     95.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       822826      4.76%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17282279                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.964946                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2623394                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     8                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1113034                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       974875                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11385107                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4583513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20778702                       # number of misc regfile reads
system.switch_cpus.numCycles                 17300238                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         1047023                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62192305                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         389238                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2650156                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1591241                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          9879                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     166900672                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       53378966                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     68044032                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6124273                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4618333                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          68674                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7390891                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5851704                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9224181                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     91377685                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1262                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            8                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12527997                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            8                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             65276540                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           105667992                       # The number of ROB writes
system.switch_cpus.timesIdled                     330                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20591                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       161025                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20591                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7402                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13529                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6827                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13217                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        61594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  61594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2185472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2185472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2185472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20619                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20619    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20619                       # Request fanout histogram
system.membus.reqLayer2.occupancy           101630500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          109370500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8650119000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77467                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          698                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            61435                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           61436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           824                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2346                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       239255                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                241601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        97408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9196160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9293568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35332                       # Total snoops (count)
system.tol2bus.snoopTraffic                    865856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           115907                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.177651                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382220                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  95316     82.23%     82.23% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20591     17.77%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             115907                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          145148500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119628499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1237497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          579                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        59377                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59956                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          579                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        59377                       # number of overall hits
system.l2.overall_hits::total                   59956                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          245                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        20374                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20619                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          245                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        20374                       # number of overall misses
system.l2.overall_misses::total                 20619                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     20537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1608528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1629065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     20537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1608528000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1629065500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79751                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80575                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79751                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80575                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.297330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.255470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.255898                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.297330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.255470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.255898                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83826.530612                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78950.034358                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79007.978078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83826.530612                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78950.034358                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79007.978078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13529                       # number of writebacks
system.l2.writebacks::total                     13529                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        20374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        20374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20619                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     18087500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1404788000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1422875500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     18087500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1404788000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1422875500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.297330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.255470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.255898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.297330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.255470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.255898                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73826.530612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68950.034358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69007.978078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73826.530612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68950.034358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69007.978078                       # average overall mshr miss latency
system.l2.replacements                          35332                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63938                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63938                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63938                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              698                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          698                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5615                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5615                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        48218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48218                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        13217                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13217                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1017788500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1017788500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        61435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             61435                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.215138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.215138                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77006.014981                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77006.014981                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        13217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13217                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    885618500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    885618500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.215138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.215138                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67006.014981                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67006.014981                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     20537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     20537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.297330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.297330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83826.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83826.530612                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     18087500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18087500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.297330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.297330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73826.530612                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73826.530612                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        11159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11159                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         7157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7157                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    590739500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    590739500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.390751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.390751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82540.100601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82540.100601                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         7157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7157                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    519169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    519169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.390751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.390751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72540.100601                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72540.100601                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2024.806600                       # Cycle average of tags in use
system.l2.tags.total_refs                      187762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37380                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.023060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     468.190905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.914525                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    20.620963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1535.080208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.228609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000447                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.010069                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.749551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988675                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          530                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    357420                       # Number of tag accesses
system.l2.tags.data_accesses                   357420                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8650119000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1303936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1319616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       865856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          865856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        20374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20619                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13529                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13529                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      1812692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    150741972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             152554664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1812692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1812692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      100097582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            100097582                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      100097582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1812692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    150741972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            252652247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     13474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     19457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000636518500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          769                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          769                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               54344                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12713                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20619                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13529                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20619                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13529                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    917                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    55                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              420                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1011                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    215065750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   98510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               584478250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10915.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29665.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10865                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20619                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13529                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.378138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.590113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.029488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2250     28.97%     28.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2335     30.06%     59.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1319     16.98%     76.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          588      7.57%     83.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          346      4.45%     88.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          237      3.05%     91.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          185      2.38%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          117      1.51%     94.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          390      5.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.621586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.004680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.321114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              11      1.43%      1.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            187     24.32%     25.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           248     32.25%     58.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           150     19.51%     77.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            66      8.58%     86.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      5.33%     91.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            26      3.38%     94.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      1.82%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.78%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             5      0.65%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             6      0.78%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.39%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           769                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.521456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.489686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.047005                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              220     28.61%     28.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      2.60%     31.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              448     58.26%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               72      9.36%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.91%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           769                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1260928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   58688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  862336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1319616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               865856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       145.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        99.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    152.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    100.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8640562500                       # Total gap between requests
system.mem_ctrls.avgGap                     253032.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1245248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       862336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1812691.825395697029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 143957325.904996216297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 99690651.654618859291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          245                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        20374                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        13529                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7985250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    576493000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 201662322000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32592.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28295.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14905929.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             22590960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             12011175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            60547200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           21245400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     682865040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2673129000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1070589600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4542978375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.192587                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2759223750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    288860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5602035250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             32858280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             17464590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            80125080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           49088880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     682865040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2516066640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1202852640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4581321150                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.625217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3102311500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    288860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5258947500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 70890209276250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    11447333250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           13                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3463663                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3463676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           13                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3463663                       # number of overall hits
system.cpu.icache.overall_hits::total         3463676                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1338                       # number of overall misses
system.cpu.icache.overall_misses::total          1340                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     50140500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50140500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     50140500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50140500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           15                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3465001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3465016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           15                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3465001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3465016                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.133333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.133333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000387                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37474.215247                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37418.283582                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37474.215247                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37418.283582                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           87                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          905                       # number of writebacks
system.cpu.icache.writebacks::total               905                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          181                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          181                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1157                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1157                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1157                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1157                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     43282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43282500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     43282500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43282500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000334                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000334                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37409.248055                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37409.248055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37409.248055                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37409.248055                       # average overall mshr miss latency
system.cpu.icache.replacements                    905                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           13                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3463663                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3463676                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1340                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     50140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3465001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3465016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.133333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000386                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37474.215247                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37418.283582                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1157                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     43282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43282500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000334                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37409.248055                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37409.248055                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.023615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3464835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1159                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2989.503883                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      70890209277000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.023292                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          106                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.496094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6931191                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6931191                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18897791                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18897792                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18944257                       # number of overall hits
system.cpu.dcache.overall_hits::total        18944258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108320                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108326                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       113246                       # number of overall misses
system.cpu.dcache.overall_misses::total        113252                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3345479991                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3345479991                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3345479991                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3345479991                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     19006111                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     19006118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     19057503                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     19057510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005700                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005942                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 30885.155013                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30883.444335                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 29541.705588                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29540.140492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29858                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1086                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.493554                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    82.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        83490                       # number of writebacks
system.cpu.dcache.writebacks::total             83490                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5233                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5233                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5233                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       103087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       103087                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       105159                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       105159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2993138492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2993138492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3108731492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3108731492                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005424                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005424                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005518                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29035.072240                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29035.072240                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29562.200972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29562.200972                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104141                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13366002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13366003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        26969                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1110649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1110649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13392971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13392976                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.800000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002014                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41182.450221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41176.343010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        21761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21761                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    840285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    840285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38614.264050                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38614.264050                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5531789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5531789                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        81351                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        81353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2234830491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2234830491                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5613140                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5613142                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 27471.456909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27470.781545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           25                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        81326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        81326                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2152853492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2152853492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014489                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014488                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 26471.896958                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26471.896958                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        46466                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         46466                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4926                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        51392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        51392                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.095851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.095851                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2072                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    115593000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    115593000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.040318                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040318                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 55788.127413                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55788.127413                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 70901656619500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.164143                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            19049423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            105165                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            181.138430                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      70890209278500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000423                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.163720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000160                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          38220185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         38220185                       # Number of data accesses

---------- End Simulation Statistics   ----------
