# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlconcat_0_0/sim/AES_wiring_xlconcat_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_0_0/sim/AES_wiring_xlslice_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_0_1/sim/AES_wiring_xlslice_0_1.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_1_0/sim/AES_wiring_xlslice_1_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_2_0/sim/AES_wiring_xlslice_2_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_0_2/sim/AES_wiring_xlslice_0_2.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_0/sim/AES_wiring_xlslice_4_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_1/sim/AES_wiring_xlslice_4_1.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_2/sim/AES_wiring_xlslice_4_2.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_3/sim/AES_wiring_xlslice_4_3.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_4/sim/AES_wiring_xlslice_4_4.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_5/sim/AES_wiring_xlslice_4_5.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_6/sim/AES_wiring_xlslice_4_6.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_7/sim/AES_wiring_xlslice_4_7.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_8/sim/AES_wiring_xlslice_4_8.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_9/sim/AES_wiring_xlslice_4_9.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_10/sim/AES_wiring_xlslice_4_10.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_11/sim/AES_wiring_xlslice_4_11.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_12/sim/AES_wiring_xlslice_4_12.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_13/sim/AES_wiring_xlslice_4_13.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_4_14/sim/AES_wiring_xlslice_4_14.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_18_0/sim/AES_wiring_xlslice_18_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_xlslice_20_0/sim/AES_wiring_xlslice_20_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_ShiftRowns_0_0/sim/AES_wiring_ShiftRowns_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_MixColumns_0_0/sim/AES_wiring_MixColumns_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_SubBytes_0_0/sim/AES_wiring_SubBytes_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_SevenSegCA_0_0/sim/AES_wiring_SevenSegCA_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_SevenSegCA_1_0/sim/AES_wiring_SevenSegCA_1_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_inputs_0_0/sim/AES_wiring_inputs_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_mux4_0_0/sim/AES_wiring_mux4_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_Display_Manager_0_0/sim/AES_wiring_Display_Manager_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_AddRoundKey_0_0/sim/AES_wiring_AddRoundKey_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_mux_0_0/sim/AES_wiring_mux_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_mux_0_1/sim/AES_wiring_mux_0_1.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/ip/AES_wiring_StateMachine_AES_0_0/sim/AES_wiring_StateMachine_AES_0_0.v" \
"../../../../AES_encryption.ip_user_files/bd/AES_wiring/sim/AES_wiring.v" \
"../../../../AES_encryption.gen/sources_1/bd/AES_wiring/hdl/AES_wiring_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
