
---------- Begin Simulation Statistics ----------
final_tick                               2541927317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 222605                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   222604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.86                       # Real time elapsed on the host
host_tick_rate                              631884975                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4198341                       # Number of instructions simulated
sim_ops                                       4198341                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011917                       # Number of seconds simulated
sim_ticks                                 11917472500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.824167                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  400341                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               873646                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2343                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            809771                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53619                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278207                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           224588                       # Number of indirect misses.
system.cpu.branchPred.lookups                  985947                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65297                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        27047                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4198341                       # Number of instructions committed
system.cpu.committedOps                       4198341                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.673979                       # CPI: cycles per instruction
system.cpu.discardedOps                        196601                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   609828                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1455702                       # DTB hits
system.cpu.dtb.data_misses                       7452                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407844                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852561                       # DTB read hits
system.cpu.dtb.read_misses                       6624                       # DTB read misses
system.cpu.dtb.write_accesses                  201984                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      603141                       # DTB write hits
system.cpu.dtb.write_misses                       828                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18037                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3411118                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1043310                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664853                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16765568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176243                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992972                       # ITB accesses
system.cpu.itb.fetch_acv                          858                       # ITB acv
system.cpu.itb.fetch_hits                      984833                       # ITB hits
system.cpu.itb.fetch_misses                      8139                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4220     69.37%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.73%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6083                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14426                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2434     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.52% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5133                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2421     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2421     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4859                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11006355500     92.32%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9105500      0.08%     92.40% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17900500      0.15%     92.55% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               888543500      7.45%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11921905000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994659                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902685                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946620                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8031227000     67.37%     67.37% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3890678000     32.63%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23821300                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85455      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542776     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839908     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593015     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4198341                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7055732                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156122                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22854458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22854458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22854458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22854458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117202.348718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117202.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117202.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117202.348718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13094489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13094489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13094489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67151.225641                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67151.225641                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22504961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22504961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117213.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117213.338542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12894992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67161.416667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.262804                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539495966000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.262804                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203925                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203925                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128711                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34868                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87067                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34164                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28934                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28934                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40946                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208622                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11178560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11178560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6692416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692849                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17882673                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               62                       # Total snoops (count)
system.membus.snoopTraffic                       3968                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157951                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002779                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052646                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157512     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157951                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           824157534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375893250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464752500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5606272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10078400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5606272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5606272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2231552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2231552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34868                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34868                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470424580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         375258093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             845682673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470424580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470424580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187250443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187250443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187250443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470424580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        375258093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1032933116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77719.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000204021750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7355                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7355                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408173                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112227                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157475                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121719                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157475                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121719                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10376                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2193                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5712                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006687500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4764793750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13641.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32391.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104275                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157475                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121719                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81767                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.638106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.340005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.848797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34643     42.37%     42.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24203     29.60%     71.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10085     12.33%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4634      5.67%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2449      3.00%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1462      1.79%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          920      1.13%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          559      0.68%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2812      3.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81767                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.998912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.406499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.571666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1299     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5579     75.85%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.96%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.13%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7355                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.746914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6548     89.03%     89.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      1.10%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              498      6.77%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.28%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.80%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7355                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9414336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7648128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10078400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7790016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    845.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11917467500                       # Total gap between requests
system.mem_ctrls.avgGap                      42685.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4974016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4440320                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7648128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417371720.387859106064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 372589070.375450849533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641757553.877300739288                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121719                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2518317500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246476250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 292675826500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28748.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32149.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2404520.47                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313795860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166756095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560440020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309279780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5210125470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        188835360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7689631785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.240153                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438596250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11081076250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            270120480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            143549670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489846840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314520660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     940399200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5138614980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        249054720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7546106550                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.196892                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    594313750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    397800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10925358750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11910272500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687081                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687081                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687081                       # number of overall hits
system.cpu.icache.overall_hits::total         1687081                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87658                       # number of overall misses
system.cpu.icache.overall_misses::total         87658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5385077500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5385077500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5385077500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5385077500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1774739                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1774739                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1774739                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1774739                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049392                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049392                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049392                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049392                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61432.812750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61432.812750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61432.812750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61432.812750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87067                       # number of writebacks
system.cpu.icache.writebacks::total             87067                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87658                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87658                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87658                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87658                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5297420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5297420500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5297420500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5297420500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049392                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049392                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60432.824158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60432.824158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60432.824158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60432.824158                       # average overall mshr miss latency
system.cpu.icache.replacements                  87067                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687081                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687081                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5385077500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5385077500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1774739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1774739                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049392                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61432.812750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61432.812750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87658                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5297420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5297420500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049392                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60432.824158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60432.824158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.823783                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1716892                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87145                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.701555                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.823783                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3637135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3637135                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1316284                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316284                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316284                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316284                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105683                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105683                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105683                       # number of overall misses
system.cpu.dcache.overall_misses::total        105683                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6777157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6777157000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6777157000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6777157000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421967                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421967                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074322                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074322                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074322                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074322                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64127.220083                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64127.220083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64127.220083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64127.220083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34692                       # number of writebacks
system.cpu.dcache.writebacks::total             34692                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68988                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68988                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392669000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392669000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392669000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21601500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63672.943121                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63672.943121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63672.943121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63672.943121                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104355.072464                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68853                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784903                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3294928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3294928500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       834180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       834180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66865.444325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66865.444325                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40041                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670299000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670299000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66689.118653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66689.118653                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200013.888889                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531381                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482228500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587787                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095963                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61735.072510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61735.072510                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28947                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722370000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722370000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049247                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59500.811829                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59500.811829                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          904                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     65500000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     65500000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080844                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72455.752212                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72455.752212                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          904                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     64596000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     64596000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080844                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71455.752212                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71455.752212                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541927317500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.570656                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68853                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.009571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.570656                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2958407                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2958407                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552504274500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 640629                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   640623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.55                       # Real time elapsed on the host
host_tick_rate                              719392021                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7395999                       # Number of instructions simulated
sim_ops                                       7395999                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008305                       # Number of seconds simulated
sim_ticks                                  8305407000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.088525                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  207323                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               558995                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1611                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             51689                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            503705                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36958                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          233768                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           196810                       # Number of indirect misses.
system.cpu.branchPred.lookups                  632526                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   51132                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19446                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2456266                       # Number of instructions committed
system.cpu.committedOps                       2456266                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.716575                       # CPI: cycles per instruction
system.cpu.discardedOps                        118541                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165679                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825215                       # DTB hits
system.cpu.dtb.data_misses                       3002                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108377                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       484293                       # DTB read hits
system.cpu.dtb.read_misses                       2537                       # DTB read misses
system.cpu.dtb.write_accesses                   57302                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      340922                       # DTB write hits
system.cpu.dtb.write_misses                       465                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4589                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1970835                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            578733                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           374895                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12337088                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.148885                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  361973                       # ITB accesses
system.cpu.itb.fetch_acv                          243                       # ITB acv
system.cpu.itb.fetch_hits                      359237                       # ITB hits
system.cpu.itb.fetch_misses                      2736                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   303      4.81%      4.81% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5034     79.90%     84.95% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.48%     87.43% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.46% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.49% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.32%     94.81% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.35%     96.16% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.41% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.57%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6300                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9881                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2286     41.25%     41.25% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3209     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5542                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2283     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.85%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2283     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4613                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5946232000     71.59%     71.59% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65741000      0.79%     72.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11348000      0.14%     72.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2282514000     27.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8305835000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998688                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711437                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832371                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               764                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.545812                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.706181                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6956936500     83.76%     83.76% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1348898500     16.24%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      303                       # number of times the context was actually changed
system.cpu.numCycles                         16497695                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43212      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1519734     61.87%     63.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3557      0.14%     63.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2269      0.09%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.89% # Class of committed instruction
system.cpu.op_class_0::MemRead                 484552     19.73%     83.62% # Class of committed instruction
system.cpu.op_class_0::MemWrite                338599     13.79%     97.40% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2757      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2496      0.10%     97.62% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58580      2.38%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2456266                       # Class of committed instruction
system.cpu.quiesceCycles                       113119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4160607                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256917                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2657166248                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2657166248                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2657166248                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2657166248                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118001.876188                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118001.876188                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118001.876188                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118001.876188                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           120                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1530022050                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1530022050                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1530022050                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1530022050                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67946.622702                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67946.622702                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67946.622702                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67946.622702                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6299475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6299475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 116656.944444                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 116656.944444                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3599475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3599475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 66656.944444                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 66656.944444                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2650866773                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2650866773                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118005.109197                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118005.109197                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1526422575                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1526422575                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67949.722890                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67949.722890                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91717                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41765                       # Transaction distribution
system.membus.trans_dist::WritebackClean        72250                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14374                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15365                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15365                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          72261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18310                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       216765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       216765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104758                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 366559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9248256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9248256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3387008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3389927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14075879                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130354                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001703                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041233                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  130132     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     222      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130354                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3069500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           726251824                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184357750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          383918000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4624256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2151744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6776000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4624256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4624256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2672960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2672960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           72254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105875                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41765                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41765                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         556776567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         259077490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815854057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    556776567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        556776567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      321833716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            321833716                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      321833716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        556776567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        259077490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1137687774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     67223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000247230500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6934                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6934                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106528                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105876                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113925                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105876                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113925                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1121                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5192                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1519330750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  503500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3407455750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15087.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33837.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       115                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71835                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105876                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113925                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   92124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    386                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.548436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.425161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.295753                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25838     41.14%     41.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18759     29.87%     71.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7995     12.73%     83.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3422      5.45%     89.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1867      2.97%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1025      1.63%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          662      1.05%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          452      0.72%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2784      4.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62804                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.523219                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.774864                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.314928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1454     20.97%     20.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            909     13.11%     34.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4177     60.24%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           218      3.14%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            84      1.21%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      0.61%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            19      0.27%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            10      0.14%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6934                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.822251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6024     86.88%     86.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              315      4.54%     91.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              385      5.55%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              142      2.05%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               38      0.55%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.12%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.16%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6934                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6444800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  331264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7219776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6776064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7291200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       775.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       869.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    877.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8305410000                       # Total gap between requests
system.mem_ctrls.avgGap                      37786.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4302272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2142528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7219776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 518008569.598094284534                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257967851.545384794474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 869286237.266879200935                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        72255                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33621                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113925                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2260103750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1147352000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 208418634750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31279.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34126.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1829437.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            255890460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135986235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           401039520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311639220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3529721580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        217724640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5507207895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.087058                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    531100500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7499347750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            192730020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            102415665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           318172680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          277390800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     655206240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3485114520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255288480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5286318405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.491192                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    629602500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    277160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7400845750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               173000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117363248                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1174500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1580000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10516957000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       938442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           938442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       938442                       # number of overall hits
system.cpu.icache.overall_hits::total          938442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        72260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          72260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        72260                       # number of overall misses
system.cpu.icache.overall_misses::total         72260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4671021500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4671021500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4671021500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4671021500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1010702                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1010702                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1010702                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1010702                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.071495                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.071495                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.071495                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.071495                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64641.869637                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64641.869637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64641.869637                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64641.869637                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        72250                       # number of writebacks
system.cpu.icache.writebacks::total             72250                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        72260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        72260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        72260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        72260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4598761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4598761500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4598761500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4598761500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.071495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.071495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.071495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.071495                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63641.869637                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63641.869637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63641.869637                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63641.869637                       # average overall mshr miss latency
system.cpu.icache.replacements                  72250                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       938442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          938442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        72260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         72260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4671021500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4671021500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1010702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1010702                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.071495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.071495                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64641.869637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64641.869637                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        72260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        72260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4598761500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4598761500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.071495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.071495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63641.869637                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63641.869637                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985382                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1048505                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72771                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.408281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985382                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2093664                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2093664                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749118                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749118                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749118                       # number of overall hits
system.cpu.dcache.overall_hits::total          749118                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51272                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51272                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51272                       # number of overall misses
system.cpu.dcache.overall_misses::total         51272                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3364015500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3364015500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3364015500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3364015500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800390                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064059                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064059                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65611.162038                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65611.162038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65611.162038                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65611.162038                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19301                       # number of writebacks
system.cpu.dcache.writebacks::total             19301                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18203                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18203                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18203                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33069                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33069                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2173641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2173641000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2173641000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2173641000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233611000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233611000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041316                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65730.472648                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65730.472648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65730.472648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65730.472648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120356.002061                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120356.002061                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33621                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       449419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          449419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21449                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1513549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1513549000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470868                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70565.014686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70565.014686                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3757                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17692                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1250331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1250331500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233611000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233611000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037573                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70672.139950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70672.139950                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203671.316478                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203671.316478                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       299699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         299699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29823                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1850466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1850466500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       329522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       329522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090504                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62048.301646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62048.301646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15377                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923309500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923309500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60044.839696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60044.839696                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8541                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          565                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          565                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     41791500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     41791500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062047                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73967.256637                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73967.256637                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          565                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          565                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     41226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     41226500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062047                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72967.256637                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72967.256637                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8791                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8791                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8791                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10576957000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              829723                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34645                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.949286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670195                       # Number of data accesses

---------- End Simulation Statistics   ----------
