

================================================================
== Vivado HLS Report for 'distDouble'
================================================================
* Date:           Tue May 19 10:59:58 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Math
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68| 0.680 us | 0.680 us |   68|   68|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pow_generic_double_s_fu_70  |pow_generic_double_s  |       37|       37| 0.370 us | 0.370 us |    1|    1| function |
        |grp_pow_generic_double_s_fu_99  |pow_generic_double_s  |       37|       37| 0.370 us | 0.370 us |    1|    1| function |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       -|       -|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |       96|    146|   25681|   17707|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     358|    -|
|Register         |        -|      -|     327|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       96|    146|   26008|   18065|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        4|      5|       4|       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-------+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+-------+------+-----+
    |distDouble_dadddsyd2_U36        |distDouble_dadddsyd2  |        0|      3|    445|   781|    0|
    |distDouble_dsqrt_Aem_U38        |distDouble_dsqrt_Aem  |        0|      0|   1303|  1919|    0|
    |distDouble_dsub_6zec_U37        |distDouble_dsub_6zec  |        0|      3|    445|   781|    0|
    |grp_pow_generic_double_s_fu_70  |pow_generic_double_s  |       48|     70|  11744|  7113|    0|
    |grp_pow_generic_double_s_fu_99  |pow_generic_double_s  |       48|     70|  11744|  7113|    0|
    +--------------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                           |                      |       96|    146|  25681| 17707|    0|
    +--------------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  313|         70|    1|         70|
    |grp_fu_128_opcode  |   15|          3|    2|          6|
    |grp_fu_128_p0      |   15|          3|   64|        192|
    |grp_fu_128_p1      |   15|          3|   64|        192|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  358|         79|  131|        460|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |  69|   0|   69|          0|
    |grp_pow_generic_double_s_fu_70_ap_start_reg  |   1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_99_ap_start_reg  |   1|   0|    1|          0|
    |reg_145                                      |  64|   0|   64|          0|
    |tmp_i1_reg_181                               |  64|   0|   64|          0|
    |tmp_i_reg_176                                |  64|   0|   64|          0|
    |x_assign_1_reg_171                           |  64|   0|   64|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 327|   0|  327|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  distDouble  | return value |
|ap_return  | out |   64| ap_ctrl_hs |  distDouble  | return value |
|x1         |  in |   64|   ap_none  |      x1      |    scalar    |
|y1         |  in |   64|   ap_none  |      y1      |    scalar    |
|x2         |  in |   64|   ap_none  |      x2      |    scalar    |
|y2         |  in |   64|   ap_none  |      y2      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%y2_read = call double @_ssdm_op_Read.ap_auto.double(double %y2) nounwind" [math.cpp:7]   --->   Operation 70 'read' 'y2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%x2_read = call double @_ssdm_op_Read.ap_auto.double(double %x2) nounwind" [math.cpp:7]   --->   Operation 71 'read' 'x2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%y1_read = call double @_ssdm_op_Read.ap_auto.double(double %y1) nounwind" [math.cpp:7]   --->   Operation 72 'read' 'y1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%x1_read = call double @_ssdm_op_Read.ap_auto.double(double %x1) nounwind" [math.cpp:7]   --->   Operation 73 'read' 'x1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [5/5] (6.30ns)   --->   "%x_assign = fsub double %x2_read, %x1_read" [math.cpp:9]   --->   Operation 74 'dsub' 'x_assign' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [5/5] (6.30ns)   --->   "%x_assign_1 = fsub double %y2_read, %y1_read" [math.cpp:9]   --->   Operation 75 'dsub' 'x_assign_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.30>
ST_2 : Operation 76 [4/5] (6.30ns)   --->   "%x_assign = fsub double %x2_read, %x1_read" [math.cpp:9]   --->   Operation 76 'dsub' 'x_assign' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [4/5] (6.30ns)   --->   "%x_assign_1 = fsub double %y2_read, %y1_read" [math.cpp:9]   --->   Operation 77 'dsub' 'x_assign_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.30>
ST_3 : Operation 78 [3/5] (6.30ns)   --->   "%x_assign = fsub double %x2_read, %x1_read" [math.cpp:9]   --->   Operation 78 'dsub' 'x_assign' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [3/5] (6.30ns)   --->   "%x_assign_1 = fsub double %y2_read, %y1_read" [math.cpp:9]   --->   Operation 79 'dsub' 'x_assign_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.30>
ST_4 : Operation 80 [2/5] (6.30ns)   --->   "%x_assign = fsub double %x2_read, %x1_read" [math.cpp:9]   --->   Operation 80 'dsub' 'x_assign' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/5] (6.30ns)   --->   "%x_assign_1 = fsub double %y2_read, %y1_read" [math.cpp:9]   --->   Operation 81 'dsub' 'x_assign_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.30>
ST_5 : Operation 82 [1/5] (6.30ns)   --->   "%x_assign = fsub double %x2_read, %x1_read" [math.cpp:9]   --->   Operation 82 'dsub' 'x_assign' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/5] (6.30ns)   --->   "%x_assign_1 = fsub double %y2_read, %y1_read" [math.cpp:9]   --->   Operation 83 'dsub' 'x_assign_1' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 84 [38/38] (6.50ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 84 'call' 'tmp_i' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 85 [38/38] (6.50ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 85 'call' 'tmp_i1' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 86 [37/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 86 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 87 [37/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 87 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 88 [36/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 88 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 89 [36/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 89 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 90 [35/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 90 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 91 [35/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 91 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 92 [34/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 92 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 93 [34/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 93 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 94 [33/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 94 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 95 [33/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 95 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 96 [32/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 96 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 97 [32/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 97 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 98 [31/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 98 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 99 [31/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 99 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 100 [30/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 100 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 101 [30/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 101 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 102 [29/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 102 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 103 [29/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 103 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 104 [28/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 104 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 105 [28/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 105 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 106 [27/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 106 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 107 [27/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 107 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 108 [26/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 108 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 109 [26/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 109 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 110 [25/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 110 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 111 [25/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 111 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 112 [24/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 112 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 113 [24/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 113 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 114 [23/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 114 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 115 [23/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 115 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 116 [22/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 116 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 117 [22/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 117 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 118 [21/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 118 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 119 [21/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 119 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 120 [20/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 120 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 121 [20/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 121 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 122 [19/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 122 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 123 [19/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 123 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 124 [18/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 124 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 125 [18/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 125 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 126 [17/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 126 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 127 [17/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 127 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 128 [16/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 128 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 129 [16/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 129 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 8.75>
ST_29 : Operation 130 [15/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 130 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 131 [15/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 131 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 132 [14/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 132 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 133 [14/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 133 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 134 [13/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 134 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 135 [13/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 135 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 136 [12/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 136 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 137 [12/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 137 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 138 [11/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 138 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 139 [11/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 139 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 8.75>
ST_34 : Operation 140 [10/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 140 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 141 [10/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 141 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 142 [9/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 142 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 143 [9/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 143 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 144 [8/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 144 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 145 [8/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 145 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 146 [7/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 146 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 147 [7/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 147 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 148 [6/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 148 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 149 [6/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 149 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 8.75>
ST_39 : Operation 150 [5/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 150 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 151 [5/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 151 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 152 [4/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 152 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 153 [4/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 153 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 154 [3/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 154 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 155 [3/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 155 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 156 [2/38] (8.75ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 156 'call' 'tmp_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 157 [2/38] (8.75ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 157 'call' 'tmp_i1' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 42> <Delay = 7.42>
ST_43 : Operation 158 [1/38] (7.42ns)   --->   "%tmp_i = call fastcc double @"pow_generic<double>"(double %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 158 'call' 'tmp_i' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 159 [1/38] (7.42ns)   --->   "%tmp_i1 = call fastcc double @"pow_generic<double>"(double %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp:7->math.cpp:9]   --->   Operation 159 'call' 'tmp_i1' <Predicate = true> <Delay = 7.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 6.30>
ST_44 : Operation 160 [5/5] (6.30ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [math.cpp:9]   --->   Operation 160 'dadd' 'x_assign_2' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.30>
ST_45 : Operation 161 [4/5] (6.30ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [math.cpp:9]   --->   Operation 161 'dadd' 'x_assign_2' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.30>
ST_46 : Operation 162 [3/5] (6.30ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [math.cpp:9]   --->   Operation 162 'dadd' 'x_assign_2' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.30>
ST_47 : Operation 163 [2/5] (6.30ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [math.cpp:9]   --->   Operation 163 'dadd' 'x_assign_2' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.30>
ST_48 : Operation 164 [1/5] (6.30ns)   --->   "%x_assign_2 = fadd double %tmp_i, %tmp_i1" [math.cpp:9]   --->   Operation 164 'dadd' 'x_assign_2' <Predicate = true> <Delay = 6.30> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.30> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.85>
ST_49 : Operation 165 [21/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 165 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.85>
ST_50 : Operation 166 [20/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 166 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.85>
ST_51 : Operation 167 [19/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 167 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.85>
ST_52 : Operation 168 [18/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 168 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.85>
ST_53 : Operation 169 [17/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 169 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.85>
ST_54 : Operation 170 [16/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 170 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.85>
ST_55 : Operation 171 [15/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 171 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.85>
ST_56 : Operation 172 [14/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 172 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.85>
ST_57 : Operation 173 [13/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 173 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.85>
ST_58 : Operation 174 [12/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 174 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.85>
ST_59 : Operation 175 [11/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 175 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.85>
ST_60 : Operation 176 [10/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 176 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.85>
ST_61 : Operation 177 [9/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 177 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.85>
ST_62 : Operation 178 [8/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 178 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.85>
ST_63 : Operation 179 [7/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 179 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.85>
ST_64 : Operation 180 [6/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 180 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.85>
ST_65 : Operation 181 [5/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 181 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.85>
ST_66 : Operation 182 [4/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 182 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.85>
ST_67 : Operation 183 [3/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 183 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.85>
ST_68 : Operation 184 [2/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 184 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.85>
ST_69 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %x1) nounwind, !map !144"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %y1) nounwind, !map !150"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %x2) nounwind, !map !154"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double %y2) nounwind, !map !158"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !162"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @distDouble_str) nounwind"   --->   Operation 190 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 191 [1/21] (7.85ns)   --->   "%tmp_i2 = call double @llvm.sqrt.f64(double %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sqrtdouble.cpp:7->math.cpp:9]   --->   Operation 191 'dsqrt' 'tmp_i2' <Predicate = true> <Delay = 7.85> <Core = "DSqrt">   --->   Core 118 'DSqrt' <Latency = 20> <II = 1> <Delay = 7.85> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 192 [1/1] (0.00ns)   --->   "ret double %tmp_i2" [math.cpp:9]   --->   Operation 192 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y2_read           (read         ) [ 0011110000000000000000000000000000000000000000000000000000000000000000]
x2_read           (read         ) [ 0011110000000000000000000000000000000000000000000000000000000000000000]
y1_read           (read         ) [ 0011110000000000000000000000000000000000000000000000000000000000000000]
x1_read           (read         ) [ 0011110000000000000000000000000000000000000000000000000000000000000000]
x_assign          (dsub         ) [ 0000001000000000000000000000000000000000000000000000000000000000000000]
x_assign_1        (dsub         ) [ 0000001000000000000000000000000000000000000000000000000000000000000000]
tmp_i             (call         ) [ 0000000000000000000000000000000000000000000011111000000000000000000000]
tmp_i1            (call         ) [ 0000000000000000000000000000000000000000000011111000000000000000000000]
x_assign_2        (dadd         ) [ 0000000000000000000000000000000000000000000000000111111111111111111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i2            (dsqrt        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln9           (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="distDouble_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="y2_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y2_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="x2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="y1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="x1_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x1_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_pow_generic_double_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="1"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="0" index="3" bw="109" slack="0"/>
<pin id="75" dir="0" index="4" bw="105" slack="0"/>
<pin id="76" dir="0" index="5" bw="102" slack="0"/>
<pin id="77" dir="0" index="6" bw="97" slack="0"/>
<pin id="78" dir="0" index="7" bw="92" slack="0"/>
<pin id="79" dir="0" index="8" bw="87" slack="0"/>
<pin id="80" dir="0" index="9" bw="82" slack="0"/>
<pin id="81" dir="0" index="10" bw="77" slack="0"/>
<pin id="82" dir="0" index="11" bw="58" slack="0"/>
<pin id="83" dir="0" index="12" bw="26" slack="0"/>
<pin id="84" dir="0" index="13" bw="42" slack="0"/>
<pin id="85" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_pow_generic_double_s_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="64" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="1"/>
<pin id="102" dir="0" index="2" bw="6" slack="0"/>
<pin id="103" dir="0" index="3" bw="109" slack="0"/>
<pin id="104" dir="0" index="4" bw="105" slack="0"/>
<pin id="105" dir="0" index="5" bw="102" slack="0"/>
<pin id="106" dir="0" index="6" bw="97" slack="0"/>
<pin id="107" dir="0" index="7" bw="92" slack="0"/>
<pin id="108" dir="0" index="8" bw="87" slack="0"/>
<pin id="109" dir="0" index="9" bw="82" slack="0"/>
<pin id="110" dir="0" index="10" bw="77" slack="0"/>
<pin id="111" dir="0" index="11" bw="58" slack="0"/>
<pin id="112" dir="0" index="12" bw="26" slack="0"/>
<pin id="113" dir="0" index="13" bw="42" slack="0"/>
<pin id="114" dir="1" index="14" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i1/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="x_assign/1 x_assign_2/44 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dsub(509) " fcode="dadd"/>
<opset="x_assign_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="1"/>
<pin id="143" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dsqrt(518) " fcode="dsqrt"/>
<opset="tmp_i2/49 "/>
</bind>
</comp>

<comp id="145" class="1005" name="reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="1"/>
<pin id="147" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign x_assign_2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="y2_read_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="1"/>
<pin id="153" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y2_read "/>
</bind>
</comp>

<comp id="156" class="1005" name="x2_read_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x2_read "/>
</bind>
</comp>

<comp id="161" class="1005" name="y1_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y1_read "/>
</bind>
</comp>

<comp id="166" class="1005" name="x1_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x1_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="x_assign_1_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign_1 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_i_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_i1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="1"/>
<pin id="183" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="32" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="70" pin=8"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="70" pin=9"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="70" pin=10"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="70" pin=11"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="70" pin=12"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="70" pin=13"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="99" pin=4"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="99" pin=5"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="99" pin=6"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="99" pin=7"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="99" pin=8"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="99" pin=9"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="99" pin=10"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="99" pin=11"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="99" pin=12"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="99" pin=13"/></net>

<net id="132"><net_src comp="52" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="64" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="58" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="128" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="154"><net_src comp="46" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="159"><net_src comp="52" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="164"><net_src comp="58" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="169"><net_src comp="64" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="174"><net_src comp="134" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="179"><net_src comp="70" pin="14"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="184"><net_src comp="99" pin="14"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="128" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: distDouble : x1 | {1 }
	Port: distDouble : y1 | {1 }
	Port: distDouble : x2 | {1 }
	Port: distDouble : y2 | {1 }
	Port: distDouble : pow_reduce_anonymo_20 | {6 7 }
	Port: distDouble : pow_reduce_anonymo_19 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_16 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_17 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_9 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_12 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_13 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_14 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_15 | {30 31 }
	Port: distDouble : pow_reduce_anonymo_18 | {40 41 }
	Port: distDouble : pow_reduce_anonymo | {36 37 }
	Port: distDouble : pow_reduce_anonymo_21 | {38 39 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
		ret_ln9 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_double_s_fu_70 |    70   | 37.9125 |   9272  |   6560  |
|          | grp_pow_generic_double_s_fu_99 |    70   | 37.9125 |   9272  |   6560  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dsqrt  |           grp_fu_140           |    0    |    0    |   1303  |   1919  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_128           |    3    |    0    |   445   |   781   |
|          |           grp_fu_134           |    3    |    0    |   445   |   781   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       y2_read_read_fu_46       |    0    |    0    |    0    |    0    |
|   read   |       x2_read_read_fu_52       |    0    |    0    |    0    |    0    |
|          |       y1_read_read_fu_58       |    0    |    0    |    0    |    0    |
|          |       x1_read_read_fu_64       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   146   |  75.825 |  20737  |  16601  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  pow_reduce_anonymo |    1   |    0   |    0   |
|pow_reduce_anonymo_12|    3   |    0   |    0   |
|pow_reduce_anonymo_13|    3   |    0   |    0   |
|pow_reduce_anonymo_14|    3   |    0   |    0   |
|pow_reduce_anonymo_15|    3   |    0   |    0   |
|pow_reduce_anonymo_16|    3   |    0   |    0   |
|pow_reduce_anonymo_17|    3   |    0   |    0   |
|pow_reduce_anonymo_18|    2   |    0   |    0   |
|pow_reduce_anonymo_19|    4   |    0   |    0   |
|pow_reduce_anonymo_20|    0   |    6   |    6   |
|pow_reduce_anonymo_21|    2   |    0   |    0   |
| pow_reduce_anonymo_9|    3   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   30   |    6   |    6   |
+---------------------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|      reg_145     |   64   |
|  tmp_i1_reg_181  |   64   |
|   tmp_i_reg_176  |   64   |
|  x1_read_reg_166 |   64   |
|  x2_read_reg_156 |   64   |
|x_assign_1_reg_171|   64   |
|  y1_read_reg_161 |   64   |
|  y2_read_reg_151 |   64   |
+------------------+--------+
|       Total      |   512  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_128 |  p0  |   3  |  64  |   192  ||    15   |
| grp_fu_128 |  p1  |   3  |  64  |   192  ||    15   |
| grp_fu_134 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_134 |  p1  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   640  ||  4.845  ||    48   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   146  |   75   |  20737 |  16601 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    4   |    -   |   48   |
|  Register |    -   |    -   |    -   |   512  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   146  |   80   |  21255 |  16655 |
+-----------+--------+--------+--------+--------+--------+
