`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/04/09 15:22:18
// Design Name: 
// Module Name: id
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
`include "defines.v"

module id(
	input wire                    clk,
	input wire					  rst,
    input wire[`InstAddrBus]	  pc_i,
	input wire[`InstBus]          inst_i,

    // è¯»å–çš„REGFILEçš„å??
	input wire[`RegBus]           reg1_data_i,
	input wire[`RegBus]           reg2_data_i,

	// è¾“å‡ºåˆ°REGFILEçš„ä¿¡æ¯ï¼ŒåŒ…æ‹¬è¯»ç«¯å?å’?çš„è¯»ä½¿èƒ½ä¿¡å·ä»¥åŠè¯»åœ°å?ä¿¡å·
	output reg                    reg1_read_o,
	output reg                    reg2_read_o,     
	output reg[`RegAddrBus]       reg1_addr_o,
	output reg[`RegAddrBus]       reg2_addr_o, 	      
	
	//é€åˆ°IFçš„åˆ†æ”¯flagå’Œåˆ†æ”¯åœ°å?
	output reg                    branch_flag,
	output reg[`InstAddrBus]      branch_addr,
	
	// é€åˆ°EXé˜¶æ®µçš„ä¿¡æ?
    output reg[`AluOpBus]         aluop_o,  // ALUæ“ä½œç ?
    output reg[`RegBus]           reg1_o,   // æºæ“ä½œæ•° 1
    output reg[`RegBus]           reg2_o,   // æºæ“ä½œæ•° 2
    output reg[`RegAddrBus]       wd_o,     // è¦å†™å…¥çš„å¯„å­˜å™¨çš„åœ°å€
	output reg                    wreg_o ,   // å†™ä½¿èƒ½ä¿¡å?
	output reg                     mem_ce_o,   //è¯»å†™å†™ä¸»å­˜ä½¿èƒ½ä¿¡å?
	output reg                     mem_we_o,    //è¯»å†™ä¸»å­˜ä¿¡å·ï¼Œé«˜ç”µå¹³å†™ï¼Œä½ç”µå¹³è¯»
	output reg stallreq
    );
    
			// å–å¾—æŒ‡ä»¤çš„æŒ‡ä»¤ç ã€åŠŸèƒ½ç ç­‰ï¼›
	wire[3:0] op = inst_i[7:4]; 
	wire[4:0] rs = inst_i[3:2];
	wire[5:0] rd = inst_i[1:0];
		// ä¿å­˜æŒ‡ä»¤æ‰§è¡Œéœ?è¦çš„ç«‹å³æ•?
	reg[`RegBus]	imm;
		// æŒ‡ä»¤æ˜¯å¦æœ‰æ•ˆ
	reg instvalid;
	  
	  //reg[3:0] op16code;    //16ä½æŒ‡ä»¤çš„æ“ä½œç ?
	  //reg[`RegAddrBus]  op16_addr_rd;   //loadæŒ‡ä»¤ç›®çš„å¯„å­˜å™¨åœ°å?
	  //reg[`RegBus]       op16_addr_rs;  //storeæŒ‡ä»¤æºå¯„å­˜å™¨åœ°å€
	reg[7:0] op16;    //16ä½æŒ‡ä»¤å‰å…«ä½
	reg[7:0] op16_reg;  //å­˜å‚¨16ä½æŒ‡ä»¤å‰å…«ä½çš„å¯„å­˜å™¨
	wire[3:0] op16_code=op16_reg[7:4]; //16ä½æŒ‡ä»¤çš„æ“ä½œç ?
	wire[`RegAddrBus]       op16_addr_rd={6'b0,op16_reg[1:0]};   //loadæŒ‡ä»¤ç›®çš„å¯„å­˜å™¨åœ°å?
	wire[`RegAddrBus]       op16_addr_rs={6'b0,op16_reg[3:2]};  //storeæŒ‡ä»¤æºå¯„å­˜å™¨åœ°å€
  
	reg stallreq_reg;
	reg[1:0] nowrd;
    //å¤„ç†å†™åè¯»å†²çªçš„çŠ¶æ?è¡¨
    reg[3:0]        reg_state[3:0];
    reg[3:0]        reg_state_reg[3:0]; 
        
        //reg_stateè¡¨çš„ç»´æŠ¤
    always @(posedge clk)begin
        reg_state_reg[4'h0]<= reg_state[4'h0]>>1;
        reg_state_reg[4'h1]<= reg_state[4'h1]>>1;
        reg_state_reg[4'h2]<= reg_state[4'h2]>>1;
        reg_state_reg[4'h3]<= reg_state[4'h3]>>1;
    end
     


     // å¦‚æœä¸é‡ç½®åˆ™è¿›è¡Œä»¥ä¸‹æ“ä½œ
	always @ (*) begin	
        if (rst == `RstEnable) begin
            branch_flag <= `BranchInvalid;
            branch_addr <= `NOPRegAddr;
            aluop_o <= `EXE_NOP_OP;
//			alusel_o <= `EXE_RES_NOP;
            wd_o <= `NOPRegAddr;
			wreg_o <= `WriteDisable;
            instvalid <= `InstValid;
			reg1_read_o <= `ReadDisable;
			reg2_read_o <= `ReadDisable;
			reg1_addr_o <= `NOPRegAddr;
			reg2_addr_o <= `NOPRegAddr;
			imm <= `ZeroWord;
			mem_ce_o <= `ChipDisable;
			mem_we_o <= `WriteDisable;;
			op16 <= `NOP_16OP;
			reg1_o <= `NOPRegAddr;
			reg2_o <= `NOPRegAddr;
			stallreq<=`NoStop;
			reg_state[4'h0] <= 4'b0;
			reg_state[4'h1] <= 4'b0;
			reg_state[4'h2] <= 4'b0;
			reg_state[4'h3] <= 4'b0;
			nowrd <= 2'b0;
     // å¦‚æœä¸é‡ç½®åˆ™è¿›è¡Œä»¥ä¸‹æ“ä½œ
	  end else if(op16_reg==8'b0) begin
         // è¿™é‡Œå…¶å®æ˜¯defaulté‡Œé¢çš„å??
       //   æˆ‘ä»¬å…ˆçœ‹ä¸‹é¢çš„case
         branch_flag <= `BranchInvalid;
         branch_addr <= `NOPRegAddr;
         aluop_o <= `EXE_NOP_OP;
//            alusel_o <= `EXE_RES_NOP;
         wd_o <= inst_i[1:0];
         wreg_o <= `WriteDisable;
         instvalid <= `InstInvalid;       
         reg1_read_o <= `ReadDisable;
         reg2_read_o <=  `ReadDisable;
         reg1_addr_o <= `ARegAddr;
         reg2_addr_o <= `BRegAddr;        
         imm <= `ZeroWord;    ;
         mem_ce_o <= `ChipDisable;
         mem_we_o <= `WriteDisable;
         op16 <= `NOP_16OP;
         reg1_o <= `NOPRegAddr;
         reg2_o <= `NOPRegAddr;
         reg_state[4'h0] <= reg_state_reg[4'h0];
         reg_state[4'h1] <= reg_state_reg[4'h1];
         reg_state[4'h2] <= reg_state_reg[4'h2];
         reg_state[4'h3] <= reg_state_reg[4'h3];
		 stallreq <= 0;
       case (op)
         `EXE_NOP_OP:
         begin
            aluop_o<=`ALU_NOP;
         end
         
           `EXE_MOV:            
				begin
					if(reg_state_reg[rs]!=4'b0)begin
						stallreq<=`Stop;
					end else begin
						aluop_o <= `ALU_MOV;
						reg1_read_o <= `ReadEnable;
						wd_o <= {6'b0,inst_i[1:0]};
						wreg_o <= `WriteEnable;
						instvalid <=`InstValid;
						reg_state[inst_i[1:0]] <= reg_state_reg[inst_i[1:0]]|4'b1000;
					end
				end     
           
           `EXE_ADD:
				begin
					if(reg_state_reg[4'b0]!=4'b0|reg_state_reg[4'b0011]!=4'b0) begin
						stallreq<=`Stop;
					end else begin
						aluop_o <= `ALU_ADD;
						reg1_read_o <= `ReadEnable;
						reg2_read_o <= `ReadEnable;
						wd_o <= {6'b0,inst_i[1:0]};
						wreg_o <= `WriteEnable;
						instvalid <= `InstValid;
						reg_state[inst_i[1:0]] <= reg_state_reg[inst_i[1:0]]|4'b1000;
					end
				end
           
           `EXE_JMP:
			    begin
					if(reg_state_reg[rs]!=4'b0)begin
                          stallreq<=`Stop;
					end else begin
						op16 <= inst_i;
						aluop_o <= `ALU_NOP;
						instvalid <= `InstValid;
					end
			    end
           
           `EXE_LOAD:
				begin
					if(reg_state_reg[rs]!=4'b0)begin
						 stallreq<=`Stop;
					end else begin
						op16 <=inst_i;
						aluop_o <=`ALU_NOP;
						instvalid <=`InstValid;
					end
				end
           
           `EXE_STORE:
				begin
					if(reg_state_reg[rs]!=4'b0)begin
						 stallreq<=`Stop;
					end else begin
						op16 <=inst_i;
						aluop_o <=`ALU_NOP;
						instvalid <=`InstValid;
					end
				end                
                    
         `EXE_ORI:            
         begin
               wreg_o <= `WriteEnable; // å†™ä½¿èƒ?
             aluop_o <= `EXE_OR_OP;
//                  alusel_o <= `EXE_RES_LOGIC; 
             reg1_read_o <= `ReadEnable;    // è¯?rs
             reg2_read_o <= `ReadDisable;    // ä¸è¯» rt      
//               imm <= {16'h0, inst_i[15:0]};    // ç«‹å³æ•°æ— ç¬¦å·æ‰©å±•    
             wd_o <= {6'b0,inst_i[1:0]};  // å†™å¯„å­˜å™¨åœ°å€ä½?rt
             instvalid <= `InstValid;    
           end                              
         default:
             begin 
             end
       endcase
	  end else   begin
    	  branch_flag <= `BranchInvalid;
          branch_addr <= `NOPRegAddr;
          aluop_o <= `EXE_NOP_OP;
//          alusel_o <= `EXE_RES_NOP;
          wreg_o <= `WriteDisable;
          instvalid <= `InstInvalid;       
          reg1_read_o <= `ReadDisable;
          reg2_read_o <= `ReadDisable;
          reg1_addr_o <= `ARegAddr;
          reg2_addr_o <= `BRegAddr;        
          imm <= `ZeroWord;
          mem_ce_o <= `ChipDisable;
          mem_we_o <= `WriteDisable;
          op16 <= `NOP_16OP; 
          reg_state[4'h0] <= reg_state_reg[4'h0];
          reg_state[4'h1] <= reg_state_reg[4'h1];
          reg_state[4'h2] <= reg_state_reg[4'h2];
          reg_state[4'h3] <= reg_state_reg[4'h3];                    
          case(op16_code)   //for 16-bit inst addr
              `EXE_JMP: begin
                  aluop_o <= `ALU_NOP;
                  branch_flag <= `BranchValid;
                  branch_addr <= inst_i;           
              end
              `EXE_LOAD:begin
                  aluop_o <= `ALU_LOAD;
//                   alusel_o<=`EXE_RES_LOGIC;
                  reg1_o<=inst_i;  //LOADæŒ‡ä»¤çš„æºæ•°æ®åœ¨å†…å­˜çš„åœ°å€
                  wd_o <= op16_addr_rd;
                  wreg_o <= `WriteEnable;
                  instvalid<=`InstValid;
                  mem_ce_o <= `ChipEnable;
                  mem_we_o <= `WriteDisable;
                  reg_state[inst_i[1:0]] <= reg_state_reg[inst_i[1:0]]|4'b1000;
              end
              `EXE_STORE:begin
                    aluop_o <= `ALU_STORE;
//                 alusel_o<=`EXE_RES_LOGIC;
                  reg2_o <= inst_i;  //STOREæŒ‡ä»¤çš„æºæ•°æ®åœ¨å†…å­˜çš„åœ°å€
                  reg1_read_o <= `ReadEnable;
                  reg1_addr_o <= op16_addr_rs;
                  instvalid <= `InstValid;
                  mem_ce_o <= `ChipEnable;
                  mem_we_o <= `WriteEnable;
              end
          endcase
 
		end
	end

	

    // ç¡®å®šè¿ç®—çš„æ“ä½œæ•°1
	always @ (*) begin
        if(rst == `RstEnable) begin
			reg1_o <= `ZeroWord;
        end else if(reg1_read_o == `ReadEnable) begin
            reg1_o <= reg1_data_i;
            // è‹¥æ²¡æœ?è¯»ä½¿èƒ½ï¼Œåˆ™æŠŠç«‹å³æ•°ä½œä¸ºæ•°æ®è¾“å‡ºä¸º æ“ä½œæ•?
        end else if(reg1_read_o == `ReadDisable) begin
            reg1_o <= imm;
        end else begin
            reg1_o <= `ZeroWord;
        end
    end
	
	//16ä½æŒ‡ä»¤å­˜å‚¨å‰8ä½?
    always @(posedge clk)begin
        op16_reg <= op16;
    end
    // ç¡®å®šè¿ç®—çš„æ“ä½œæ•°2
	always @ (*) begin
		if(rst == `RstEnable) begin
			reg2_o <= `ZeroWord;
        end else if(reg2_read_o == `ReadEnable) begin
            reg2_o <= reg2_data_i;
            // è‹¥æ²¡æœ?è¯»ä½¿èƒ½ï¼Œåˆ™æŠŠç«‹å³æ•°ä½œä¸ºæ•°æ®è¾“å‡ºä¸º æ“ä½œæ•?
        end else if(reg2_read_o == `ReadDisable) begin
            reg2_o <= imm;
        end else begin
            reg2_o <= `ZeroWord;
        end
    end
endmodule
