{
  "DESIGN_NAME": "project3",
  "VERILOG_FILES": "/openlane/designs/project3/src/project3.v",
  "CLOCK_PERIOD": 10,
  "CLOCK_PORT": "clk",
  "PNR_SDC_FILE": "/openlane/designs/project3/src/project3.sdc",
  "SIGNOFF_SDC_FILE": "/openlane/designs/project3/src/project3.sdc",
  "PL_RANDOM_GLB_PLACEMENT": true,
  "FP_SIZING": "absolute",
  "DIE_AREA": "0 0 80 90",
  "PL_TARGET_DENSITY": 0.55,
  "FP_PDN_AUTO_ADJUST": false,
  "FP_PDN_VPITCH": 25,
  "FP_PDN_HPITCH": 25,
  "FP_PDN_VOFFSET": 5,
  "FP_PDN_HOFFSET": 5,
  "GRT_REPAIR_ANTENNAS": true,
  "DIODE_ON_PORTS": false,
  "RUN_HEURISTIC_DIODE_INSERTION": true,
  "IO_DIODE_INSERTION": true,
  "DIODE_PORT_PROTECT": null,
  "DIODE_CELL": "sky130_fd_sc_hd__diode_2",
  "DIODE_CELL_PIN": "DIODE",
  "HEURISTIC_ANTENNA_INSERTION_MODE": "source",
  "DIODE_PIN": "DIODE",
  "DIODE_THRESHOLD": "Infinity",
  "DIODE_SIDE_STRATEGY": "source",
  "FP_CORE_UTIL": 15,
  "FP_PIN_ORDER_CFG": "/openlane/designs/project3/pin_order.cfg",
  "pdk::sky130*": {
    "FP_CORE_UTIL": 15,
    "CLOCK_PERIOD": 10
  }
}
