//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31968024
// Cuda compilation tools, release 12.0, V12.0.76
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	carve
.func  (.param .b64 func_retval0) __internal_accurate_pow
(
	.param .b64 __internal_accurate_pow_param_0
)
;

.visible .entry carve(
	.param .u32 carve_param_0,
	.param .u32 carve_param_1,
	.param .u32 carve_param_2,
	.param .u32 carve_param_3,
	.param .u32 carve_param_4,
	.param .u32 carve_param_5,
	.param .u64 carve_param_6
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<21>;
	.reg .b64 	%rd<5>;


	ld.param.u32 	%r4, [carve_param_0];
	ld.param.u32 	%r5, [carve_param_1];
	ld.param.u32 	%r6, [carve_param_2];
	ld.param.u32 	%r7, [carve_param_3];
	ld.param.u32 	%r8, [carve_param_4];
	ld.param.u32 	%r9, [carve_param_5];
	ld.param.u64 	%rd1, [carve_param_6];
	mov.u32 	%r10, %tid.x;
	add.s32 	%r11, %r10, %r7;
	add.s32 	%r1, %r11, -1;
	mov.u32 	%r12, %tid.y;
	add.s32 	%r13, %r12, %r8;
	add.s32 	%r2, %r13, -1;
	mov.u32 	%r14, %tid.z;
	add.s32 	%r15, %r14, %r9;
	add.s32 	%r3, %r15, -1;
	setp.ge.s32 	%p1, %r1, %r4;
	setp.lt.s32 	%p2, %r1, 1;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32 	%p4, %r2, %r5;
	or.pred  	%p5, %p3, %p4;
	setp.lt.s32 	%p6, %r2, 1;
	or.pred  	%p7, %p6, %p5;
	setp.ge.s32 	%p8, %r3, %r6;
	or.pred  	%p9, %p8, %p7;
	setp.lt.s32 	%p10, %r3, 1;
	or.pred  	%p11, %p10, %p9;
	@%p11 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd2, %rd1;
	mul.lo.s32 	%r16, %r6, %r5;
	mul.lo.s32 	%r17, %r2, %r4;
	mad.lo.s32 	%r18, %r16, %r1, %r17;
	add.s32 	%r19, %r18, %r3;
	mul.wide.s32 	%rd3, %r19, 4;
	add.s64 	%rd4, %rd2, %rd3;
	mov.u32 	%r20, -1082130432;
	st.global.u32 	[%rd4], %r20;

$L__BB0_2:
	ret;

}
	// .globl	GetNormal
.visible .entry GetNormal(
	.param .u32 GetNormal_param_0,
	.param .u32 GetNormal_param_1,
	.param .u32 GetNormal_param_2,
	.param .u32 GetNormal_param_3,
	.param .u64 GetNormal_param_4,
	.param .u64 GetNormal_param_5,
	.param .u64 GetNormal_param_6
)
{
	.reg .pred 	%p<128>;
	.reg .f32 	%f<266>;
	.reg .b32 	%r<200>;
	.reg .f64 	%fd<62>;
	.reg .b64 	%rd<108>;


	ld.param.u32 	%r13, [GetNormal_param_0];
	ld.param.u32 	%r10, [GetNormal_param_1];
	ld.param.u32 	%r11, [GetNormal_param_2];
	ld.param.u32 	%r12, [GetNormal_param_3];
	ld.param.u64 	%rd2, [GetNormal_param_4];
	ld.param.u64 	%rd3, [GetNormal_param_5];
	ld.param.u64 	%rd4, [GetNormal_param_6];
	mov.u32 	%r14, %ctaid.x;
	mov.u32 	%r15, %ntid.x;
	mov.u32 	%r16, %tid.x;
	mad.lo.s32 	%r1, %r15, %r14, %r16;
	setp.ge.s32 	%p4, %r1, %r13;
	@%p4 bra 	$L__BB1_41;

	cvta.to.global.u64 	%rd5, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.s32 	%rd7, %r1, 12;
	add.s64 	%rd8, %rd6, %rd7;
	cvt.rn.f32.s32 	%f4, %r10;
	add.f32 	%f5, %f4, 0fBF800000;
	ld.global.f32 	%f6, [%rd8];
	div.rn.f32 	%f7, %f6, %f5;
	cvt.rn.f32.s32 	%f8, %r11;
	add.f32 	%f9, %f8, 0fBF800000;
	ld.global.f32 	%f10, [%rd8+4];
	div.rn.f32 	%f11, %f10, %f9;
	cvt.rn.f32.s32 	%f12, %r12;
	add.f32 	%f13, %f12, 0fBF800000;
	ld.global.f32 	%f14, [%rd8+8];
	div.rn.f32 	%f15, %f14, %f13;
	add.f32 	%f16, %f7, 0f3B23D70A;
	add.s32 	%r17, %r10, -1;
	cvt.rn.f32.s32 	%f17, %r17;
	mul.f32 	%f18, %f16, %f17;
	add.s32 	%r18, %r11, -1;
	cvt.rn.f32.s32 	%f19, %r18;
	mul.f32 	%f20, %f11, %f19;
	add.s32 	%r19, %r12, -1;
	cvt.rn.f32.s32 	%f21, %r19;
	mul.f32 	%f22, %f15, %f21;
	cvt.rmi.f32.f32 	%f23, %f18;
	cvt.rzi.s32.f32 	%r20, %f23;
	cvt.rmi.f32.f32 	%f24, %f20;
	cvt.rzi.s32.f32 	%r21, %f24;
	cvt.rmi.f32.f32 	%f25, %f22;
	cvt.rzi.s32.f32 	%r22, %f25;
	cvt.rn.f32.s32 	%f26, %r20;
	setp.lt.f32 	%p5, %f26, 0f00000000;
	selp.f32 	%f27, 0f00000000, %f26, %p5;
	setp.gt.f32 	%p6, %f27, %f17;
	selp.f32 	%f28, %f17, %f27, %p6;
	cvt.rzi.s32.f32 	%r23, %f28;
	cvt.rn.f32.s32 	%f29, %r21;
	setp.lt.f32 	%p7, %f29, 0f00000000;
	selp.f32 	%f30, 0f00000000, %f29, %p7;
	setp.gt.f32 	%p8, %f30, %f19;
	selp.f32 	%f31, %f19, %f30, %p8;
	cvt.rzi.s32.f32 	%r24, %f31;
	cvt.rn.f32.s32 	%f32, %r22;
	setp.lt.f32 	%p9, %f32, 0f00000000;
	selp.f32 	%f33, 0f00000000, %f32, %p9;
	setp.gt.f32 	%p10, %f33, %f21;
	selp.f32 	%f34, %f21, %f33, %p10;
	cvt.rzi.s32.f32 	%r25, %f34;
	mul.lo.s32 	%r26, %r12, %r11;
	mul.lo.s32 	%r27, %r26, %r23;
	mul.lo.s32 	%r28, %r24, %r10;
	add.s32 	%r29, %r27, %r28;
	add.s32 	%r30, %r29, %r25;
	mul.wide.s32 	%rd9, %r30, 4;
	add.s64 	%rd10, %rd5, %rd9;
	add.s32 	%r31, %r20, 1;
	cvt.rn.f32.s32 	%f35, %r31;
	setp.lt.f32 	%p11, %f35, 0f00000000;
	selp.f32 	%f36, 0f00000000, %f35, %p11;
	setp.gt.f32 	%p12, %f36, %f17;
	selp.f32 	%f37, %f17, %f36, %p12;
	cvt.rzi.s32.f32 	%r32, %f37;
	mul.lo.s32 	%r33, %r26, %r32;
	add.s32 	%r34, %r33, %r28;
	add.s32 	%r35, %r34, %r25;
	mul.wide.s32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd5, %rd11;
	add.s32 	%r36, %r21, 1;
	cvt.rn.f32.s32 	%f38, %r36;
	setp.lt.f32 	%p13, %f38, 0f00000000;
	selp.f32 	%f39, 0f00000000, %f38, %p13;
	setp.gt.f32 	%p14, %f39, %f19;
	selp.f32 	%f40, %f19, %f39, %p14;
	cvt.rzi.s32.f32 	%r37, %f40;
	mul.lo.s32 	%r38, %r37, %r10;
	add.s32 	%r39, %r38, %r27;
	add.s32 	%r40, %r39, %r25;
	mul.wide.s32 	%rd13, %r40, 4;
	add.s64 	%rd14, %rd5, %rd13;
	add.s32 	%r41, %r38, %r33;
	add.s32 	%r42, %r41, %r25;
	mul.wide.s32 	%rd15, %r42, 4;
	add.s64 	%rd16, %rd5, %rd15;
	add.s32 	%r43, %r22, 1;
	cvt.rn.f32.s32 	%f41, %r43;
	setp.lt.f32 	%p15, %f41, 0f00000000;
	selp.f32 	%f42, 0f00000000, %f41, %p15;
	setp.gt.f32 	%p16, %f42, %f21;
	selp.f32 	%f43, %f21, %f42, %p16;
	cvt.rzi.s32.f32 	%r44, %f43;
	add.s32 	%r45, %r44, %r29;
	mul.wide.s32 	%rd17, %r45, 4;
	add.s64 	%rd18, %rd5, %rd17;
	add.s32 	%r46, %r44, %r34;
	mul.wide.s32 	%rd19, %r46, 4;
	add.s64 	%rd20, %rd5, %rd19;
	add.s32 	%r47, %r44, %r39;
	mul.wide.s32 	%rd21, %r47, 4;
	add.s64 	%rd22, %rd5, %rd21;
	add.s32 	%r48, %r44, %r41;
	mul.wide.s32 	%rd23, %r48, 4;
	add.s64 	%rd24, %rd5, %rd23;
	sub.f32 	%f44, %f18, %f26;
	setp.lt.f32 	%p17, %f44, 0f00000000;
	selp.f32 	%f45, 0f00000000, %f44, %p17;
	setp.gt.f32 	%p18, %f45, 0f3F800000;
	selp.f32 	%f46, 0f3F800000, %f45, %p18;
	sub.f32 	%f47, %f20, %f29;
	setp.lt.f32 	%p19, %f47, 0f00000000;
	selp.f32 	%f48, 0f00000000, %f47, %p19;
	setp.gt.f32 	%p20, %f48, 0f3F800000;
	selp.f32 	%f49, 0f3F800000, %f48, %p20;
	sub.f32 	%f50, %f22, %f32;
	setp.lt.f32 	%p21, %f50, 0f00000000;
	selp.f32 	%f51, 0f00000000, %f50, %p21;
	setp.gt.f32 	%p22, %f51, 0f3F800000;
	selp.f32 	%f52, 0f3F800000, %f51, %p22;
	ld.global.f32 	%f53, [%rd12];
	ld.global.f32 	%f54, [%rd10];
	sub.f32 	%f55, %f53, %f54;
	fma.rn.f32 	%f56, %f46, %f55, %f54;
	ld.global.f32 	%f57, [%rd16];
	ld.global.f32 	%f58, [%rd14];
	sub.f32 	%f59, %f57, %f58;
	fma.rn.f32 	%f60, %f46, %f59, %f58;
	sub.f32 	%f61, %f60, %f56;
	fma.rn.f32 	%f62, %f49, %f61, %f56;
	ld.global.f32 	%f63, [%rd20];
	ld.global.f32 	%f64, [%rd18];
	sub.f32 	%f65, %f63, %f64;
	fma.rn.f32 	%f66, %f46, %f65, %f64;
	ld.global.f32 	%f67, [%rd24];
	ld.global.f32 	%f68, [%rd22];
	sub.f32 	%f69, %f67, %f68;
	fma.rn.f32 	%f70, %f46, %f69, %f68;
	sub.f32 	%f71, %f70, %f66;
	fma.rn.f32 	%f72, %f49, %f71, %f66;
	sub.f32 	%f73, %f72, %f62;
	fma.rn.f32 	%f74, %f52, %f73, %f62;
	add.f32 	%f75, %f11, 0f3B23D70A;
	mul.f32 	%f76, %f7, %f17;
	mul.f32 	%f77, %f75, %f19;
	cvt.rmi.f32.f32 	%f78, %f76;
	cvt.rzi.s32.f32 	%r49, %f78;
	cvt.rmi.f32.f32 	%f79, %f77;
	cvt.rzi.s32.f32 	%r50, %f79;
	cvt.rn.f32.s32 	%f80, %r49;
	setp.lt.f32 	%p23, %f80, 0f00000000;
	selp.f32 	%f81, 0f00000000, %f80, %p23;
	setp.gt.f32 	%p24, %f81, %f17;
	selp.f32 	%f82, %f17, %f81, %p24;
	cvt.rzi.s32.f32 	%r51, %f82;
	cvt.rn.f32.s32 	%f83, %r50;
	setp.lt.f32 	%p25, %f83, 0f00000000;
	selp.f32 	%f84, 0f00000000, %f83, %p25;
	setp.gt.f32 	%p26, %f84, %f19;
	selp.f32 	%f85, %f19, %f84, %p26;
	cvt.rzi.s32.f32 	%r52, %f85;
	mul.lo.s32 	%r53, %r26, %r51;
	mul.lo.s32 	%r54, %r52, %r10;
	add.s32 	%r55, %r53, %r54;
	add.s32 	%r56, %r55, %r25;
	mul.wide.s32 	%rd25, %r56, 4;
	add.s64 	%rd26, %rd5, %rd25;
	add.s32 	%r57, %r49, 1;
	cvt.rn.f32.s32 	%f86, %r57;
	setp.lt.f32 	%p27, %f86, 0f00000000;
	selp.f32 	%f87, 0f00000000, %f86, %p27;
	setp.gt.f32 	%p28, %f87, %f17;
	selp.f32 	%f88, %f17, %f87, %p28;
	cvt.rzi.s32.f32 	%r58, %f88;
	mul.lo.s32 	%r59, %r26, %r58;
	add.s32 	%r60, %r59, %r54;
	add.s32 	%r61, %r60, %r25;
	mul.wide.s32 	%rd27, %r61, 4;
	add.s64 	%rd28, %rd5, %rd27;
	add.s32 	%r62, %r50, 1;
	cvt.rn.f32.s32 	%f89, %r62;
	setp.lt.f32 	%p29, %f89, 0f00000000;
	selp.f32 	%f90, 0f00000000, %f89, %p29;
	setp.gt.f32 	%p30, %f90, %f19;
	selp.f32 	%f91, %f19, %f90, %p30;
	cvt.rzi.s32.f32 	%r63, %f91;
	mul.lo.s32 	%r64, %r63, %r10;
	add.s32 	%r65, %r64, %r53;
	add.s32 	%r66, %r65, %r25;
	mul.wide.s32 	%rd29, %r66, 4;
	add.s64 	%rd30, %rd5, %rd29;
	add.s32 	%r67, %r64, %r59;
	add.s32 	%r68, %r67, %r25;
	mul.wide.s32 	%rd31, %r68, 4;
	add.s64 	%rd32, %rd5, %rd31;
	add.s32 	%r69, %r55, %r44;
	mul.wide.s32 	%rd33, %r69, 4;
	add.s64 	%rd34, %rd5, %rd33;
	add.s32 	%r70, %r60, %r44;
	mul.wide.s32 	%rd35, %r70, 4;
	add.s64 	%rd36, %rd5, %rd35;
	add.s32 	%r71, %r65, %r44;
	mul.wide.s32 	%rd37, %r71, 4;
	add.s64 	%rd38, %rd5, %rd37;
	add.s32 	%r72, %r67, %r44;
	mul.wide.s32 	%rd39, %r72, 4;
	add.s64 	%rd40, %rd5, %rd39;
	sub.f32 	%f92, %f76, %f80;
	setp.lt.f32 	%p31, %f92, 0f00000000;
	selp.f32 	%f93, 0f00000000, %f92, %p31;
	setp.gt.f32 	%p32, %f93, 0f3F800000;
	selp.f32 	%f94, 0f3F800000, %f93, %p32;
	sub.f32 	%f95, %f77, %f83;
	setp.lt.f32 	%p33, %f95, 0f00000000;
	selp.f32 	%f96, 0f00000000, %f95, %p33;
	setp.gt.f32 	%p34, %f96, 0f3F800000;
	selp.f32 	%f97, 0f3F800000, %f96, %p34;
	ld.global.f32 	%f98, [%rd28];
	ld.global.f32 	%f99, [%rd26];
	sub.f32 	%f100, %f98, %f99;
	fma.rn.f32 	%f101, %f94, %f100, %f99;
	ld.global.f32 	%f102, [%rd32];
	ld.global.f32 	%f103, [%rd30];
	sub.f32 	%f104, %f102, %f103;
	fma.rn.f32 	%f105, %f94, %f104, %f103;
	sub.f32 	%f106, %f105, %f101;
	fma.rn.f32 	%f107, %f97, %f106, %f101;
	ld.global.f32 	%f108, [%rd36];
	ld.global.f32 	%f109, [%rd34];
	sub.f32 	%f110, %f108, %f109;
	fma.rn.f32 	%f111, %f94, %f110, %f109;
	ld.global.f32 	%f112, [%rd40];
	ld.global.f32 	%f113, [%rd38];
	sub.f32 	%f114, %f112, %f113;
	fma.rn.f32 	%f115, %f94, %f114, %f113;
	sub.f32 	%f116, %f115, %f111;
	fma.rn.f32 	%f117, %f97, %f116, %f111;
	sub.f32 	%f118, %f117, %f107;
	fma.rn.f32 	%f119, %f52, %f118, %f107;
	add.f32 	%f120, %f15, 0f3B23D70A;
	mul.f32 	%f121, %f120, %f21;
	cvt.rmi.f32.f32 	%f122, %f121;
	cvt.rzi.s32.f32 	%r73, %f122;
	cvt.rn.f32.s32 	%f123, %r73;
	setp.lt.f32 	%p35, %f123, 0f00000000;
	selp.f32 	%f124, 0f00000000, %f123, %p35;
	setp.gt.f32 	%p36, %f124, %f21;
	selp.f32 	%f125, %f21, %f124, %p36;
	cvt.rzi.s32.f32 	%r74, %f125;
	add.s32 	%r75, %r53, %r28;
	add.s32 	%r76, %r74, %r75;
	mul.wide.s32 	%rd41, %r76, 4;
	add.s64 	%rd42, %rd5, %rd41;
	add.s32 	%r77, %r59, %r28;
	add.s32 	%r78, %r74, %r77;
	mul.wide.s32 	%rd43, %r78, 4;
	add.s64 	%rd44, %rd5, %rd43;
	add.s32 	%r79, %r53, %r38;
	add.s32 	%r80, %r74, %r79;
	mul.wide.s32 	%rd45, %r80, 4;
	add.s64 	%rd46, %rd5, %rd45;
	add.s32 	%r81, %r59, %r38;
	add.s32 	%r82, %r74, %r81;
	mul.wide.s32 	%rd47, %r82, 4;
	add.s64 	%rd48, %rd5, %rd47;
	add.s32 	%r83, %r73, 1;
	cvt.rn.f32.s32 	%f126, %r83;
	setp.lt.f32 	%p37, %f126, 0f00000000;
	selp.f32 	%f127, 0f00000000, %f126, %p37;
	setp.gt.f32 	%p38, %f127, %f21;
	selp.f32 	%f128, %f21, %f127, %p38;
	cvt.rzi.s32.f32 	%r84, %f128;
	add.s32 	%r85, %r84, %r75;
	mul.wide.s32 	%rd49, %r85, 4;
	add.s64 	%rd50, %rd5, %rd49;
	add.s32 	%r86, %r84, %r77;
	mul.wide.s32 	%rd51, %r86, 4;
	add.s64 	%rd52, %rd5, %rd51;
	add.s32 	%r87, %r84, %r79;
	mul.wide.s32 	%rd53, %r87, 4;
	add.s64 	%rd54, %rd5, %rd53;
	add.s32 	%r88, %r84, %r81;
	mul.wide.s32 	%rd55, %r88, 4;
	add.s64 	%rd56, %rd5, %rd55;
	sub.f32 	%f129, %f121, %f123;
	setp.lt.f32 	%p39, %f129, 0f00000000;
	selp.f32 	%f130, 0f00000000, %f129, %p39;
	setp.gt.f32 	%p40, %f130, 0f3F800000;
	selp.f32 	%f131, 0f3F800000, %f130, %p40;
	ld.global.f32 	%f132, [%rd44];
	ld.global.f32 	%f133, [%rd42];
	sub.f32 	%f134, %f132, %f133;
	fma.rn.f32 	%f135, %f94, %f134, %f133;
	ld.global.f32 	%f136, [%rd48];
	ld.global.f32 	%f137, [%rd46];
	sub.f32 	%f138, %f136, %f137;
	fma.rn.f32 	%f139, %f94, %f138, %f137;
	sub.f32 	%f140, %f139, %f135;
	fma.rn.f32 	%f141, %f49, %f140, %f135;
	ld.global.f32 	%f142, [%rd52];
	ld.global.f32 	%f143, [%rd50];
	sub.f32 	%f144, %f142, %f143;
	fma.rn.f32 	%f145, %f94, %f144, %f143;
	ld.global.f32 	%f146, [%rd56];
	ld.global.f32 	%f147, [%rd54];
	sub.f32 	%f148, %f146, %f147;
	fma.rn.f32 	%f149, %f94, %f148, %f147;
	sub.f32 	%f150, %f149, %f145;
	fma.rn.f32 	%f151, %f49, %f150, %f145;
	sub.f32 	%f152, %f151, %f141;
	fma.rn.f32 	%f153, %f131, %f152, %f141;
	add.f32 	%f154, %f7, 0fBB23D70A;
	mul.f32 	%f155, %f154, %f17;
	cvt.rmi.f32.f32 	%f156, %f155;
	cvt.rzi.s32.f32 	%r89, %f156;
	cvt.rn.f32.s32 	%f157, %r89;
	setp.lt.f32 	%p41, %f157, 0f00000000;
	selp.f32 	%f158, 0f00000000, %f157, %p41;
	setp.gt.f32 	%p42, %f158, %f17;
	selp.f32 	%f159, %f17, %f158, %p42;
	cvt.rzi.s32.f32 	%r90, %f159;
	mul.lo.s32 	%r91, %r26, %r90;
	add.s32 	%r92, %r91, %r28;
	add.s32 	%r93, %r92, %r25;
	mul.wide.s32 	%rd57, %r93, 4;
	add.s64 	%rd58, %rd5, %rd57;
	add.s32 	%r94, %r89, 1;
	cvt.rn.f32.s32 	%f160, %r94;
	setp.lt.f32 	%p43, %f160, 0f00000000;
	selp.f32 	%f161, 0f00000000, %f160, %p43;
	setp.gt.f32 	%p44, %f161, %f17;
	selp.f32 	%f162, %f17, %f161, %p44;
	cvt.rzi.s32.f32 	%r95, %f162;
	mul.lo.s32 	%r96, %r26, %r95;
	add.s32 	%r97, %r96, %r28;
	add.s32 	%r98, %r97, %r25;
	mul.wide.s32 	%rd59, %r98, 4;
	add.s64 	%rd60, %rd5, %rd59;
	add.s32 	%r99, %r91, %r38;
	add.s32 	%r100, %r99, %r25;
	mul.wide.s32 	%rd61, %r100, 4;
	add.s64 	%rd62, %rd5, %rd61;
	add.s32 	%r101, %r96, %r38;
	add.s32 	%r102, %r101, %r25;
	mul.wide.s32 	%rd63, %r102, 4;
	add.s64 	%rd64, %rd5, %rd63;
	add.s32 	%r103, %r92, %r44;
	mul.wide.s32 	%rd65, %r103, 4;
	add.s64 	%rd66, %rd5, %rd65;
	add.s32 	%r104, %r97, %r44;
	mul.wide.s32 	%rd67, %r104, 4;
	add.s64 	%rd68, %rd5, %rd67;
	add.s32 	%r105, %r99, %r44;
	mul.wide.s32 	%rd69, %r105, 4;
	add.s64 	%rd70, %rd5, %rd69;
	add.s32 	%r106, %r101, %r44;
	mul.wide.s32 	%rd71, %r106, 4;
	add.s64 	%rd72, %rd5, %rd71;
	sub.f32 	%f163, %f155, %f157;
	setp.lt.f32 	%p45, %f163, 0f00000000;
	selp.f32 	%f164, 0f00000000, %f163, %p45;
	setp.gt.f32 	%p46, %f164, 0f3F800000;
	selp.f32 	%f165, 0f3F800000, %f164, %p46;
	ld.global.f32 	%f166, [%rd60];
	ld.global.f32 	%f167, [%rd58];
	sub.f32 	%f168, %f166, %f167;
	fma.rn.f32 	%f169, %f168, %f165, %f167;
	ld.global.f32 	%f170, [%rd64];
	ld.global.f32 	%f171, [%rd62];
	sub.f32 	%f172, %f170, %f171;
	fma.rn.f32 	%f173, %f165, %f172, %f171;
	sub.f32 	%f174, %f173, %f169;
	fma.rn.f32 	%f175, %f49, %f174, %f169;
	ld.global.f32 	%f176, [%rd68];
	ld.global.f32 	%f177, [%rd66];
	sub.f32 	%f178, %f176, %f177;
	fma.rn.f32 	%f179, %f165, %f178, %f177;
	ld.global.f32 	%f180, [%rd72];
	ld.global.f32 	%f181, [%rd70];
	sub.f32 	%f182, %f180, %f181;
	fma.rn.f32 	%f183, %f165, %f182, %f181;
	sub.f32 	%f184, %f183, %f179;
	fma.rn.f32 	%f185, %f49, %f184, %f179;
	sub.f32 	%f186, %f185, %f175;
	fma.rn.f32 	%f187, %f52, %f186, %f175;
	add.f32 	%f188, %f11, 0fBB23D70A;
	mul.f32 	%f189, %f188, %f19;
	cvt.rmi.f32.f32 	%f190, %f189;
	cvt.rzi.s32.f32 	%r107, %f190;
	cvt.rn.f32.s32 	%f191, %r107;
	setp.lt.f32 	%p47, %f191, 0f00000000;
	selp.f32 	%f192, 0f00000000, %f191, %p47;
	setp.gt.f32 	%p48, %f192, %f19;
	selp.f32 	%f193, %f19, %f192, %p48;
	cvt.rzi.s32.f32 	%r108, %f193;
	mul.lo.s32 	%r109, %r108, %r10;
	add.s32 	%r110, %r109, %r53;
	add.s32 	%r111, %r110, %r25;
	mul.wide.s32 	%rd73, %r111, 4;
	add.s64 	%rd74, %rd5, %rd73;
	add.s32 	%r112, %r109, %r59;
	add.s32 	%r113, %r112, %r25;
	mul.wide.s32 	%rd75, %r113, 4;
	add.s64 	%rd76, %rd5, %rd75;
	add.s32 	%r114, %r107, 1;
	cvt.rn.f32.s32 	%f194, %r114;
	setp.lt.f32 	%p49, %f194, 0f00000000;
	selp.f32 	%f195, 0f00000000, %f194, %p49;
	setp.gt.f32 	%p50, %f195, %f19;
	selp.f32 	%f196, %f19, %f195, %p50;
	cvt.rzi.s32.f32 	%r115, %f196;
	mul.lo.s32 	%r116, %r115, %r10;
	add.s32 	%r117, %r116, %r53;
	add.s32 	%r118, %r117, %r25;
	mul.wide.s32 	%rd77, %r118, 4;
	add.s64 	%rd78, %rd5, %rd77;
	add.s32 	%r119, %r116, %r59;
	add.s32 	%r120, %r119, %r25;
	mul.wide.s32 	%rd79, %r120, 4;
	add.s64 	%rd80, %rd5, %rd79;
	add.s32 	%r121, %r110, %r44;
	mul.wide.s32 	%rd81, %r121, 4;
	add.s64 	%rd82, %rd5, %rd81;
	add.s32 	%r122, %r112, %r44;
	mul.wide.s32 	%rd83, %r122, 4;
	add.s64 	%rd84, %rd5, %rd83;
	add.s32 	%r123, %r117, %r44;
	mul.wide.s32 	%rd85, %r123, 4;
	add.s64 	%rd86, %rd5, %rd85;
	add.s32 	%r124, %r119, %r44;
	mul.wide.s32 	%rd87, %r124, 4;
	add.s64 	%rd88, %rd5, %rd87;
	sub.f32 	%f197, %f189, %f191;
	setp.lt.f32 	%p51, %f197, 0f00000000;
	selp.f32 	%f198, 0f00000000, %f197, %p51;
	setp.gt.f32 	%p52, %f198, 0f3F800000;
	selp.f32 	%f199, 0f3F800000, %f198, %p52;
	ld.global.f32 	%f200, [%rd76];
	ld.global.f32 	%f201, [%rd74];
	sub.f32 	%f202, %f200, %f201;
	fma.rn.f32 	%f203, %f94, %f202, %f201;
	ld.global.f32 	%f204, [%rd80];
	ld.global.f32 	%f205, [%rd78];
	sub.f32 	%f206, %f204, %f205;
	fma.rn.f32 	%f207, %f94, %f206, %f205;
	sub.f32 	%f208, %f207, %f203;
	fma.rn.f32 	%f209, %f199, %f208, %f203;
	ld.global.f32 	%f210, [%rd84];
	ld.global.f32 	%f211, [%rd82];
	sub.f32 	%f212, %f210, %f211;
	fma.rn.f32 	%f213, %f94, %f212, %f211;
	ld.global.f32 	%f214, [%rd88];
	ld.global.f32 	%f215, [%rd86];
	sub.f32 	%f216, %f214, %f215;
	fma.rn.f32 	%f217, %f94, %f216, %f215;
	sub.f32 	%f218, %f217, %f213;
	fma.rn.f32 	%f219, %f199, %f218, %f213;
	sub.f32 	%f220, %f219, %f209;
	fma.rn.f32 	%f221, %f52, %f220, %f209;
	add.f32 	%f222, %f15, 0fBB23D70A;
	mul.f32 	%f223, %f222, %f21;
	cvt.rmi.f32.f32 	%f224, %f223;
	cvt.rzi.s32.f32 	%r125, %f224;
	cvt.rn.f32.s32 	%f225, %r125;
	setp.lt.f32 	%p53, %f225, 0f00000000;
	selp.f32 	%f226, 0f00000000, %f225, %p53;
	setp.gt.f32 	%p54, %f226, %f21;
	selp.f32 	%f227, %f21, %f226, %p54;
	cvt.rzi.s32.f32 	%r126, %f227;
	add.s32 	%r127, %r126, %r75;
	mul.wide.s32 	%rd89, %r127, 4;
	add.s64 	%rd90, %rd5, %rd89;
	add.s32 	%r128, %r126, %r77;
	mul.wide.s32 	%rd91, %r128, 4;
	add.s64 	%rd92, %rd5, %rd91;
	add.s32 	%r129, %r126, %r79;
	mul.wide.s32 	%rd93, %r129, 4;
	add.s64 	%rd94, %rd5, %rd93;
	add.s32 	%r130, %r126, %r81;
	mul.wide.s32 	%rd95, %r130, 4;
	add.s64 	%rd96, %rd5, %rd95;
	add.s32 	%r131, %r125, 1;
	cvt.rn.f32.s32 	%f228, %r131;
	setp.lt.f32 	%p55, %f228, 0f00000000;
	selp.f32 	%f229, 0f00000000, %f228, %p55;
	setp.gt.f32 	%p56, %f229, %f21;
	selp.f32 	%f230, %f21, %f229, %p56;
	cvt.rzi.s32.f32 	%r132, %f230;
	add.s32 	%r133, %r132, %r75;
	mul.wide.s32 	%rd97, %r133, 4;
	add.s64 	%rd98, %rd5, %rd97;
	add.s32 	%r134, %r132, %r77;
	mul.wide.s32 	%rd99, %r134, 4;
	add.s64 	%rd100, %rd5, %rd99;
	add.s32 	%r135, %r132, %r79;
	mul.wide.s32 	%rd101, %r135, 4;
	add.s64 	%rd102, %rd5, %rd101;
	add.s32 	%r136, %r132, %r81;
	mul.wide.s32 	%rd103, %r136, 4;
	add.s64 	%rd104, %rd5, %rd103;
	sub.f32 	%f231, %f223, %f225;
	setp.lt.f32 	%p57, %f231, 0f00000000;
	selp.f32 	%f232, 0f00000000, %f231, %p57;
	setp.gt.f32 	%p58, %f232, 0f3F800000;
	selp.f32 	%f233, 0f3F800000, %f232, %p58;
	ld.global.f32 	%f234, [%rd92];
	ld.global.f32 	%f235, [%rd90];
	sub.f32 	%f236, %f234, %f235;
	fma.rn.f32 	%f237, %f94, %f236, %f235;
	ld.global.f32 	%f238, [%rd96];
	ld.global.f32 	%f239, [%rd94];
	sub.f32 	%f240, %f238, %f239;
	fma.rn.f32 	%f241, %f94, %f240, %f239;
	sub.f32 	%f242, %f241, %f237;
	fma.rn.f32 	%f243, %f49, %f242, %f237;
	ld.global.f32 	%f244, [%rd100];
	ld.global.f32 	%f245, [%rd98];
	sub.f32 	%f246, %f244, %f245;
	fma.rn.f32 	%f247, %f94, %f246, %f245;
	ld.global.f32 	%f248, [%rd104];
	ld.global.f32 	%f249, [%rd102];
	sub.f32 	%f250, %f248, %f249;
	fma.rn.f32 	%f251, %f94, %f250, %f249;
	sub.f32 	%f252, %f251, %f247;
	fma.rn.f32 	%f253, %f49, %f252, %f247;
	sub.f32 	%f254, %f253, %f243;
	fma.rn.f32 	%f255, %f233, %f254, %f243;
	sub.f32 	%f256, %f74, %f187;
	mul.f32 	%f1, %f256, 0f43480000;
	sub.f32 	%f257, %f119, %f221;
	mul.f32 	%f2, %f257, 0f43480000;
	sub.f32 	%f258, %f153, %f255;
	mul.f32 	%f3, %f258, 0f43480000;
	cvt.f64.f32 	%fd1, %f1;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r2}, %fd1;
	}
	mov.f64 	%fd35, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r3}, %fd35;
	}
	and.b32  	%r4, %r3, 2146435072;
	setp.eq.s32 	%p59, %r4, 1062207488;
	abs.f64 	%fd2, %fd1;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd2;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd54, [retval0+0];
	} // callseq 0
	setp.lt.s32 	%p60, %r2, 0;
	and.pred  	%p1, %p60, %p59;
	not.pred 	%p61, %p1;
	@%p61 bra 	$L__BB1_3;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r137}, %fd54;
	}
	xor.b32  	%r138, %r137, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r139, %temp}, %fd54;
	}
	mov.b64 	%fd54, {%r139, %r138};

$L__BB1_3:
	setp.eq.f32 	%p62, %f1, 0f00000000;
	@%p62 bra 	$L__BB1_7;
	bra.uni 	$L__BB1_4;

$L__BB1_7:
	selp.b32 	%r140, %r2, 0, %p59;
	mov.u32 	%r141, 0;
	or.b32  	%r142, %r140, 2146435072;
	setp.lt.s32 	%p66, %r3, 0;
	selp.b32 	%r143, %r142, %r140, %p66;
	mov.b64 	%fd54, {%r141, %r143};
	bra.uni 	$L__BB1_8;

$L__BB1_4:
	setp.gt.s32 	%p63, %r2, -1;
	@%p63 bra 	$L__BB1_8;

	mov.f64 	%fd36, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd37, %fd36;
	setp.eq.f64 	%p64, %fd37, 0d4000000000000000;
	@%p64 bra 	$L__BB1_8;

	mov.f64 	%fd54, 0dFFF8000000000000;

$L__BB1_8:
	add.f64 	%fd8, %fd1, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r144}, %fd8;
	}
	and.b32  	%r145, %r144, 2146435072;
	setp.ne.s32 	%p67, %r145, 2146435072;
	mov.f64 	%fd55, %fd54;
	@%p67 bra 	$L__BB1_14;

	setp.gtu.f64 	%p68, %fd2, 0d7FF0000000000000;
	mov.f64 	%fd55, %fd8;
	@%p68 bra 	$L__BB1_14;

	mov.f64 	%fd39, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r146, %temp}, %fd39;
	}
	and.b32  	%r5, %r3, 2147483647;
	setp.eq.s32 	%p69, %r5, 2146435072;
	setp.eq.s32 	%p70, %r146, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB1_13;
	bra.uni 	$L__BB1_11;

$L__BB1_13:
	setp.gt.f64 	%p78, %fd2, 0d3FF0000000000000;
	selp.b32 	%r153, 2146435072, 0, %p78;
	mov.u32 	%r154, 0;
	xor.b32  	%r155, %r153, 2146435072;
	setp.lt.s32 	%p79, %r3, 0;
	selp.b32 	%r156, %r155, %r153, %p79;
	setp.eq.f32 	%p80, %f1, 0fBF800000;
	selp.b32 	%r157, 1072693248, %r156, %p80;
	mov.b64 	%fd55, {%r154, %r157};
	bra.uni 	$L__BB1_14;

$L__BB1_11:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r147, %temp}, %fd1;
	}
	and.b32  	%r148, %r2, 2147483647;
	setp.ne.s32 	%p72, %r148, 2146435072;
	setp.ne.s32 	%p73, %r147, 0;
	or.pred  	%p74, %p72, %p73;
	mov.f64 	%fd55, %fd54;
	@%p74 bra 	$L__BB1_14;

	setp.gt.s32 	%p75, %r3, -1;
	selp.b32 	%r149, 2146435072, 0, %p75;
	mov.u32 	%r150, 0;
	setp.ne.s32 	%p76, %r5, 1071644672;
	and.pred  	%p77, %p76, %p1;
	or.b32  	%r151, %r149, -2147483648;
	selp.b32 	%r152, %r151, %r149, %p77;
	mov.b64 	%fd55, {%r150, %r152};

$L__BB1_14:
	cvt.f64.f32 	%fd12, %f2;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r6}, %fd12;
	}
	abs.f64 	%fd13, %fd12;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd13;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd57, [retval0+0];
	} // callseq 1
	setp.lt.s32 	%p81, %r6, 0;
	and.pred  	%p2, %p81, %p59;
	not.pred 	%p83, %p2;
	@%p83 bra 	$L__BB1_16;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r158}, %fd57;
	}
	xor.b32  	%r159, %r158, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r160, %temp}, %fd57;
	}
	mov.b64 	%fd57, {%r160, %r159};

$L__BB1_16:
	setp.eq.f32 	%p84, %f2, 0f00000000;
	@%p84 bra 	$L__BB1_20;
	bra.uni 	$L__BB1_17;

$L__BB1_20:
	selp.b32 	%r161, %r6, 0, %p59;
	mov.u32 	%r162, 0;
	or.b32  	%r163, %r161, 2146435072;
	setp.lt.s32 	%p88, %r3, 0;
	selp.b32 	%r164, %r163, %r161, %p88;
	mov.b64 	%fd57, {%r162, %r164};
	bra.uni 	$L__BB1_21;

$L__BB1_17:
	setp.gt.s32 	%p85, %r6, -1;
	@%p85 bra 	$L__BB1_21;

	mov.f64 	%fd40, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd41, %fd40;
	setp.eq.f64 	%p86, %fd41, 0d4000000000000000;
	@%p86 bra 	$L__BB1_21;

	mov.f64 	%fd57, 0dFFF8000000000000;

$L__BB1_21:
	add.f64 	%fd19, %fd12, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r165}, %fd19;
	}
	and.b32  	%r166, %r165, 2146435072;
	setp.ne.s32 	%p89, %r166, 2146435072;
	mov.f64 	%fd58, %fd57;
	@%p89 bra 	$L__BB1_27;

	setp.gtu.f64 	%p90, %fd13, 0d7FF0000000000000;
	mov.f64 	%fd58, %fd19;
	@%p90 bra 	$L__BB1_27;

	mov.f64 	%fd43, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r167, %temp}, %fd43;
	}
	and.b32  	%r7, %r3, 2147483647;
	setp.eq.s32 	%p91, %r7, 2146435072;
	setp.eq.s32 	%p92, %r167, 0;
	and.pred  	%p93, %p91, %p92;
	@%p93 bra 	$L__BB1_26;
	bra.uni 	$L__BB1_24;

$L__BB1_26:
	setp.gt.f64 	%p100, %fd13, 0d3FF0000000000000;
	selp.b32 	%r174, 2146435072, 0, %p100;
	mov.u32 	%r175, 0;
	xor.b32  	%r176, %r174, 2146435072;
	setp.lt.s32 	%p101, %r3, 0;
	selp.b32 	%r177, %r176, %r174, %p101;
	setp.eq.f32 	%p102, %f2, 0fBF800000;
	selp.b32 	%r178, 1072693248, %r177, %p102;
	mov.b64 	%fd58, {%r175, %r178};
	bra.uni 	$L__BB1_27;

$L__BB1_24:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r168, %temp}, %fd12;
	}
	and.b32  	%r169, %r6, 2147483647;
	setp.ne.s32 	%p94, %r169, 2146435072;
	setp.ne.s32 	%p95, %r168, 0;
	or.pred  	%p96, %p94, %p95;
	mov.f64 	%fd58, %fd57;
	@%p96 bra 	$L__BB1_27;

	setp.gt.s32 	%p97, %r3, -1;
	selp.b32 	%r170, 2146435072, 0, %p97;
	mov.u32 	%r171, 0;
	setp.ne.s32 	%p98, %r7, 1071644672;
	and.pred  	%p99, %p98, %p2;
	or.b32  	%r172, %r170, -2147483648;
	selp.b32 	%r173, %r172, %r170, %p99;
	mov.b64 	%fd58, {%r171, %r173};

$L__BB1_27:
	setp.eq.f32 	%p103, %f2, 0f3F800000;
	selp.f64 	%fd44, 0d3FF0000000000000, %fd58, %p103;
	setp.eq.f32 	%p104, %f1, 0f3F800000;
	selp.f64 	%fd45, 0d3FF0000000000000, %fd55, %p104;
	add.f64 	%fd23, %fd45, %fd44;
	cvt.f64.f32 	%fd24, %f3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r8}, %fd24;
	}
	abs.f64 	%fd25, %fd24;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.f64 	[param0+0], %fd25;
	.param .b64 retval0;
	call.uni (retval0), 
	__internal_accurate_pow, 
	(
	param0
	);
	ld.param.f64 	%fd60, [retval0+0];
	} // callseq 2
	setp.lt.s32 	%p105, %r8, 0;
	and.pred  	%p3, %p105, %p59;
	not.pred 	%p107, %p3;
	@%p107 bra 	$L__BB1_29;

	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r179}, %fd60;
	}
	xor.b32  	%r180, %r179, -2147483648;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r181, %temp}, %fd60;
	}
	mov.b64 	%fd60, {%r181, %r180};

$L__BB1_29:
	setp.eq.f32 	%p108, %f3, 0f00000000;
	@%p108 bra 	$L__BB1_33;
	bra.uni 	$L__BB1_30;

$L__BB1_33:
	selp.b32 	%r182, %r8, 0, %p59;
	mov.u32 	%r183, 0;
	or.b32  	%r184, %r182, 2146435072;
	setp.lt.s32 	%p112, %r3, 0;
	selp.b32 	%r185, %r184, %r182, %p112;
	mov.b64 	%fd60, {%r183, %r185};
	bra.uni 	$L__BB1_34;

$L__BB1_30:
	setp.gt.s32 	%p109, %r8, -1;
	@%p109 bra 	$L__BB1_34;

	mov.f64 	%fd46, 0d4000000000000000;
	cvt.rzi.f64.f64 	%fd47, %fd46;
	setp.eq.f64 	%p110, %fd47, 0d4000000000000000;
	@%p110 bra 	$L__BB1_34;

	mov.f64 	%fd60, 0dFFF8000000000000;

$L__BB1_34:
	add.f64 	%fd31, %fd24, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r186}, %fd31;
	}
	and.b32  	%r187, %r186, 2146435072;
	setp.ne.s32 	%p113, %r187, 2146435072;
	mov.f64 	%fd61, %fd60;
	@%p113 bra 	$L__BB1_40;

	setp.gtu.f64 	%p114, %fd25, 0d7FF0000000000000;
	mov.f64 	%fd61, %fd31;
	@%p114 bra 	$L__BB1_40;

	mov.f64 	%fd49, 0d4000000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r188, %temp}, %fd49;
	}
	and.b32  	%r9, %r3, 2147483647;
	setp.eq.s32 	%p115, %r9, 2146435072;
	setp.eq.s32 	%p116, %r188, 0;
	and.pred  	%p117, %p115, %p116;
	@%p117 bra 	$L__BB1_39;
	bra.uni 	$L__BB1_37;

$L__BB1_39:
	setp.gt.f64 	%p124, %fd25, 0d3FF0000000000000;
	selp.b32 	%r195, 2146435072, 0, %p124;
	mov.u32 	%r196, 0;
	xor.b32  	%r197, %r195, 2146435072;
	setp.lt.s32 	%p125, %r3, 0;
	selp.b32 	%r198, %r197, %r195, %p125;
	setp.eq.f32 	%p126, %f3, 0fBF800000;
	selp.b32 	%r199, 1072693248, %r198, %p126;
	mov.b64 	%fd61, {%r196, %r199};
	bra.uni 	$L__BB1_40;

$L__BB1_37:
	{
	.reg .b32 %temp; 
	mov.b64 	{%r189, %temp}, %fd24;
	}
	and.b32  	%r190, %r8, 2147483647;
	setp.ne.s32 	%p118, %r190, 2146435072;
	setp.ne.s32 	%p119, %r189, 0;
	or.pred  	%p120, %p118, %p119;
	mov.f64 	%fd61, %fd60;
	@%p120 bra 	$L__BB1_40;

	setp.gt.s32 	%p121, %r3, -1;
	selp.b32 	%r191, 2146435072, 0, %p121;
	mov.u32 	%r192, 0;
	setp.ne.s32 	%p122, %r9, 1071644672;
	and.pred  	%p123, %p122, %p3;
	or.b32  	%r193, %r191, -2147483648;
	selp.b32 	%r194, %r193, %r191, %p123;
	mov.b64 	%fd61, {%r192, %r194};

$L__BB1_40:
	setp.eq.f32 	%p127, %f3, 0f3F800000;
	selp.f64 	%fd50, 0d3FF0000000000000, %fd61, %p127;
	add.f64 	%fd51, %fd23, %fd50;
	sqrt.rn.f64 	%fd52, %fd51;
	cvt.rn.f32.f64 	%f259, %fd52;
	div.rn.f32 	%f260, %f1, %f259;
	neg.f32 	%f261, %f260;
	div.rn.f32 	%f262, %f2, %f259;
	neg.f32 	%f263, %f262;
	div.rn.f32 	%f264, %f3, %f259;
	neg.f32 	%f265, %f264;
	cvta.to.global.u64 	%rd105, %rd4;
	mul.lo.s64 	%rd106, %rd1, 12;
	add.s64 	%rd107, %rd105, %rd106;
	st.global.f32 	[%rd107], %f261;
	st.global.f32 	[%rd107+4], %f263;
	st.global.f32 	[%rd107+8], %f265;

$L__BB1_41:
	ret;

}
.func  (.param .b64 func_retval0) __internal_accurate_pow(
	.param .b64 __internal_accurate_pow_param_0
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<53>;
	.reg .f64 	%fd<138>;


	ld.param.f64 	%fd12, [__internal_accurate_pow_param_0];
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd12;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd12;
	}
	shr.u32 	%r51, %r50, 20;
	setp.ne.s32 	%p1, %r51, 0;
	@%p1 bra 	$L__BB2_2;

	mul.f64 	%fd13, %fd12, 0d4350000000000000;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r50}, %fd13;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%r49, %temp}, %fd13;
	}
	shr.u32 	%r16, %r50, 20;
	add.s32 	%r51, %r16, -54;

$L__BB2_2:
	add.s32 	%r52, %r51, -1023;
	and.b32  	%r17, %r50, -2146435073;
	or.b32  	%r18, %r17, 1072693248;
	mov.b64 	%fd135, {%r49, %r18};
	setp.lt.u32 	%p2, %r18, 1073127583;
	@%p2 bra 	$L__BB2_4;

	{
	.reg .b32 %temp; 
	mov.b64 	{%r19, %temp}, %fd135;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r20}, %fd135;
	}
	add.s32 	%r21, %r20, -1048576;
	mov.b64 	%fd135, {%r19, %r21};
	add.s32 	%r52, %r51, -1022;

$L__BB2_4:
	add.f64 	%fd14, %fd135, 0d3FF0000000000000;
	mov.f64 	%fd15, 0d3FF0000000000000;
	rcp.approx.ftz.f64 	%fd16, %fd14;
	neg.f64 	%fd17, %fd14;
	fma.rn.f64 	%fd18, %fd17, %fd16, %fd15;
	fma.rn.f64 	%fd19, %fd18, %fd18, %fd18;
	fma.rn.f64 	%fd20, %fd19, %fd16, %fd16;
	add.f64 	%fd21, %fd135, 0dBFF0000000000000;
	mul.f64 	%fd22, %fd21, %fd20;
	fma.rn.f64 	%fd23, %fd21, %fd20, %fd22;
	mul.f64 	%fd24, %fd23, %fd23;
	mov.f64 	%fd25, 0d3ED0F5D241AD3B5A;
	mov.f64 	%fd26, 0d3EB0F5FF7D2CAFE2;
	fma.rn.f64 	%fd27, %fd26, %fd24, %fd25;
	mov.f64 	%fd28, 0d3EF3B20A75488A3F;
	fma.rn.f64 	%fd29, %fd27, %fd24, %fd28;
	mov.f64 	%fd30, 0d3F1745CDE4FAECD5;
	fma.rn.f64 	%fd31, %fd29, %fd24, %fd30;
	mov.f64 	%fd32, 0d3F3C71C7258A578B;
	fma.rn.f64 	%fd33, %fd31, %fd24, %fd32;
	mov.f64 	%fd34, 0d3F6249249242B910;
	fma.rn.f64 	%fd35, %fd33, %fd24, %fd34;
	mov.f64 	%fd36, 0d3F89999999999DFB;
	fma.rn.f64 	%fd37, %fd35, %fd24, %fd36;
	sub.f64 	%fd38, %fd21, %fd23;
	add.f64 	%fd39, %fd38, %fd38;
	mov.f64 	%fd40, 0d4000000000000000;
	neg.f64 	%fd41, %fd23;
	fma.rn.f64 	%fd42, %fd41, %fd21, %fd39;
	mul.f64 	%fd43, %fd20, %fd42;
	fma.rn.f64 	%fd44, %fd24, %fd37, 0d3FB5555555555555;
	mov.f64 	%fd45, 0d3FB5555555555555;
	sub.f64 	%fd46, %fd45, %fd44;
	fma.rn.f64 	%fd47, %fd24, %fd37, %fd46;
	add.f64 	%fd48, %fd47, 0d0000000000000000;
	add.f64 	%fd49, %fd48, 0dBC46A4CB00B9E7B0;
	add.f64 	%fd50, %fd44, %fd49;
	sub.f64 	%fd51, %fd44, %fd50;
	add.f64 	%fd52, %fd49, %fd51;
	mul.rn.f64 	%fd53, %fd23, %fd23;
	neg.f64 	%fd54, %fd53;
	fma.rn.f64 	%fd55, %fd23, %fd23, %fd54;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r22, %temp}, %fd43;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r23}, %fd43;
	}
	add.s32 	%r24, %r23, 1048576;
	mov.b64 	%fd56, {%r22, %r24};
	fma.rn.f64 	%fd57, %fd23, %fd56, %fd55;
	mul.rn.f64 	%fd58, %fd53, %fd23;
	neg.f64 	%fd59, %fd58;
	fma.rn.f64 	%fd60, %fd53, %fd23, %fd59;
	fma.rn.f64 	%fd61, %fd53, %fd43, %fd60;
	fma.rn.f64 	%fd62, %fd57, %fd23, %fd61;
	mul.rn.f64 	%fd63, %fd50, %fd58;
	neg.f64 	%fd64, %fd63;
	fma.rn.f64 	%fd65, %fd50, %fd58, %fd64;
	fma.rn.f64 	%fd66, %fd50, %fd62, %fd65;
	fma.rn.f64 	%fd67, %fd52, %fd58, %fd66;
	add.f64 	%fd68, %fd63, %fd67;
	sub.f64 	%fd69, %fd63, %fd68;
	add.f64 	%fd70, %fd67, %fd69;
	add.f64 	%fd71, %fd23, %fd68;
	sub.f64 	%fd72, %fd23, %fd71;
	add.f64 	%fd73, %fd68, %fd72;
	add.f64 	%fd74, %fd70, %fd73;
	add.f64 	%fd75, %fd43, %fd74;
	add.f64 	%fd76, %fd71, %fd75;
	sub.f64 	%fd77, %fd71, %fd76;
	add.f64 	%fd78, %fd75, %fd77;
	xor.b32  	%r25, %r52, -2147483648;
	mov.u32 	%r26, -2147483648;
	mov.u32 	%r27, 1127219200;
	mov.b64 	%fd79, {%r25, %r27};
	mov.b64 	%fd80, {%r26, %r27};
	sub.f64 	%fd81, %fd79, %fd80;
	mov.f64 	%fd82, 0d3FE62E42FEFA39EF;
	fma.rn.f64 	%fd83, %fd81, %fd82, %fd76;
	neg.f64 	%fd84, %fd81;
	fma.rn.f64 	%fd85, %fd84, %fd82, %fd83;
	sub.f64 	%fd86, %fd85, %fd76;
	sub.f64 	%fd87, %fd78, %fd86;
	mov.f64 	%fd88, 0d3C7ABC9E3B39803F;
	fma.rn.f64 	%fd89, %fd81, %fd88, %fd87;
	add.f64 	%fd90, %fd83, %fd89;
	sub.f64 	%fd91, %fd83, %fd90;
	add.f64 	%fd92, %fd89, %fd91;
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r28}, %fd40;
	}
	shl.b32 	%r29, %r28, 1;
	setp.gt.u32 	%p3, %r29, -33554433;
	and.b32  	%r30, %r28, -15728641;
	selp.b32 	%r31, %r30, %r28, %p3;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r32, %temp}, %fd40;
	}
	mov.b64 	%fd93, {%r32, %r31};
	mul.rn.f64 	%fd94, %fd90, %fd93;
	neg.f64 	%fd95, %fd94;
	fma.rn.f64 	%fd96, %fd90, %fd93, %fd95;
	fma.rn.f64 	%fd97, %fd92, %fd93, %fd96;
	add.f64 	%fd4, %fd94, %fd97;
	sub.f64 	%fd98, %fd94, %fd4;
	add.f64 	%fd5, %fd97, %fd98;
	mov.f64 	%fd99, 0d4338000000000000;
	mov.f64 	%fd100, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd101, %fd4, %fd100, %fd99;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r13, %temp}, %fd101;
	}
	mov.f64 	%fd102, 0dC338000000000000;
	add.rn.f64 	%fd103, %fd101, %fd102;
	mov.f64 	%fd104, 0dBFE62E42FEFA39EF;
	fma.rn.f64 	%fd105, %fd103, %fd104, %fd4;
	mov.f64 	%fd106, 0dBC7ABC9E3B39803F;
	fma.rn.f64 	%fd107, %fd103, %fd106, %fd105;
	mov.f64 	%fd108, 0d3E928AF3FCA213EA;
	mov.f64 	%fd109, 0d3E5ADE1569CE2BDF;
	fma.rn.f64 	%fd110, %fd109, %fd107, %fd108;
	mov.f64 	%fd111, 0d3EC71DEE62401315;
	fma.rn.f64 	%fd112, %fd110, %fd107, %fd111;
	mov.f64 	%fd113, 0d3EFA01997C89EB71;
	fma.rn.f64 	%fd114, %fd112, %fd107, %fd113;
	mov.f64 	%fd115, 0d3F2A01A014761F65;
	fma.rn.f64 	%fd116, %fd114, %fd107, %fd115;
	mov.f64 	%fd117, 0d3F56C16C1852B7AF;
	fma.rn.f64 	%fd118, %fd116, %fd107, %fd117;
	mov.f64 	%fd119, 0d3F81111111122322;
	fma.rn.f64 	%fd120, %fd118, %fd107, %fd119;
	mov.f64 	%fd121, 0d3FA55555555502A1;
	fma.rn.f64 	%fd122, %fd120, %fd107, %fd121;
	mov.f64 	%fd123, 0d3FC5555555555511;
	fma.rn.f64 	%fd124, %fd122, %fd107, %fd123;
	mov.f64 	%fd125, 0d3FE000000000000B;
	fma.rn.f64 	%fd126, %fd124, %fd107, %fd125;
	fma.rn.f64 	%fd127, %fd126, %fd107, %fd15;
	fma.rn.f64 	%fd128, %fd127, %fd107, %fd15;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r14, %temp}, %fd128;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r15}, %fd128;
	}
	shl.b32 	%r33, %r13, 20;
	add.s32 	%r34, %r15, %r33;
	mov.b64 	%fd136, {%r14, %r34};
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r35}, %fd4;
	}
	mov.b32 	%f2, %r35;
	abs.f32 	%f1, %f2;
	setp.lt.f32 	%p4, %f1, 0f4086232B;
	@%p4 bra 	$L__BB2_7;

	setp.lt.f64 	%p5, %fd4, 0d0000000000000000;
	add.f64 	%fd129, %fd4, 0d7FF0000000000000;
	selp.f64 	%fd136, 0d0000000000000000, %fd129, %p5;
	setp.geu.f32 	%p6, %f1, 0f40874800;
	@%p6 bra 	$L__BB2_7;

	mov.f64 	%fd134, 0d4338000000000000;
	mov.f64 	%fd133, 0d3FF71547652B82FE;
	fma.rn.f64 	%fd132, %fd4, %fd133, %fd134;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r48, %temp}, %fd132;
	}
	shr.u32 	%r36, %r48, 31;
	add.s32 	%r37, %r48, %r36;
	shr.s32 	%r38, %r37, 1;
	shl.b32 	%r39, %r38, 20;
	add.s32 	%r40, %r15, %r39;
	mov.b64 	%fd130, {%r14, %r40};
	sub.s32 	%r41, %r48, %r38;
	shl.b32 	%r42, %r41, 20;
	add.s32 	%r43, %r42, 1072693248;
	mov.u32 	%r44, 0;
	mov.b64 	%fd131, {%r44, %r43};
	mul.f64 	%fd136, %fd130, %fd131;

$L__BB2_7:
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r45}, %fd136;
	}
	and.b32  	%r46, %r45, 2147483647;
	setp.eq.s32 	%p7, %r46, 2146435072;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r47, %temp}, %fd136;
	}
	setp.eq.s32 	%p8, %r47, 0;
	and.pred  	%p9, %p8, %p7;
	@%p9 bra 	$L__BB2_9;

	fma.rn.f64 	%fd136, %fd136, %fd5, %fd136;

$L__BB2_9:
	st.param.f64 	[func_retval0+0], %fd136;
	ret;

}

