/*
 * File: vcu_v8_stm32f4_types.h
 *
 * Code generated for Simulink model 'vcu_v8_stm32f4'.
 *
 * Model version                  : 1.1
 * Simulink Coder version         : 23.2 (R2023b) 01-Aug-2023
 * C/C++ source code generated on : Thu Jul 25 09:51:42 2024
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: ARM Compatible->ARM Cortex
 * Code generation objectives: Unspecified
 * Validation result: Not run
 */

#ifndef RTW_HEADER_vcu_v8_stm32f4_types_h_
#define RTW_HEADER_vcu_v8_stm32f4_types_h_
#include "rtwtypes.h"
#ifndef struct_tag_S5MMpcz8vT0FlmhmEl4q5C
#define struct_tag_S5MMpcz8vT0FlmhmEl4q5C

struct tag_S5MMpcz8vT0FlmhmEl4q5C
{
  int32_T isInitialized;
};

#endif                                 /* struct_tag_S5MMpcz8vT0FlmhmEl4q5C */

#ifndef typedef_stm32cube_blocks_DigitalPortW_T
#define typedef_stm32cube_blocks_DigitalPortW_T

typedef struct tag_S5MMpcz8vT0FlmhmEl4q5C stm32cube_blocks_DigitalPortW_T;

#endif                             /* typedef_stm32cube_blocks_DigitalPortW_T */

/* Parameters (default storage) */
typedef struct P_vcu_v8_stm32f4_T_ P_vcu_v8_stm32f4_T;

/* Forward declaration for rtModel */
typedef struct tag_RTM_vcu_v8_stm32f4_T RT_MODEL_vcu_v8_stm32f4_T;

#endif                                 /* RTW_HEADER_vcu_v8_stm32f4_types_h_ */

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
