// Seed: 3583571307
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  assign module_1.id_17 = 0;
  inout wire id_2;
  output wor id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    output wand id_2,
    input wire id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    output tri1 id_7,
    input wand id_8,
    inout supply0 id_9,
    output tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output wand id_13,
    input uwire id_14,
    input tri id_15,
    input tri id_16,
    input tri0 id_17
    , id_27,
    input uwire id_18,
    output tri id_19,
    output tri1 id_20,
    input tri1 id_21,
    output wor id_22,
    input uwire id_23,
    output wand id_24,
    output supply1 id_25
);
  assign id_7 = -1;
  initial begin : LABEL_0
    disable id_28;
  end
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_27,
      id_27
  );
endmodule
