============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.22-s033_1
  Generated on:           Oct 10 2019  05:18:42 am
  Module:                 rob
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-1804 ps) Setup Check with Pin full_count_reg[4]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     117                  
       Uncertainty:-      50                  
     Required Time:=     833                  
      Launch Clock:-       0                  
         Data Path:-    2637                  
             Slack:=   -1804                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  head_reg[1]/CK      -       -     R     (arrival)     405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q R     DFFHQX4         1  8.0    56   245     245 
  g534626/Y           -       A->Y  F     CLKINVX16      11 28.3    70    64     309 
  g534257/Y           -       A->Y  R     NOR2X6          3  5.2    67    82     391 
  g534074/Y           -       A->Y  R     BUFX12          5 11.7    44   113     504 
  g534069/Y           -       A->Y  F     CLKINVX12       4 13.2    48    48     552 
  g534067/Y           -       A->Y  R     CLKINVX16       7 15.5    39    46     598 
  g530004/Y           -       A1->Y F     OAI21X4         1  4.5   117    95     693 
  g529390/Y           -       B->Y  R     NOR2X8          3  8.0    81    94     787 
  g529261/Y           -       A->Y  F     CLKINVX6        3  8.6    60    70     856 
  g528442/Y           -       A->Y  R     NOR2X4          2  4.4    81    84     940 
  g528060/Y           -       B->Y  R     CLKAND2X6       6 13.0    63   133    1073 
  g527443/Y           -       B->Y  R     CLKAND2X2       1  3.2    50   127    1201 
  g527283/Y           -       A->Y  F     NAND2X4         1  2.7    75    83    1283 
  g526518/Y           -       A->Y  F     CLKAND2X6       2  6.4    48   124    1407 
  g525341/Y           -       A->Y  R     NAND2X8         1  4.0    34    42    1449 
  g525041/Y           -       B->Y  F     NOR2X6          1  3.8    44    38    1487 
  g524663/Y           -       A->Y  R     NOR2X6          1  3.1    54    62    1550 
  g524087/Y           -       B->Y  R     CLKAND2X12      6 15.4    52   124    1674 
  g523234__1237/Y     -       B->Y  F     NAND2X6         1  4.5    82    78    1751 
  g522637__7557/Y     -       A->Y  R     NOR2X8          2  6.4    63    87    1838 
  g522176__1279/Y     -       B->Y  F     NOR2X4          1  2.0    36    51    1889 
  g540727/Y           -       B->Y  R     XNOR2X2         1  4.0    74   223    2112 
  g521512__9771/Y     -       B->Y  F     NOR2X6          2  4.9    50    60    2172 
  g521311__1237/Y     -       B->Y  R     NOR2X6          1  4.8    62    61    2233 
  g521244__8867/Y     -       B->Y  F     NOR2X8          4  9.2    59    59    2292 
  g521229__5927/Y     -       B->Y  R     NOR2X8          1  3.2    48    55    2347 
  g521220__9867/Y     -       B0->Y F     AOI21X4         1  2.0    78    43    2390 
  g521206__3717/Y     -       B->Y  F     XNOR2X1         1  3.0    93   174    2564 
  g521200__7557/Y     -       B->Y  R     NOR2X4          1  1.9    54    73    2637 
  full_count_reg[4]/D -       -     R     DFFHQX1         1    -     -     0    2637 
#------------------------------------------------------------------------------------



Path 2: VIOLATED (-1802 ps) Setup Check with Pin full_count_reg[1]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-    2617                  
             Slack:=   -1802                  

#-------------------------------------------------------------------------------------
#    Timing Point     Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                            (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------
  head_reg[1]/CK      -       -      R     (arrival)     405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q  R     DFFHQX4         1  8.0    56   245     245 
  g534626/Y           -       A->Y   F     CLKINVX16      11 28.3    70    64     309 
  g534214/Y           -       B->Y   F     OR2X6           4  9.2    70   159     468 
  g533526/Y           -       B->Y   F     CLKAND2X12      7 17.7    65   128     596 
  g532829/Y           -       A->Y   R     CLKINVX12       8 16.4    48    54     650 
  g532495/Y           -       B->Y   F     NAND2BX2        2  3.3   127   104     754 
  g539874/Y           -       A1N->Y F     AOI2BB1X2       1  2.1    59   195     949 
  g529309/Y           -       A->Y   F     CLKAND2X3       1  3.1    44   116    1065 
  g528375/Y           -       A->Y   R     NAND2X4         1  3.2    36    44    1109 
  g527655/Y           -       A1->Y  F     AOI21X4         1  2.1    78    81    1189 
  g527217/Y           -       B->Y   F     CLKAND2X3       1  4.5    56   122    1312 
  g526487/Y           -       A->Y   R     NAND2X8         1  4.0    34    45    1357 
  g526121/Y           -       B->Y   F     NOR2X6          1  4.5    50    40    1397 
  g525741/Y           -       B->Y   R     NOR2X8          3  7.2    68    64    1461 
  g525001/Y           -       A->Y   F     NOR2X4          1  3.8    52    66    1527 
  g524932/Y           -       A->Y   R     NOR2X6          3  6.2    71    78    1606 
  g523169/Y           -       S0->Y  F     CLKMX2X3        2  6.8    87   224    1830 
  g522271__9719/Y     -       B->Y   R     NAND2X6         2  7.2    51    64    1894 
  g521982__7654/Y     -       B->Y   F     NAND2X8         1  4.5    73    71    1965 
  g521771__6789/Y     -       B->Y   R     NOR2X8          3  7.6    73    74    2040 
  g521307__2833/Y     -       B->Y   F     NAND2BX4        1  4.5   106   100    2139 
  g521256__3779/Y     -       B->Y   R     NOR2X8          2  5.8    68    82    2221 
  fopt535825/Y        -       A->Y   R     BUFX2           1  2.4    41   116    2337 
  g521237__7557/Y     -       B->Y   F     NOR2X2          1  2.0    48    48    2385 
  g521218__9719/Y     -       B->Y   F     XNOR2X1         1  2.3    75   152    2537 
  g521207__1237/Y     -       B->Y   R     NOR2X2          1  1.8    72    80    2617 
  full_count_reg[1]/D -       -      R     DFFQX2          1    -     -     0    2617 
#-------------------------------------------------------------------------------------



Path 3: VIOLATED (-1798 ps) Setup Check with Pin full_count_reg[5]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     116                  
       Uncertainty:-      50                  
     Required Time:=     834                  
      Launch Clock:-       0                  
         Data Path:-    2633                  
             Slack:=   -1798                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  head_reg[1]/CK      -       -     R     (arrival)     405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q R     DFFHQX4         1  8.0    56   245     245 
  g534626/Y           -       A->Y  F     CLKINVX16      11 28.3    70    64     309 
  g534257/Y           -       A->Y  R     NOR2X6          3  5.2    67    82     391 
  g534074/Y           -       A->Y  R     BUFX12          5 11.7    44   113     504 
  g534069/Y           -       A->Y  F     CLKINVX12       4 13.2    48    48     552 
  g534067/Y           -       A->Y  R     CLKINVX16       7 15.5    39    46     598 
  g530004/Y           -       A1->Y F     OAI21X4         1  4.5   117    95     693 
  g529390/Y           -       B->Y  R     NOR2X8          3  8.0    81    94     787 
  g529261/Y           -       A->Y  F     CLKINVX6        3  8.6    60    70     856 
  g528442/Y           -       A->Y  R     NOR2X4          2  4.4    81    84     940 
  g528060/Y           -       B->Y  R     CLKAND2X6       6 13.0    63   133    1073 
  g527443/Y           -       B->Y  R     CLKAND2X2       1  3.2    50   127    1201 
  g527283/Y           -       A->Y  F     NAND2X4         1  2.7    75    83    1283 
  g526518/Y           -       A->Y  F     CLKAND2X6       2  6.4    48   124    1407 
  g525341/Y           -       A->Y  R     NAND2X8         1  4.0    34    42    1449 
  g525041/Y           -       B->Y  F     NOR2X6          1  3.8    44    38    1487 
  g524663/Y           -       A->Y  R     NOR2X6          1  3.1    54    62    1550 
  g524087/Y           -       B->Y  R     CLKAND2X12      6 15.4    52   124    1674 
  g523234__1237/Y     -       B->Y  F     NAND2X6         1  4.5    82    78    1751 
  g522637__7557/Y     -       A->Y  R     NOR2X8          2  6.4    63    87    1838 
  g522176__1279/Y     -       B->Y  F     NOR2X4          1  2.0    36    51    1889 
  g540727/Y           -       B->Y  R     XNOR2X2         1  4.0    74   223    2112 
  g521512__9771/Y     -       B->Y  F     NOR2X6          2  4.9    50    60    2172 
  g521311__1237/Y     -       B->Y  R     NOR2X6          1  4.8    62    61    2233 
  g521244__8867/Y     -       B->Y  F     NOR2X8          4  9.2    59    59    2292 
  fopt535838/Y        -       A->Y  F     BUFX6           3  8.2    54   100    2392 
  g521226__9771/Y     -       A->Y  R     NOR2X6          2  5.6    69    77    2469 
  g521213__4599/Y     -       A1->Y F     AOI21X4         1  3.0    94   104    2572 
  g521204__8867/Y     -       B->Y  R     NAND2X4         1  1.9    43    60    2633 
  full_count_reg[5]/D -       -     R     DFFHQX4         1    -     -     0    2633 
#------------------------------------------------------------------------------------



Path 4: VIOLATED (-1797 ps) Setup Check with Pin full_count_reg[2]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     121                  
       Uncertainty:-      50                  
     Required Time:=     829                  
      Launch Clock:-       0                  
         Data Path:-    2626                  
             Slack:=   -1797                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  head_reg[1]/CK      -       -     R     (arrival)     405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q F     DFFHQX4         1  7.3    63   270     270 
  g534626/Y           -       A->Y  R     CLKINVX16      11 29.7    60    62     333 
  g534591/Y           -       A->Y  F     CLKINVX6        1  3.2    33    47     380 
  g534258/Y           -       B->Y  F     CLKAND2X12     10 28.1    88   122     502 
  g534083/Y           -       A->Y  F     CLKBUFX20       9 20.1    53   118     620 
  g532256/Y           -       A1->Y R     AOI21X4         1  3.2    71    78     698 
  g539351/Y           -       B0->Y F     OAI2BB1X4       1  3.1    87   101     799 
  g529315/Y           -       A1->Y R     AOI21X4         1  4.0    78    99     898 
  g541089/Y           -       B->Y  F     NAND2X6         1  3.0    72    81     979 
  g528377/Y           -       A->Y  R     NOR2X4          1  3.2    66    82    1061 
  g528263/Y           -       B->Y  F     NOR2X4          1  4.5    56    61    1122 
  g526661/Y           -       A->Y  R     NOR3X8          1  4.8    91   114    1236 
  g526482/Y           -       B->Y  F     NAND2X8         1  3.8    73    86    1322 
  g526043/Y           -       B->Y  R     NOR2X6          1  4.8    65    71    1393 
  g525741/Y           -       A->Y  F     NOR2X8          3  6.7    50    63    1456 
  g525115/Y           -       B->Y  F     OR2X6           3  9.7    72   152    1607 
  g522956/Y           -       C->Y  R     NOR3X8          1  4.0    85    82    1689 
  g522448/Y           -       B->Y  F     NAND2X6         2  3.6    78    87    1776 
  g521513__2006/Y     -       C->Y  F     XNOR3X1         1  3.0   116   200    1976 
  fopt535840/Y        -       A->Y  R     CLKINVX4        2  5.0    51    76    2052 
  g521309__1377/Y     -       B->Y  R     CLKAND2X6       1  4.8    36   104    2157 
  g521258__1297/Y     -       B->Y  F     NAND2X8         3  6.8    87    74    2230 
  fopt535842/Y        -       A->Y  F     BUFX6           4  8.4    55   114    2344 
  g521236__6179/Y     -       A->Y  R     NAND2X4         1  2.0    32    46    2390 
  g521219__1591/Y     -       B->Y  F     XNOR2X1         1  3.0    92   163    2553 
  g521208__1297/Y     -       B->Y  R     NOR2X4          1  1.9    54    73    2626 
  full_count_reg[2]/D -       -     R     DFFHQX4         1    -     -     0    2626 
#------------------------------------------------------------------------------------



Path 5: VIOLATED (-1795 ps) Setup Check with Pin full_count_reg[6]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     111                  
       Uncertainty:-      50                  
     Required Time:=     839                  
      Launch Clock:-       0                  
         Data Path:-    2634                  
             Slack:=   -1795                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  head_reg[3]/CK      -       -     R     (arrival)     405    -    50     -       0 
  head_reg[3]/Q       -       CK->Q R     DFFHQX4         8 11.4    73   255     255 
  g534217/Y           -       A->Y  R     CLKAND2X12      3  7.5    40   135     390 
  g531654/Y           -       A->Y  F     INVX3           1  4.5    52    51     441 
  g530868/Y           -       B->Y  R     NOR2X8          4  7.4    69    65     506 
  g538110/Y           -       B->Y  F     NAND2BX2        1  2.7   114   106     612 
  g529391/Y           -       B->Y  F     CLKAND2X6       5  9.8    63   142     754 
  g528855/Y           -       A->Y  F     CLKAND2X3       2  4.6    57   125     879 
  g528695/Y           -       A->Y  R     INVX2           1  4.0    56    60     939 
  g528476/Y           -       B->Y  F     NOR2X6          2  6.1    54    54     993 
  g528309/Y           -       A->Y  R     CLKINVX6        5 10.0    50    51    1044 
  g528137/Y           -       A->Y  R     OR2X6           1  4.0    32   101    1145 
  g527653/Y           -       A->Y  F     NAND2X6         1  3.8    75    74    1219 
  g527326/Y           -       A->Y  R     NOR2X6          1  4.8    65    83    1302 
  g526510/Y           -       C->Y  F     NAND3X8         1  3.8   123   110    1412 
  g526128/Y           -       B->Y  R     NAND2X6         1  4.8    50    75    1487 
  g525749/Y           -       A->Y  F     NAND2X8         3  8.6   101    97    1584 
  g525550/Y           -       A->Y  R     CLKINVX8        3  8.8    48    64    1648 
  g524696/Y           -       B->Y  F     NOR2X4          2  6.8    78    60    1708 
  g522857__7547/Y     -       A->Y  R     NOR2X8          1  4.8    56    81    1789 
  g522637__7557/Y     -       B->Y  F     NOR2X8          2  6.0    45    50    1839 
  g521770__1237/Y     -       A->Y  R     NOR2X6          1  4.8    61    70    1908 
  fopt535835/Y        -       A->Y  F     CLKINVX8        2  7.5    45    53    1961 
  g521514__9771/Y     -       B->Y  R     NOR2X8          3  9.6    84    69    2030 
  fopt535827/Y        -       A->Y  F     CLKINVX6        2  4.9    45    62    2092 
  g521356__9867/Y     -       B->Y  R     NAND2X4         1  4.8    58    46    2138 
  g521257__2007/Y     -       A->Y  F     NAND2X8         2  6.0    87    90    2228 
  g521238__7654/Y     -       B->Y  R     NAND2X8         2  5.6    46    58    2286 
  g521233/Y           -       A->Y  F     CLKINVX4        2  5.3    50    52    2337 
  g521230__3377/Y     -       B->Y  R     NOR2X6          1  4.0    57    57    2395 
  g521221__2006/Y     -       A->Y  F     NOR2X6          2  4.5    46    58    2453 
  g521217/Y           -       A->Y  R     CLKINVX4        1  3.2    30    39    2492 
  g521205__7654/Y     -       A1->Y F     OAI21X4         1  3.0   100    79    2571 
  g521199__7837/Y     -       B->Y  R     NAND2X4         1  1.9    41    63    2634 
  full_count_reg[6]/D -       -     R     DFFHQX1         1    -     -     0    2634 
#------------------------------------------------------------------------------------



Path 6: VIOLATED (-1765 ps) Setup Check with Pin full_count_reg[3]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     108                  
       Uncertainty:-      50                  
     Required Time:=     842                  
      Launch Clock:-       0                  
         Data Path:-    2607                  
             Slack:=   -1765                  

#------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge    Cell     Fanout Load Trans Delay Arrival 
#                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------
  head_reg[1]/CK      -       -     R     (arrival)     405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q F     DFFHQX4         1  7.3    63   270     270 
  g534626/Y           -       A->Y  R     CLKINVX16      11 29.7    60    62     333 
  g534591/Y           -       A->Y  F     CLKINVX6        1  3.2    33    47     380 
  g534258/Y           -       B->Y  F     CLKAND2X12     10 28.1    88   122     502 
  g534083/Y           -       A->Y  F     CLKBUFX20       9 20.1    53   118     620 
  g532256/Y           -       A1->Y R     AOI21X4         1  3.2    71    78     698 
  g539351/Y           -       B0->Y F     OAI2BB1X4       1  3.1    87   101     799 
  g529315/Y           -       A1->Y R     AOI21X4         1  4.0    78    99     898 
  g541089/Y           -       B->Y  F     NAND2X6         1  3.0    72    81     979 
  g528377/Y           -       A->Y  R     NOR2X4          1  3.2    66    82    1061 
  g528263/Y           -       B->Y  F     NOR2X4          1  4.5    56    61    1122 
  g526661/Y           -       A->Y  R     NOR3X8          1  4.8    91   114    1236 
  g526482/Y           -       B->Y  F     NAND2X8         1  3.8    73    86    1322 
  g526043/Y           -       B->Y  R     NOR2X6          1  4.8    65    71    1393 
  g525741/Y           -       A->Y  F     NOR2X8          3  6.7    50    63    1456 
  g525115/Y           -       B->Y  F     OR2X6           3  9.7    72   152    1607 
  g522956/Y           -       C->Y  R     NOR3X8          1  4.0    85    82    1689 
  g522448/Y           -       B->Y  F     NAND2X6         2  3.6    78    87    1776 
  g522273/Y           -       A->Y  R     INVX2           2  4.8    68    76    1852 
  g522089__540753/Y   -       A1->Y F     OAI21X4         2  3.4   100   101    1953 
  g537905/Y           -       B->Y  F     OR2X6           4  9.7    73   174    2127 
  fopt535831/Y        -       A->Y  R     CLKINVX4        3  6.4    50    60    2187 
  g521253__2007/Y     -       B->Y  F     NOR2BX2         1  3.0    61    60    2247 
  g521243__2001/Y     -       B->Y  R     NOR2X4          2  4.8    80    77    2324 
  g521224__4599/Y     -       B->Y  F     NAND2X4         1  3.0    84    90    2414 
  g521216__1122/Y     -       B->Y  R     NOR2X4          1  3.2    66    77    2491 
  g521211__7547/Y     -       B0->Y F     AOI21X4         1  3.0    92    56    2547 
  g521201__3779/Y     -       B->Y  R     NAND2X4         1  1.9    36    60    2607 
  full_count_reg[3]/D -       -     R     DFFHQX1         1    -     -     0    2607 
#------------------------------------------------------------------------------------



Path 7: VIOLATED (-1587 ps) Setup Check with Pin full_count_reg[0]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) head_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) full_count_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     127                  
       Uncertainty:-      50                  
     Required Time:=     823                  
      Launch Clock:-       0                  
         Data Path:-    2409                  
             Slack:=   -1587                  

#-----------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                          (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------
  head_reg[1]/CK      -       -     R     (arrival)    405    -    50     -       0 
  head_reg[1]/Q       -       CK->Q R     DFFHQX4        1  8.0    56   245     245 
  g534626/Y           -       A->Y  F     CLKINVX16     11 28.3    70    64     309 
  g534257/Y           -       A->Y  R     NOR2X6         3  5.2    67    82     391 
  g532645/Y           -       S0->Y R     MXI2X8         4 16.1    65   273     665 
  g532190/Y           -       A->Y  F     CLKINVX12      5 12.4    50    55     720 
  g532187/Y           -       A->Y  R     CLKINVX16      5 12.8    36    45     765 
  g530875/Y           -       B->Y  R     AND2X8         7 16.3    81   179     944 
  g529590/Y           -       B->Y  F     NAND2X2        1  3.1   124   117    1060 
  g539065/Y           -       B0->Y R     OAI2BB1X4      1  3.2    58    82    1142 
  g529028/Y           -       B->Y  F     NOR2X4         1  2.3    41    49    1192 
  g527507/Y           -       B->Y  R     NOR2X2         1  4.0   116    91    1283 
  g539766/Y           -       B->Y  F     NOR2X6         1  4.5    52    78    1361 
  g526499/Y           -       A->Y  R     NAND2X8        1  4.8    35    45    1406 
  g525682/Y           -       B->Y  F     NOR3X8         1  4.5    52    47    1452 
  g525296/Y           -       B->Y  R     NOR2X8         6 16.8   118    94    1547 
  fopt535801/Y        -       A->Y  F     CLKINVX12      3  8.6    52    73    1620 
  fopt535800/Y        -       A->Y  R     CLKINVX8       2  4.0    27    37    1657 
  g523169/Y           -       B->Y  R     CLKMX2X3       2  7.2    80   199    1856 
  g522271__9719/Y     -       B->Y  F     NAND2X6        2  6.8   107   102    1958 
  g521982__7654/Y     -       B->Y  R     NAND2X8        1  4.8    44    65    2022 
  g521771__6789/Y     -       B->Y  F     NOR2X8         3  7.1    55    46    2069 
  fopt535824/Y        -       A->Y  F     BUFX3          2  5.0    58   102    2171 
  g521455__2006/Y     -       B->Y  F     XNOR2X1        1  2.3    75   156    2328 
  g521308__7547/Y     -       B->Y  R     NOR2X2         1  1.9    74    82    2409 
  full_count_reg[0]/D -       -     R     DFFHQX1        1    -     -     0    2409 
#-----------------------------------------------------------------------------------



Path 8: VIOLATED (-1463 ps) Setup Check with Pin Q_reg[74][1]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) tail_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) Q_reg[74][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     141                  
       Uncertainty:-      50                  
     Required Time:=     809                  
      Launch Clock:-       0                  
         Data Path:-    2272                  
             Slack:=   -1463                  

#-------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                      (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------
  tail_reg[1]/CK  -       -     R     (arrival)    405    -    50     -       0 
  tail_reg[1]/Q   -       CK->Q F     DFFX4          8 16.9   127   317     317 
  g534224/Y       -       B->Y  R     NOR2X6         3  4.8    72    94     410 
  g529124/CO      -       B->CO R     ADDHX4         1  6.5    70   196     606 
  g529109/Y       -       A->Y  F     CLKINVX12      7 23.3    76    71     678 
  g529090/Y       -       A->Y  F     BUFX12         9 15.0    57   116     794 
  g529088/Y       -       A->Y  R     INVX3          2  3.6    39    50     844 
  g528593/Y       -       A1->Y F     AOI22X2        1  2.3   137   122     966 
  g528195/Y       -       A->Y  R     NAND2X2        1  2.4    60    99    1065 
  g527486/Y       -       A->Y  F     NOR2X2         1  2.3    56    67    1132 
  g527172/Y       -       A->Y  R     NOR2X2         1  3.2   100    98    1231 
  g526777/Y       -       A->Y  F     NOR2X4         1  3.0    51    80    1310 
  g526484/Y       -       B->Y  R     NAND2X4        1  3.2    38    44    1355 
  g525347/Y       -       C->Y  F     NOR3X4         1  3.0    55    44    1398 
  g524990/Y       -       B->Y  R     NOR2X4         1  3.2    63    64    1462 
  g524935/Y       -       B->Y  F     NAND2X4        1  4.5   102    94    1556 
  g524755/Y       -       A->Y  R     CLKINVX8       4 17.2    69    77    1633 
  g524743/Y       -       A->Y  R     BUFX12         8 18.7    56   121    1754 
  g523516/Y       -       A1->Y F     AOI22X4        1  3.1   119   118    1872 
  g522552/Y       -       A1->Y R     OAI22X4        1  3.2    95   115    1987 
  g522232__8867/Y -       B0->Y F     AOI21X4        1  3.0    95    70    2057 
  g521826__7547/Y -       B->Y  R     NOR2X4         1  3.2    68    82    2139 
  g521752__2833/Y -       B->Y  F     NOR2BX4        1  2.3    47    54    2193 
  g521453__1237/Y -       A1->Y R     OAI21X2        1  1.8    81    79    2272 
  Q_reg[74][1]/D  -       -     R     DFFQX4         1    -     -     0    2272 
#-------------------------------------------------------------------------------



Path 9: VIOLATED (-1462 ps) Setup Check with Pin Q_reg[126][1]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) tail_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) Q_reg[126][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     141                  
       Uncertainty:-      50                  
     Required Time:=     809                  
      Launch Clock:-       0                  
         Data Path:-    2271                  
             Slack:=   -1462                  

#-------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                      (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------
  tail_reg[1]/CK  -       -     R     (arrival)    405    -    50     -       0 
  tail_reg[1]/Q   -       CK->Q F     DFFX4          8 16.9   127   317     317 
  g534224/Y       -       B->Y  R     NOR2X6         3  4.8    72    94     410 
  g529124/CO      -       B->CO R     ADDHX4         1  6.5    70   196     606 
  g529109/Y       -       A->Y  F     CLKINVX12      7 23.3    76    71     678 
  g529090/Y       -       A->Y  F     BUFX12         9 15.0    57   116     794 
  g529088/Y       -       A->Y  R     INVX3          2  3.6    39    50     844 
  g528593/Y       -       A1->Y F     AOI22X2        1  2.3   137   122     966 
  g528195/Y       -       A->Y  R     NAND2X2        1  2.4    60    99    1065 
  g527486/Y       -       A->Y  F     NOR2X2         1  2.3    56    67    1132 
  g527172/Y       -       A->Y  R     NOR2X2         1  3.2   100    98    1231 
  g526777/Y       -       A->Y  F     NOR2X4         1  3.0    51    80    1310 
  g526484/Y       -       B->Y  R     NAND2X4        1  3.2    38    44    1355 
  g525347/Y       -       C->Y  F     NOR3X4         1  3.0    55    44    1398 
  g524990/Y       -       B->Y  R     NOR2X4         1  3.2    63    64    1462 
  g524935/Y       -       B->Y  F     NAND2X4        1  4.5   102    94    1556 
  g524755/Y       -       A->Y  R     CLKINVX8       4 17.2    69    77    1633 
  g524743/Y       -       A->Y  R     BUFX12         8 18.7    56   121    1754 
  g536149/Y       -       A1->Y F     AOI22X4        1  3.1   117   118    1872 
  g522577/Y       -       A1->Y R     OAI22X4        1  3.2    95   114    1986 
  g522231__7654/Y -       B0->Y F     AOI21X4        1  3.0    96    70    2056 
  g521855__8867/Y -       B->Y  R     NOR2X4         1  3.2    68    82    2138 
  g521751__2006/Y -       B->Y  F     NOR2BX4        1  2.3    47    54    2192 
  g521355__2833/Y -       A1->Y R     OAI21X2        1  1.8    81    79    2271 
  Q_reg[126][1]/D -       -     R     DFFQX4         1    -     -     0    2271 
#-------------------------------------------------------------------------------



Path 10: VIOLATED (-1461 ps) Setup Check with Pin Q_reg[90][1]/CK->D
           View: func_max
          Group: clk
     Startpoint: (R) tail_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) Q_reg[90][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     136                  
       Uncertainty:-      50                  
     Required Time:=     814                  
      Launch Clock:-       0                  
         Data Path:-    2274                  
             Slack:=   -1461                  

#-------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                      (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------
  tail_reg[1]/CK  -       -     R     (arrival)    405    -    50     -       0 
  tail_reg[1]/Q   -       CK->Q F     DFFX4          8 16.9   127   317     317 
  g534224/Y       -       B->Y  R     NOR2X6         3  4.8    72    94     410 
  g529124/CO      -       B->CO R     ADDHX4         1  6.5    70   196     606 
  g529109/Y       -       A->Y  F     CLKINVX12      7 23.3    76    71     678 
  g529090/Y       -       A->Y  F     BUFX12         9 15.0    57   116     794 
  g529088/Y       -       A->Y  R     INVX3          2  3.6    39    50     844 
  g528593/Y       -       A1->Y F     AOI22X2        1  2.3   137   122     966 
  g528195/Y       -       A->Y  R     NAND2X2        1  2.4    60    99    1065 
  g527486/Y       -       A->Y  F     NOR2X2         1  2.3    56    67    1132 
  g527172/Y       -       A->Y  R     NOR2X2         1  3.2   100    98    1231 
  g526777/Y       -       A->Y  F     NOR2X4         1  3.0    51    80    1310 
  g526484/Y       -       B->Y  R     NAND2X4        1  3.2    38    44    1355 
  g525347/Y       -       C->Y  F     NOR3X4         1  3.0    55    44    1398 
  g524990/Y       -       B->Y  R     NOR2X4         1  3.2    63    64    1462 
  g524935/Y       -       B->Y  F     NAND2X4        1  4.5   102    94    1556 
  g524755/Y       -       A->Y  R     CLKINVX8       4 17.2    69    77    1633 
  g524743/Y       -       A->Y  R     BUFX12         8 18.7    56   121    1754 
  g523510/Y       -       A1->Y F     AOI22X4        1  3.1   121   118    1872 
  g522551/Y       -       A1->Y R     OAI22X4        1  3.2    95   116    1988 
  g522235__3717/Y -       B0->Y F     AOI21X4        1  3.0    96    70    2058 
  g521799__1237/Y -       B->Y  R     NOR2X4         1  3.2    68    82    2140 
  g521744__2833/Y -       B->Y  F     NOR2BX4        1  2.3    47    54    2194 
  g521408__1377/Y -       A1->Y R     OAI21X2        1  1.9    85    80    2274 
  Q_reg[90][1]/D  -       -     R     DFFHQX4        1    -     -     0    2274 
#-------------------------------------------------------------------------------

