
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003492                       # Number of seconds simulated
sim_ticks                                  3491966757                       # Number of ticks simulated
final_tick                               529796016765                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153992                       # Simulator instruction rate (inst/s)
host_op_rate                                   194611                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 266647                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895380                       # Number of bytes of host memory used
host_seconds                                 13095.84                       # Real time elapsed on the host
sim_insts                                  2016650910                       # Number of instructions simulated
sim_ops                                    2548590804                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        37248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        93056                       # Number of bytes read from this memory
system.physmem.bytes_read::total               134144                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        97920                       # Number of bytes written to this memory
system.physmem.bytes_written::total             97920                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          291                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          727                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1048                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             765                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  765                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       586489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10666768                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       513178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     26648593                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                38415028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       586489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       513178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1099667                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28041504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28041504                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28041504                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       586489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10666768                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       513178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     26648593                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66456532                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8374022                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3158069                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2576541                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       211702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1343540                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1242711                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          326281                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9402                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3271306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17157426                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3158069                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1568992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3720324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1102268                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        465997                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1592108                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8346489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.542578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.339761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4626165     55.43%     55.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          304608      3.65%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          456897      5.47%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316155      3.79%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          223184      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          217586      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          130632      1.57%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          279825      3.35%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1791437     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8346489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377127                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.048887                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3364857                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       489579                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3551446                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        51982                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        888617                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       531612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          232                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20545763                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1177                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        888617                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3552790                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48572                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       170555                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3411674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       274275                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19931356                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        113939                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        93921                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27951611                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92769977                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92769977                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17198975                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10752601                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3587                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1717                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           818817                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1829184                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       934056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364642                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18577159                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3424                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14830670                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29709                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6203847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18991691                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8346489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776875                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.911059                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2970165     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1644141     19.70%     55.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1256583     15.06%     70.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       807996      9.68%     80.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       791316      9.48%     89.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       392905      4.71%     94.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       342193      4.10%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63092      0.76%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        78098      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8346489                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          81003     71.62%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         16044     14.19%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        16048     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12408695     83.67%     83.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       187408      1.26%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1708      0.01%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1458376      9.83%     94.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       774483      5.22%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14830670                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.771033                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             113095                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38150633                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24784474                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14420857                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14943765                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        47252                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       711610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          653                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223286                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        888617                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25041                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4860                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18580589                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        64594                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1829184                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       934056                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1716                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128332                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115624                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       243956                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14558946                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1363059                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       271724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2120056                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2070388                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            756997                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.738585                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14427269                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14420857                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9344105                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26540973                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722094                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.352063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326379                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6254193                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3416                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213218                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7457872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.652801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.173652                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2844956     38.15%     38.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2138175     28.67%     66.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       805202     10.80%     77.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       452866      6.07%     83.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       387467      5.20%     88.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       172814      2.32%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       167063      2.24%     93.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       111746      1.50%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       377583      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7457872                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326379                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1117567                       # Number of loads committed
system.switch_cpus0.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788374                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096966                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254953                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       377583                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25660861                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38050407                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  27533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326379                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.837402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.837402                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.194170                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.194170                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65384611                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20061834                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18884073                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3416                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8374022                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3050041                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2482203                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204821                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1291033                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1199413                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          313066                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9195                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3371691                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16676701                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3050041                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1512479                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3500504                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051399                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        523913                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1647700                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8239235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.494060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.301597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4738731     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          186239      2.26%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          244412      2.97%     62.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          370691      4.50%     67.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          359629      4.36%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          273967      3.33%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163208      1.98%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          244454      2.97%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1657904     20.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8239235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364227                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.991480                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3484407                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       513360                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3371654                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26893                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        842920                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       515608                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19944148                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1176                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        842920                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3669302                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         107471                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       135797                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3209396                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       274342                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19358925                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           66                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        119018                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        86189                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     26967974                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90165187                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90165187                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16724186                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10243708                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4049                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2271                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           778473                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1795222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       950886                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18607                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       332752                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17988538                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3875                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14473375                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27742                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5878121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17872528                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          607                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8239235                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756641                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896196                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2859890     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1811648     21.99%     56.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1176082     14.27%     70.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       795418      9.65%     80.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       745209      9.04%     89.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397441      4.82%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       292335      3.55%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        88438      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72774      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8239235                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71419     69.33%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14674     14.25%     83.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16913     16.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12041636     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204466      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1633      0.01%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1430126      9.88%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       795514      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14473375                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.728366                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             103006                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007117                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37316730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23870619                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14065452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14576381                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        49128                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       690815                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          187                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       242680                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        842920                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          64602                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10298                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17992413                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       116244                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1795222                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       950886                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2241                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240951                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14194882                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1346509                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       278490                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2124081                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1986662                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            777572                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.695109                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14069507                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14065452                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9033796                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25361354                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.679653                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356203                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9796728                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12040571                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5951845                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       207985                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7396315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627915                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150311                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2849849     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2128107     28.77%     67.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       782827     10.58%     77.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       447827      6.05%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       373697      5.05%     88.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       187559      2.54%     91.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181167      2.45%     93.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        78512      1.06%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       366770      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7396315                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9796728                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12040571                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1812606                       # Number of memory references committed
system.switch_cpus1.commit.loads              1104403                       # Number of loads committed
system.switch_cpus1.commit.membars               1634                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1726608                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10853236                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245669                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       366770                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25021961                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36828253                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 134787                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9796728                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12040571                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9796728                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854777                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854777                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169895                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169895                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63884647                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19422842                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18426080                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3268                       # number of misc regfile writes
system.l20.replacements                           307                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          321094                       # Total number of references to valid blocks.
system.l20.sampled_refs                         16691                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.237553                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1342.181798                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.961279                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   148.061645                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            19.385364                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14858.409914                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.081920                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000974                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.009037                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001183                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.906885                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3016                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3016                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             986                       # number of Writeback hits
system.l20.Writeback_hits::total                  986                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3016                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3016                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3016                       # number of overall hits
system.l20.overall_hits::total                   3016                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          291                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  307                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          291                       # number of demand (read+write) misses
system.l20.demand_misses::total                   307                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          291                       # number of overall misses
system.l20.overall_misses::total                  307                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1611654                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     25566683                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       27178337                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1611654                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     25566683                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        27178337                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1611654                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     25566683                       # number of overall miss cycles
system.l20.overall_miss_latency::total       27178337                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3307                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3323                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          986                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              986                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3307                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3323                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3307                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3323                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.087995                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.092386                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.087995                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.092386                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.087995                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.092386                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87858.017182                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 88528.785016                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87858.017182                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 88528.785016                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 100728.375000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87858.017182                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 88528.785016                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 235                       # number of writebacks
system.l20.writebacks::total                      235                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          291                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             307                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          291                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              307                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          291                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             307                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     23399608                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     24892968                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     23399608                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     24892968                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1493360                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     23399608                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     24892968                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.087995                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.092386                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.087995                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.092386                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.087995                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.092386                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80411.024055                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 81084.586319                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80411.024055                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 81084.586319                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        93335                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80411.024055                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 81084.586319                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           741                       # number of replacements
system.l21.tagsinuse                     16383.965495                       # Cycle average of tags in use
system.l21.total_refs                          580525                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17125                       # Sample count of references to valid blocks.
system.l21.avg_refs                         33.899270                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2530.537815                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.974787                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   374.640159                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13464.812734                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.154452                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000853                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.022866                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.821827                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999998                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4633                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4633                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2670                       # number of Writeback hits
system.l21.Writeback_hits::total                 2670                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4633                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4633                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4633                       # number of overall hits
system.l21.overall_hits::total                   4633                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          726                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  740                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          727                       # number of demand (read+write) misses
system.l21.demand_misses::total                   741                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          727                       # number of overall misses
system.l21.overall_misses::total                  741                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1047367                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     60080641                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       61128008                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        86501                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        86501                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1047367                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     60167142                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        61214509                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1047367                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     60167142                       # number of overall miss cycles
system.l21.overall_miss_latency::total       61214509                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5359                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5373                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2670                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2670                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5360                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5374                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5360                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5374                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.135473                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.137726                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.135634                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.137886                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.135634                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.137886                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 82755.703857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 82605.416216                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        86501                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        86501                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 82760.855571                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 82610.673414                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 74811.928571                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 82760.855571                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 82610.673414                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 530                       # number of writebacks
system.l21.writebacks::total                      530                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          726                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             740                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          727                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              741                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          727                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             741                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       938596                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     54407202                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     55345798                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        79171                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        79171                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       938596                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     54486373                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     55424969                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       938596                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     54486373                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     55424969                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.135473                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.137726                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.135634                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.137886                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.135634                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.137886                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74941.049587                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 74791.618919                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        79171                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        79171                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 74946.867950                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 74797.529015                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 67042.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 74946.867950                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 74797.529015                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.961241                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001599739                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2167964.803030                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.961241                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025579                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740323                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1592087                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1592087                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1592087                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1592087                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1592087                       # number of overall hits
system.cpu0.icache.overall_hits::total        1592087                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1957301                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1957301                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1957301                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1957301                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1957301                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1957301                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1592108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1592108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1592108                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 93204.809524                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 93204.809524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 93204.809524                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 93204.809524                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1643695                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1643695                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1643695                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1643695                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 102730.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 102730.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3307                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147921485                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  3563                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              41515.993545                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   217.165955                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    38.834045                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.848305                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.151695                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1037170                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1037170                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       707342                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        707342                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1713                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1708                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1744512                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1744512                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1744512                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1744512                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         6640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6640                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         6640                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          6640                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         6640                       # number of overall misses
system.cpu0.dcache.overall_misses::total         6640                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    177958313                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    177958313                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    177958313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    177958313                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    177958313                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    177958313                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1043810                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707342                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1713                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1708                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1751152                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1751152                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006361                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003792                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003792                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003792                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003792                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 26800.950753                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26800.950753                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 26800.950753                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26800.950753                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 26800.950753                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26800.950753                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu0.dcache.writebacks::total              986                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3333                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3333                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3333                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3333                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3307                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3307                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3307                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3307                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     49551064                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     49551064                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     49551064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     49551064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     49551064                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     49551064                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003168                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 14983.690354                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14983.690354                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 14983.690354                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14983.690354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 14983.690354                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14983.690354                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.974755                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998509478                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2009073.396378                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.974755                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022395                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796434                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1647683                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1647683                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1647683                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1647683                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1647683                       # number of overall hits
system.cpu1.icache.overall_hits::total        1647683                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1382286                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1382286                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1382286                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1382286                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1382286                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1382286                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1647700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1647700                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1647700                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1647700                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1647700                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1647700                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 81310.941176                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 81310.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 81310.941176                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 81310.941176                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1066396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1066396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1066396                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1066396                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76171.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76171.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5360                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157220032                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5616                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27995.019943                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.707189                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.292811                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.885575                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.114425                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1024541                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1024541                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       704329                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        704329                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1720                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1634                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1728870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1728870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1728870                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1728870                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13654                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13654                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          492                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          492                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14146                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14146                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14146                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14146                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    479402707                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    479402707                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     40048557                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     40048557                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    519451264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    519451264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    519451264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    519451264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1038195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1038195                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       704821                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       704821                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1634                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1743016                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1743016                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1743016                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1743016                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013152                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013152                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000698                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000698                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008116                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008116                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008116                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008116                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35110.788560                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35110.788560                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81399.506098                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81399.506098                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36720.717093                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36720.717093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36720.717093                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36720.717093                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        66353                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        66353                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2670                       # number of writebacks
system.cpu1.dcache.writebacks::total             2670                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8295                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8295                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          491                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          491                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8786                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8786                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8786                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5359                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5360                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     98756315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     98756315                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        87501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        87501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98843816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98843816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98843816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98843816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003075                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003075                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003075                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003075                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 18428.123717                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 18428.123717                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        87501                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        87501                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 18441.010448                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18441.010448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 18441.010448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18441.010448                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
