Command: ./simv +UVM_VERBOSITY=UVM_LOW -l vcs.log
Chronologic VCS simulator copyright 1991-2012
Contains Synopsys proprietary information.
Compiler version G-2012.09-Beta3; Runtime version G-2012.09-Beta3;  Oct  4 02:22 2012
----------------------------------------------------------------
UVM-1.1b
(C) 2007-2012 Mentor Graphics Corporation
(C) 2007-2012 Cadence Design Systems, Inc.
(C) 2006-2012 Synopsys, Inc.
(C) 2011-2012 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test ...
0: top:  build
0: top.a1.a:  build
0: top.a1.a.b1:  build
0: top.a1.a.d1:  build
0: top.a2.a:  build
0: top.a2.a.b1:  build
0: top.a2.a.d1:  build
0: top.a1.a.b1:  end_of_elaboration
0: top.a1.a.d1:  end_of_elaboration
0: top.a1.a:  end_of_elaboration
0: top.a2.a.b1:  end_of_elaboration
0: top.a2.a.d1:  end_of_elaboration
0: top.a2.a:  end_of_elaboration
0: top:  end_of_elaboration
0: top.a1.a.b1:  start_of_simulation
0: top.a1.a.d1:  start_of_simulation
0: top.a1.a:  start_of_simulation
0: top.a2.a.b1:  start_of_simulation
0: top.a2.a.d1:  start_of_simulation
0: top.a2.a:  start_of_simulation
0: top:  start_of_simulation
0: top.a1.a.b1:  start run phase
0: top.a1.a:  start run phase
0: top.a2.a.b1:  start run phase
0: top.a2.a:  start run phase
0: top:  start run phase
83: top.a2.a:  end run phase
124: top.a2.a.b1:  end run phase
155: top.a1.a:  end run phase
242: top.a1.a.b1:  end run phase
500: top:  end run phase
UVM_INFO ../../../../src/base/uvm_objection.svh(1120) @ 500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
500: top.a1.a.b1:  extract
500: top.a1.a.d1:  extract
500: top.a1.a:  extract
500: top.a2.a.b1:  extract
500: top.a2.a.d1:  extract
500: top.a2.a:  extract
500: top:  extract
500: top.a1.a.b1:  check
500: top.a1.a.d1:  check
500: top.a1.a:  check
500: top.a2.a.b1:  check
500: top.a2.a.d1:  check
500: top.a2.a:  check
500: top:  check
500: top.a1.a.b1:  report
500: top.a1.a.d1:  report
500: top.a1.a:  report
500: top.a2.a.b1:  report
500: top.a2.a.d1:  report
500: top.a2.a:  report
500: top:  report

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    2
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
$finish called from file "../../../../src/base/uvm_root.svh", line 408.
$finish at simulation time                  500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 500 ns
CPU Time:      0.310 seconds;       Data structure size:   0.2Mb
Thu Oct  4 02:22:29 2012
