vendor_name = ModelSim
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple.vhd
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/output_files/four_bit_adder_simple_simulation.vwf
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder.vhd
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/singedWithCarry.vwf
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_tester.vhd
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/four_bit_adder_simple_tester.vhd
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/funkNoCarry.vwf
source_file = 1, C:/Users/mathias/Documents/Uni/2sem/DSD/journal3/DSDjournal3/Exercise3/db/four_bit_adder_simple.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = four_bit_adder_tester
instance = comp, \SW[5]~I , SW[5], four_bit_adder_tester, 1
instance = comp, \SW[6]~I , SW[6], four_bit_adder_tester, 1
instance = comp, \SW[7]~I , SW[7], four_bit_adder_tester, 1
instance = comp, \SW[0]~I , SW[0], four_bit_adder_tester, 1
instance = comp, \SW[1]~I , SW[1], four_bit_adder_tester, 1
instance = comp, \DUT|Add0~0 , DUT|Add0~0, four_bit_adder_tester, 1
instance = comp, \DUT|sum[0]~0 , DUT|sum[0]~0, four_bit_adder_tester, 1
instance = comp, \SW[2]~I , SW[2], four_bit_adder_tester, 1
instance = comp, \DUT|Add0~2 , DUT|Add0~2, four_bit_adder_tester, 1
instance = comp, \DUT|sum[1]~2 , DUT|sum[1]~2, four_bit_adder_tester, 1
instance = comp, \SW[3]~I , SW[3], four_bit_adder_tester, 1
instance = comp, \DUT|Add0~4 , DUT|Add0~4, four_bit_adder_tester, 1
instance = comp, \DUT|sum[2]~4 , DUT|sum[2]~4, four_bit_adder_tester, 1
instance = comp, \SW[8]~I , SW[8], four_bit_adder_tester, 1
instance = comp, \DUT|Add0~6 , DUT|Add0~6, four_bit_adder_tester, 1
instance = comp, \DUT|sum[3]~6 , DUT|sum[3]~6, four_bit_adder_tester, 1
instance = comp, \SW[4]~I , SW[4], four_bit_adder_tester, 1
instance = comp, \DUT|Add0~8 , DUT|Add0~8, four_bit_adder_tester, 1
instance = comp, \DUT|cout~0 , DUT|cout~0, four_bit_adder_tester, 1
instance = comp, \LEDR[0]~I , LEDR[0], four_bit_adder_tester, 1
instance = comp, \LEDR[1]~I , LEDR[1], four_bit_adder_tester, 1
instance = comp, \LEDR[2]~I , LEDR[2], four_bit_adder_tester, 1
instance = comp, \LEDR[3]~I , LEDR[3], four_bit_adder_tester, 1
instance = comp, \LEDR[4]~I , LEDR[4], four_bit_adder_tester, 1
