// Seed: 3499553678
module module_0 (
    output tri1 id_0,
    output wire id_1,
    input wire id_2,
    output tri1 id_3,
    input tri id_4,
    output wand id_5,
    output supply0 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri id_10,
    input supply0 id_11,
    output uwire id_12,
    output uwire id_13,
    input uwire id_14,
    output wor id_15,
    input wor id_16
);
  always @(posedge id_10 or posedge 1) begin
    id_5 = id_16;
  end
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10
    , id_15,
    input wand id_11,
    input wire id_12,
    output wand id_13
);
  wire id_16;
  module_0(
      id_6,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_13,
      id_4,
      id_0,
      id_11,
      id_12,
      id_8,
      id_6,
      id_13,
      id_1,
      id_3,
      id_0
  );
  assign id_6 = 1'd0;
  wire id_17, id_18, id_19, id_20, id_21;
endmodule
