<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US5621556 - Method of manufacturing active matrix LCD using five masks - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Method of manufacturing active matrix LCD using five masks"><meta name="DC.contributor" content="Ronald T. Fulks" scheme="inventor"><meta name="DC.contributor" content="William Yao" scheme="inventor"><meta name="DC.contributor" content="Chuang C. Tsai" scheme="inventor"><meta name="DC.contributor" content="Xerox Corporation" scheme="assignee"><meta name="DC.date" content="1995-5-30" scheme="dateSubmitted"><meta name="DC.description" content="The invention provides a method for manufacturing an active matrix liquid crystal displaying device having a plurality of thin film transistors using five masks. A plurality of gate electrodes are formed using a first mask. A plurality of etch stoppers are formed over the gate electrodes using a second mask. A plurality of chain electrodes and a plurality of source electrodes are formed using a third mask. A passivation layer including via holes is formed using a fourth mask. A plurality of pixel electrodes are formed using a fifth mask."><meta name="DC.date" content="1997-4-15" scheme="issued"><meta name="DC.relation" content="EP:0450941:A2" scheme="references"><meta name="DC.relation" content="JP:H04265945" scheme="references"><meta name="DC.relation" content="US:4717631" scheme="references"><meta name="DC.relation" content="US:5182661" scheme="references"><meta name="DC.relation" content="US:5185601" scheme="references"><meta name="DC.relation" content="US:5208690" scheme="references"><meta name="DC.relation" content="US:5316956" scheme="references"><meta name="DC.relation" content="US:5334860" scheme="references"><meta name="DC.relation" content="US:5468987" scheme="references"><meta name="DC.relation" content="US:5478766" scheme="references"><meta name="DC.relation" content="US:5496752" scheme="references"><meta name="citation_patent_number" content="US:5621556"><meta name="citation_patent_application_number" content="US:08/453,732"><link rel="canonical" href="http://www.google.com/patents/US5621556"/><meta property="og:url" content="http://www.google.com/patents/US5621556"/><meta name="title" content="Patent US5621556 - Method of manufacturing active matrix LCD using five masks"/><meta name="description" content="The invention provides a method for manufacturing an active matrix liquid crystal displaying device having a plurality of thin film transistors using five masks. A plurality of gate electrodes are formed using a first mask. A plurality of etch stoppers are formed over the gate electrodes using a second mask. A plurality of chain electrodes and a plurality of source electrodes are formed using a third mask. A passivation layer including via holes is formed using a fourth mask. A plurality of pixel electrodes are formed using a fifth mask."/><meta property="og:title" content="Patent US5621556 - Method of manufacturing active matrix LCD using five masks"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("y0zsU8b1DsH_yQSsyYLoDw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("y0zsU8b1DsH_yQSsyYLoDw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us5621556?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5621556"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=G3NCBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5621556&amp;usg=AFQjCNGrnmtNO8YtMf-5GekuYRChwnJQeg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US5621556.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US5621556.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US5621556" style="display:none"><span itemprop="description">The invention provides a method for manufacturing an active matrix liquid crystal displaying device having a plurality of thin film transistors using five masks. A plurality of gate electrodes are formed using a first mask. A plurality of etch stoppers are formed over the gate electrodes using a second...</span><span itemprop="url">http://www.google.com/patents/US5621556?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5621556 - Method of manufacturing active matrix LCD using five masks</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US5621556 - Method of manufacturing active matrix LCD using five masks" title="Patent US5621556 - Method of manufacturing active matrix LCD using five masks"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US5621556 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/453,732</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 15, 1997</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">May 30, 1995</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Apr 28, 1994</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/DE69634888D1">DE69634888D1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE69634888T2">DE69634888T2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0745886A2">EP0745886A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0745886A3">EP0745886A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0745886B1">EP0745886B1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08453732, </span><span class="patent-bibdata-value">453732, </span><span class="patent-bibdata-value">US 5621556 A, </span><span class="patent-bibdata-value">US 5621556A, </span><span class="patent-bibdata-value">US-A-5621556, </span><span class="patent-bibdata-value">US5621556 A, </span><span class="patent-bibdata-value">US5621556A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Ronald+T.+Fulks%22">Ronald T. Fulks</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22William+Yao%22">William Yao</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Chuang+C.+Tsai%22">Chuang C. Tsai</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Xerox+Corporation%22">Xerox Corporation</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US5621556.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5621556.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US5621556.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (11),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (69),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (23),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (12)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5621556&usg=AFQjCNGztHwuGYlKHAJa4w6Z6pBCOyJGKQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5621556&usg=AFQjCNEb4kms7IJWG1pxVESyDI8_Z-ADMQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D5621556A%26KC%3DA%26FT%3DD&usg=AFQjCNFqwm4zxM3Y4U1igyx-zt7J81qe7A">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54164848" lang="EN" load-source="patent-office">Method of manufacturing active matrix LCD using five masks</invention-title></span><br><span class="patent-number">US 5621556 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA37630853" lang="EN" load-source="patent-office"> <div class="abstract">The invention provides a method for manufacturing an active matrix liquid crystal displaying device having a plurality of thin film transistors using five masks. A plurality of gate electrodes are formed using a first mask. A plurality of etch stoppers are formed over the gate electrodes using a second mask. A plurality of chain electrodes and a plurality of source electrodes are formed using a third mask. A passivation layer including via holes is formed using a fourth mask. A plurality of pixel electrodes are formed using a fifth mask.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(4)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5621556-1.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5621556-1.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5621556-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5621556-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5621556-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5621556-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US5621556-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US5621556-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(13)</span></span></div><div class="patent-text"><div mxw-id="PCLM59436832" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A method for manufacturing an active matrix liquid crystal device using five masks, comprising:<div class="claim-text">forming a plurality of gate electrodes over a substrate using a first mask;</div> <div class="claim-text">forming a plurality of etch stoppers over the plurality of gate electrodes using a second mask, each etch stopper being formed over one gate electrode;</div> <div class="claim-text">forming a plurality of drain electrodes and a plurality of source electrodes using a third mask, a portion of each of the drain electrodes being formed over a first portion of a corresponding one of the etch stoppers and a portion of each of the source electrodes being formed over a second portion of the corresponding one of the etch stoppers, wherein the source and the drain electrodes are separated over the corresponding one of the etch stoppers;</div> <div class="claim-text">forming over the substrate a passivation layer having at least one first via hole using a fourth mask; and</div> <div class="claim-text">forming a pixel electrode over the passivation layer using a fifth mask.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The method of claim 1, further comprising:<div class="claim-text">forming a plurality of gate lines over the substrate using the first mask;</div> <div class="claim-text">forming a gate insulating layer over the substrate and the plurality of gate lines, wherein the passivation layer is formed over the plurality of drain electrodes, the plurality of source electrodes and the gate insulating layer; and</div> <div class="claim-text">etching at least one of the passivation layer and the gate insulating layer to form at least one second via hole, the first and second via holes exposing at least one of a portion of the plurality of drain electrodes, a portion of the plurality of source electrodes and a portion of the plurality of gate lines.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" class="claim">
      <div class="claim-text">3. The method of claim 2, wherein an etching rate of the passivation layer is at least an etching rate of the gate insulating layer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" class="claim">
      <div class="claim-text">4. The method of claim 2, wherein the plurality of drain electrodes and the plurality of source electrodes are substantially unaffected by the etching step.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" class="claim">
      <div class="claim-text">5. The method of claim 2, wherein the etching step applies a plasma taper-etch process having about 40 sccm of sulfur hexafluoride, about 32 sccm of oxygen and about 8 sccm of carbon tetrafluoride.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" class="claim">
      <div class="claim-text">6. The method of claim 2, wherein the gate insulating layer is comprised of silicon nitride.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" class="claim">
      <div class="claim-text">7. The method of claim 1, wherein the pixel electrode is comprised of indium-tin-oxide.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" class="claim">
      <div class="claim-text">8. The method of claim 1, wherein the passivation layer is comprised of silicon oxynitride formed at a temperature of about 200° C.</div>
    </div>
    </div> <div class="claim"> <div num="9" class="claim">
      <div class="claim-text">9. An active matrix liquid crystal device, comprising:<div class="claim-text">a plurality of gate electrodes formed over a substrate and a plurality of gate lines formed over the substrate using a first mask;</div> <div class="claim-text">a plurality of etch stoppers formed over the plurality of gate electrodes using a second mask, each gate stopper formed over one electrode;</div> <div class="claim-text">a gate insulating layer formed over the substrate and the plurality of gate lines;</div> <div class="claim-text">a plurality of drain electrodes and a plurality of source electrodes formed using a third mask, a portion of each of the drain electrodes being formed over a first portion of a corresponding one of the etch stoppers and a portion of each of the source electrodes being formed over a second portion of the corresponding one of the etch stoppers, wherein the source and the drain electrodes are separated over the corresponding one of the etch stoppers;</div> <div class="claim-text">a passivation layer formed over the substrate, wherein the passivation layer is formed over the plurality of drain electrodes, the plurality of source electrodes and the gate insulating layer; and</div> <div class="claim-text">a plurality of via holes through at least one of the passivation layer and the gate insulating layer exposing at least one of a portion of the plurality of drain electrodes, a portion of the plurality of source electrodes and a portion of the plurality of gate lines.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" class="claim">
      <div class="claim-text">10. The active liquid crystal device of claim 9, wherein a first portion of the plurality of via holes is formed through the passivation layer and a second portion of the via hole is formed through the gate insulating layer, a value of an angle formed by a sidewall of the second portion of the plurality of via holes and a surface of the substrate being at least a value of an angle formed by a sidewall of the first portion of the plurality of via holes and the surface of the substrate.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" class="claim">
      <div class="claim-text">11. The active liquid crystal device of claim 10, wherein a distance between the sidewall of the first portion of the via hole and a via hole center is at least a distance between the sidewall of the second portion of the via hole and the via hole center.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" class="claim">
      <div class="claim-text">12. The active matrix liquid crystal device of claim 9, wherein the gate insulating layer is comprised of silicon nitride.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The active matrix liquid crystal device of claim 9, wherein the passivation layer is comprised of silicon oxynitride formed at a temperature of about 200° C.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES66968222" lang="EN" load-source="patent-office" class="description">
    <heading>RELATED APPLICATIONS</heading> <p>This application is a continuation-in-part application of parent application Ser. No. 08/235,009 filed on Apr. 28, 1994.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>1. Field of the Invention</p>
    <p>The invention generally relates to an active matrix liquid crystal device and manufacturing method using a five mask display architecture.</p>
    <p>2. Description of Related Art</p>
    <p>Active matrix liquid crystal devices (AMLCD) improve display quality by using thin film transistors (TFT) to drive pixel electrodes. The AMLCD is used in display portions of many high volume products such as laptops. Thus, there is great interest to improve manufacturing yields by simplifying the manufacturing processes leading to increased product reliability and reduction in product cost.</p>
    <p>The pixel electrode in AMLCD designs usually comprises a layer of indium-tin-oxide (ITO) because the ITO is both transparent and conductive. Current AMLCD designs form a passivation layer over the ITO layer. The liquid crystal material is placed over the passivation layer and a common electrode is formed over the liquid crystal material completing the AMLCD device.</p>
    <p>Since AMLCDs are commonly used in portable devices which have limited battery lifetimes, a new AMLCD structure is designed to reduce power consumption of the AMLCD. This structure is described in detail in the parent application Ser. No. 08/235,009. The new structure places the ITO layer above the passivation layer so that the voltage necessary to drive the pixel electrode is reduced, thus reducing the power consumption of the AMLCD.</p>
    <p>A process for manufacturing the new AMLCD structure is more efficient than earlier methods. However, since the ITO layer is above the passivation layer, a source electrode to gate electrode connection requires etching a via hole through multiple layers of different materials. This etching process requires steps additional to that required to form the TFTs and pixel electrodes. These additional steps can be eliminated without affecting the processes required to form the TFT's and pixel electrodes. If these additional steps are eliminated, the cost of AMLCD will be reduced.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>An object of the invention is to provide a method for manufacturing an active matrix liquid crystal device having a plurality of thin film transistors (TFT) using five masks. A plurality of gate electrodes of the TFTs are formed over a substrate using a first mask. A plurality of etch stoppers are formed over the plurality of gate electrodes using a second mask. Each of the etch stoppers corresponds to one gate electrode. A plurality of drain electrodes and a plurality of source electrodes are formed using a third mask. A passivation layer is formed including via holes using a fourth mask. Finally, a plurality of pixel electrodes are formed over the passivation layer using a fifth mask.</p>
    <p>Another object of the invention is to provide a via hole through the passivation layer and the gate insulating layer so that a distance between a sidewall of the via hole through the passivation layer from a center of the via hole is at least a distance between a sidewall of the via hole through the gate insulating layer and the via hole center.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The invention will be described in detail with reference to the following drawings, wherein:</p>
    <p>FIG. 1 is a top plan view of pixel regions of an active matrix liquid crystal display device;</p>
    <p>FIG. 2 is a cross-sectional view along the section line II--II of FIG. 1;</p>
    <p>FIG. 3A-3E are cross-sectional views of a thin film transistor formed by the invention using five masks;</p>
    <p>FIG. 4 shows a transistor configuration connecting the source electrode to the gate electrode;</p>
    <p>FIG. 5 shows a cross-section of a source to gate line connection;</p>
    <p>FIG. 6 is a cross-section of a via hole formed through the passivation layer and the gate insulating layer when the etching rate of the passivation layer is equal to the etching rate of the gate insulating layer;</p>
    <p>FIG. 7 is the cross-section of the via hole through the passivation layer and the gate insulating layer when the etching rate of the passivation layer is less than the etching rate of the gate insulating layer; and</p>
    <p>FIG. 8 is the cross-section of the via hole through the passivation layer and the gate insulating layer when the etching rate of the passivation layer is greater than the etching rate of the gate insulating layer.</p>
    <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p>FIG. 1 shows an AMLCD substrate surface divided into pixel regions 100-102, 200-202 and 300-302 by the gate lines 34 and data lines 32. Each pixel region comprises a pixel electrode 38 and a TFT 50. Each TFT 50 comprises a gate electrode 44, a drain electrode 40 and a source electrode 41. The drain electrode 40 of the TFT 50 is connected to the pixel electrode 38 at via hole 43. The source electrode 41 is connected to the data line 32.</p>
    <p>FIG. 2 shows the cross-section of the TFT 50 including the via hole 43 along sectional line II--II. The gate electrode 44 is formed over the substrate 52. The gate insulation layer 56 is formed over the gate electrode 44 and an active amorphous silicon (a-Si) layer 58 is formed over the gate electrode 44 above the gate insulation layer 56. The gate insulation layer 56 comprises materials including but not limited to silicon nitride (SIN), silicon oxynitride (SiON), composite layers of SiN and SiON and anodic oxides such as tantalum oxide and aluminum oxide. An etch stopper 60 is formed above the gate electrode 44 over the a-Si layer 58.</p>
    <p>The drain electrode of the TFT 50 comprises an n+ doped silicon layer 62 and a metal layer formed over the a-Si layer 58 and partially over the etch stopper 60. For this embodiment the metal layer comprises a titaniumtungsten (TiW) barrier layer 64, an aluminum layer 66 and another TiW layer 68. The metal layers 64, 66 and 68 form a metal contact for the drain electrode 40. The source electrode 41 of the TFT 50 is formed similarly to the drain electrode 40 but is separated from the drain electrode 40 above the etch stopper 60.</p>
    <p>A passivation layer 70 is formed over the TFT 50. The via hole 43 is formed in the passivation layer 70 to expose the drain electrode 40. The pixel electrode 38 is formed over the passivation layer 70 and makes contact with the drain electrode 40 through the via hole 43.</p>
    <p>A display data signal from an external source (not shown) is input to the TFT 50 through the source electrode 41. The pixel electrode 38 does not receive the display data signal unless the TFT 50 is ON. When an appropriate electrical potential is applied to the gate 44, the TFT 50 turns ON. When the TFT is ON, the a-Si layer 58 above the gate 44 becomes conductive and connects the source electrode 41 with the drain electrode 40. Thus, when the TFT 50 is ON, the display data signal is connected to the pixel electrode 38. The pixel electrode 38, in conjunction with the common electrode (not shown), switches the LCD pixel element ON and OFF based on the content of the display data signal.</p>
    <p>FIGS. 3A-3E show a method for manufacturing the TFT 50. In FIG. 3A, a metal layer of about 1500 Å thick is formed over the substrate 52. The metal layer may be formed using a class of refractory metals or metal layers such as chromium, molybdenum or titanium. Copper, aluminum or aluminum capped with titanium as a barrier metal can also be used. The metal layer is etched using a first mask to form the gate lines 32 and the gate electrode 44.</p>
    <p>In FIG. 3B, the gate insulating layer 56 is formed over the substrate 52 and the gate electrode 44. For this embodiment, the gate insulating layer 56 is a nitride layer such as silicon nitride (SIN) deposited at a temperature range of about 300°-380° C. having a thickness of about 3000 Å. An a-Si layer 58 is formed over the gate insulating layer 56. The a-Si layer 58 contains about 5-12% hydrogen and is formed at a temperature range of about 230°-300° C. to a thickness of between about 300-500 Å. An etch stopper layer is formed over the a-Si layer 58. The etch stopper layer is formed at a temperature range of about 200°-250° C. to a thickness of between about 10001-500 Å. A second mask is used to pattern the etch stopper layer to form the etch stopper 60.</p>
    <p>In FIG. 3C, the drain electrode 40 and the source electrode 41 are formed. The drain and source electrodes 40 and 41, respectively, includes the n+ silicon layers 62 and 562 formed over the a-Si layer 58 and the etch stopper 60. The n+ silicon contains about 0.5-2% phosphorous and about 5-15% hydrogen and is deposited at between about 200°-250° C. to a thickness of about 1000 Å. Metal layers are formed over the n+ silicon layers 62 and 562. The metal layer may be metals such as molybdenum-chromium, titanium, tantalum, a multilayered structure of alternating layers of aluminum and titanium-tungsten or aluminum with a dual dielectric capping layer. For this embodiment, the metal layers are a multilayered structure each having a first TiW layer 64 and 564 of about 500 Å as barrier metal, an aluminum layer 66 and 566 of between about 3000-4000 Å and another TiW layer 68 and 568 of between about 500-1000 Å thick. The metal layers and the n+ silicon layers 62 and 562 are patterned by a third mask and etched to form the drain electrode 40 and the source electrode 41.</p>
    <p>A multiple-step etch is used to etch the metal layers and the n+ silicon layers 62 and 562. First, hydrogen peroxide (H<sub>2</sub> O<sub>2</sub>) is used to etch the TiW layers 68 and 568. This etch is followed by a standard aluminum etching step which in turn is followed by a second H<sub>2</sub> O<sub>2</sub> etch step to etch the bottom TiW layers 64 and 564. The n+ silicon layers 62 and 562 are etched by using a 10:1 CF<sub>4</sub> /O<sub>2</sub>. The combination of these etching steps forms the drain and source electrodes 40 and 41, respectively. The metal layers and the n+ silicon layers 62 and 562 above the etch stopper 60 are etched leaving a small portion of the drain and source electrodes 40 and 41, respectively over the edge of the etch stopper 60.</p>
    <p>In FIG. 3D, the passivation layer 70 is formed over the a-Si layer 58 and the drain and source electrodes 40 and 41, respectively. For this embodiment, the passivation layer 70 comprises silicon oxynitride (Sic)N) of about 6000 Å thick. Other materials such as SiN or polyimide may also be used for the passivation layer 70. The passivation layer 70 is patterned by a fourth mask and etched to form the drain via hole 43.</p>
    <p>In FIG. 3E, the pixel electrode 72 is formed by forming a conductive and transparent layer, ITO for this embodiment, over the passivation layer 70 and over the via hole 43 to make contact with the drain electrode 40. The ITO layer is etched with a fifth and final mask completing the TFT 50. Accordingly, the TFT 50 is formed using only 5 masks.</p>
    <p>While FIGS. 3A-3E illustrate the formation of the TFT 50, other circuit connections are also formed without additional masks. FIG. 4 shows a common TFT configuration that requires the source electrode 41 to be connected to the gate 44. FIG. 5 shows a cross-section of the source electrode 41 connected to a portion 556 of a gate line 34 which is connected to the gate 44.</p>
    <p>Via holes 46 and 580 are formed when the passivation layer 70 is formed using the fourth mask. When the ITO layer 172 is formed, as shown in FIG. 5 contact is made with the source electrode 41 and the gate line portion 556 to form the TFT configuration of FIG. 4.</p>
    <p>FIG. 6 shows the ideal etching profile for the via hole 580. The passivation layer 70 and the gate insulating layer 56 is etched using a plasma taper-etch process. The plasma taper-etch is performed using about 40 SCCM of Sulfur Hexafluoride (SF<sub>6</sub>), about 32 SCCM of oxygen (O<sub>2</sub>) and about 8 SCCM of carbon tetrafluoride (CF<sub>4</sub>).</p>
    <p>The etching process etches through both the passivation layer 70 and the gate insulating layer 56 to reach the gate line portion 556. The sidewall of the via hole 580 comprises two sections 606 and 608. In FIG. 6, the sidewall sections 606 and 608 form an angle 604 with respect to a line parallel to the surface of the substrate 52. When the etching rate is identical for both the passivation layer 70 and the gate insulating layer 56, the sidewall section 606 and 608 form a smooth surface from the top of the passivation layer 70 all the way down to the surface of the gate line portion 556.</p>
    <p>However, if the etching rate of the passivation layer 70 is slower than the etching rate of the gate insulating layer 56, then a step 610 forms at the interface between the passivation layer 70 and the gate insulating layer 56 as shown in FIG. 7. Since the sidewall section 608 is etched at a faster rate than the sidewall section 606, the sidewall section 608 forms a smaller angle 602 with respect to the substrate surface and is etched further along the horizontal direction than the sidewall section 606. Thus, the step 610 is formed by the passivation layer 70 immediately above the gate insulating layer 56. When the step 610 is formed, the ITO layer 172 as shown in FIG 5 forms a step coverage over the passivation layer 70, the gate insulating layer 56 and the gate line portion 556. A break in the ITO layer 172 step coverage can easily occur creating an open circuit between the ITO layer 172 and the gate line portion 556.</p>
    <p>In view of the problems that can occur when the step 610 is formed, the characteristics of the passivation layer 70 is adjusted so that the etching rate of the passivation layer 70 is greater than the etching rate of the gate insulating layer 56. FIG. 8 shows the via hole 580 cross-section when the etching rate of the passivation layer 70 is greater than the etching rate of the gate insulating layer 56. The angle 604 formed by the sidewall 606 of the passivation layer 70 with respect to the line parallel to the surface of the substrate is less than the angle 602 formed by the sidewall 608 of the gate insulating layer 56. The distance between the sidewall 602 and a via hole center 612 of the passivation layer 70 is greater than or equal to the distance between the sidewall 608 and the via hole center 612.</p>
    <p>When the via hole 580 has a cross-section as shown in FIG. 8, the ITO layer 172 adheres to the total surface of the via hole 580 as shown in FIG. 5. Accordingly, the etching rate of the passivation layer 70 is controlled to be greater than or equal to the etching rate of the gate insulating layer 56.</p>
    <p>In the preferred embodiment, the passivation layer 70 and the gate insulation layer 56 is etched by the plasma taper-etch process which etches the passivation layer 70 faster than the gate insulating layer 56. Further, the etching rate of the passivation layer 70 is also increased by depositing the passivation layer 70 at a temperature of about 200° C.</p>
    <p>A high quality passivation layer 70 is obtained when the passivation layer 70 is deposited at a high temperature. However, as the quality of the passivation layer 70 increases the corresponding etching rate decreases. Thus, to increase the etching rate of the passivation layer 70, the passivation layer deposition temperature must be decreased. Decreasing the passivation layer deposition temperature decreases the quality of the passivation layer 70. Therefore, the etching rate of the passivation layer 70 and the quality of the passivation layer 70 is balanced against each other to obtain an optimum temperature of about 200° C.</p>
    <p>While this invention has been described in conjunction with specific embodiments thereof, it is evident that many alternatives, modifications and variations will be apparent to those skilled in the art. Accordingly, the preferred embodiments of the invention as set forth herein are intended to be illustrative, not limiting. Various changes may be made without departing from the spirit and scope of the invention as defined in the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4717631">US4717631</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1986</td><td class="patent-data-table-td patent-date-value">Jan 5, 1988</td><td class="patent-data-table-td ">Rca Corporation</td><td class="patent-data-table-td ">Low temperature vapor deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5182661">US5182661</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 1991</td><td class="patent-data-table-td patent-date-value">Jan 26, 1993</td><td class="patent-data-table-td ">Nec Corporation</td><td class="patent-data-table-td ">Thin film field effect transistor array for use in active matrix liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5185601">US5185601</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 8, 1991</td><td class="patent-data-table-td patent-date-value">Feb 9, 1993</td><td class="patent-data-table-td ">Matsushita Electric Industrial Co., Ltd.</td><td class="patent-data-table-td ">Active matrix liquid crystal display apparatus and method of producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208690">US5208690</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 21, 1991</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Liquid crystal display having a plurality of pixels with switching transistors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5316956">US5316956</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 1, 1993</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">Sumitomo Electric Industries, Ltd.</td><td class="patent-data-table-td ">Method for manufacturing semiconductor light-receiving elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5334860">US5334860</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 23, 1992</td><td class="patent-data-table-td patent-date-value">Aug 2, 1994</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Panel having thin film element formed thereon</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5468987">US5468987</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 1993</td><td class="patent-data-table-td patent-date-value">Nov 21, 1995</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and method for forming the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5478766">US5478766</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 3, 1995</td><td class="patent-data-table-td patent-date-value">Dec 26, 1995</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Process for formation of thin film transistor liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5496752">US5496752</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 1, 1995</td><td class="patent-data-table-td patent-date-value">Mar 5, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Method of manufacturing thin film transistors in a liquid crystal display apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0450941A2?cl=en">EP0450941A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 3, 1991</td><td class="patent-data-table-td patent-date-value">Oct 9, 1991</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">An active matrix display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=G3NCBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DJP%26NR%3DH04265945A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNGGEZUa2ER-nwQaRduzxx-V-iiq7g">JPH04265945A</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5721601">US5721601</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 1995</td><td class="patent-data-table-td patent-date-value">Feb 24, 1998</td><td class="patent-data-table-td ">Sanyo Electric Co., Ltd.</td><td class="patent-data-table-td ">Display units having two insolating films and a planarizing film and process for producing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5731855">US5731855</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 26, 1996</td><td class="patent-data-table-td patent-date-value">Mar 24, 1998</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Liquid crystal display device having a film for protecting interface between interlayer insulating film and underlying layer and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5811325">US5811325</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td patent-date-value">Sep 22, 1998</td><td class="patent-data-table-td ">Industrial Technology Research Institute</td><td class="patent-data-table-td ">Method of making a polysilicon carbon source/drain heterojunction thin-film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5818551">US5818551</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 11, 1996</td><td class="patent-data-table-td patent-date-value">Oct 6, 1998</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor-liquid crystal display having patterned amorphous silicon and N+ amorphous layers and a manufacturing method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5852481">US5852481</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 10, 1997</td><td class="patent-data-table-td patent-date-value">Dec 22, 1998</td><td class="patent-data-table-td ">Lg Electronics, Inc.</td><td class="patent-data-table-td ">Liquid crystal display with two gate electrodes each having a non-anodizing and one anodizing metallic layer and method of fabricating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5874326">US5874326</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 23, 1997</td><td class="patent-data-table-td patent-date-value">Feb 23, 1999</td><td class="patent-data-table-td ">Lg Electronics Inc.</td><td class="patent-data-table-td ">Method for fabricating thin film transistor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5907376">US5907376</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 20, 1997</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Liquid crystal display having an active matrix substrate with thermosetting inter-layer insulating film with a thickness of greater than 2 μm</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5956104">US5956104</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 10, 1998</td><td class="patent-data-table-td patent-date-value">Sep 21, 1999</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Active matrix-type liquid crystal display device and method of making the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5994157">US5994157</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 22, 1998</td><td class="patent-data-table-td patent-date-value">Nov 30, 1999</td><td class="patent-data-table-td ">Ois Optical Imaging Systems, Inc.</td><td class="patent-data-table-td ">Method of making a large area imager with UV Blocking layer, and corresponding imager</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6020590">US6020590</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 22, 1998</td><td class="patent-data-table-td patent-date-value">Feb 1, 2000</td><td class="patent-data-table-td ">Ois Optical Imaging Systems, Inc.</td><td class="patent-data-table-td ">Large area imager with UV blocking layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6057896">US6057896</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 26, 1997</td><td class="patent-data-table-td patent-date-value">May 2, 2000</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays using organic insulating material for a passivation layer and/or a gate insulating layer and manufacturing methods thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6078366">US6078366</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 6, 1998</td><td class="patent-data-table-td patent-date-value">Jun 20, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Array substrate comprising semiconductor contact layers having same outline as signal lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6081308">US6081308</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 26, 1998</td><td class="patent-data-table-td patent-date-value">Jun 27, 2000</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6084653">US6084653</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 11, 1999</td><td class="patent-data-table-td patent-date-value">Jul 4, 2000</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Liquid crystal display having an active matrix substrate with thermosetting inter-layer insulating film with a thickness of greater than 2 μM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6243146">US6243146</a></td><td class="patent-data-table-td patent-date-value">Mar 21, 2000</td><td class="patent-data-table-td patent-date-value">Jun 5, 2001</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays using organic insulating material and manufacturing methods thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6319760">US6319760</a></td><td class="patent-data-table-td patent-date-value">Oct 27, 1999</td><td class="patent-data-table-td patent-date-value">Nov 20, 2001</td><td class="patent-data-table-td ">Hyundai Electronics Industries Co., Ltd.</td><td class="patent-data-table-td ">Manufacturing method of liquid crystal display having high aperture ratio and high transmittance</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6339230">US6339230</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 1999</td><td class="patent-data-table-td patent-date-value">Jan 15, 2002</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Method for manufacturing a liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6359666">US6359666</a></td><td class="patent-data-table-td patent-date-value">Jul 23, 1999</td><td class="patent-data-table-td patent-date-value">Mar 19, 2002</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">TFT-type LCD and method of making with pixel electrodes and bus lines having two layers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6359671">US6359671</a></td><td class="patent-data-table-td patent-date-value">Feb 23, 2000</td><td class="patent-data-table-td patent-date-value">Mar 19, 2002</td><td class="patent-data-table-td ">Planar Systems, Inc.</td><td class="patent-data-table-td ">High contrast liquid crystal device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6388726">US6388726</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 27, 1999</td><td class="patent-data-table-td patent-date-value">May 14, 2002</td><td class="patent-data-table-td ">Hyundai Display Technology Inc.</td><td class="patent-data-table-td ">Method of manufacturing liquid crystal display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6436740">US6436740</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 13, 2000</td><td class="patent-data-table-td patent-date-value">Aug 20, 2002</td><td class="patent-data-table-td ">Hannstar Display Corp.</td><td class="patent-data-table-td ">Tri-layer process for forming TFT matrix of LCD with reduced masking steps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6445428">US6445428</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 29, 2001</td><td class="patent-data-table-td patent-date-value">Sep 3, 2002</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Thin film transistor for a liquid crystal display device and a fabrication process thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6500701">US6500701</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 20, 2001</td><td class="patent-data-table-td patent-date-value">Dec 31, 2002</td><td class="patent-data-table-td ">Casio Computer Co., Ltd.</td><td class="patent-data-table-td ">Method of manufacturing thin film transistor panel having protective film of channel region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6593990">US6593990</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 21, 1999</td><td class="patent-data-table-td patent-date-value">Jul 15, 2003</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6597415">US6597415</a></td><td class="patent-data-table-td patent-date-value">Mar 7, 2001</td><td class="patent-data-table-td patent-date-value">Jul 22, 2003</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor substrates for liquid crystal displays including thinner passivation layer on storage capacitor electrode than other regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6661026">US6661026</a></td><td class="patent-data-table-td patent-date-value">Jan 2, 2002</td><td class="patent-data-table-td patent-date-value">Dec 9, 2003</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6682961">US6682961</a></td><td class="patent-data-table-td patent-date-value">Sep 17, 1998</td><td class="patent-data-table-td patent-date-value">Jan 27, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel used for a liquid crystal display and a manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6704069">US6704069</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2002</td><td class="patent-data-table-td patent-date-value">Mar 9, 2004</td><td class="patent-data-table-td ">Fujitsu Display Technologies Corporation</td><td class="patent-data-table-td ">TFT-LCD having particular gate insulator structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6787809">US6787809</a></td><td class="patent-data-table-td patent-date-value">Aug 21, 2003</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6788363">US6788363</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 11, 2002</td><td class="patent-data-table-td patent-date-value">Sep 7, 2004</td><td class="patent-data-table-td ">Prime View International Corp. Ltd.</td><td class="patent-data-table-td ">Reflector structure of a multi-domain liquid crystal display and its fabrication method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6862050">US6862050</a></td><td class="patent-data-table-td patent-date-value">Mar 12, 2003</td><td class="patent-data-table-td patent-date-value">Mar 1, 2005</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays using organic insulating material for a gate insulating layer and/or having photolithographic formed spacers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6927826">US6927826</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 2000</td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td ">Semiconductor Energy Labaratory Co., Ltd.</td><td class="patent-data-table-td ">Display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6940566">US6940566</a></td><td class="patent-data-table-td patent-date-value">Oct 1, 2003</td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays including organic passivation layer contacting a portion of the semiconductor layer between source and drain regions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6969643">US6969643</a></td><td class="patent-data-table-td patent-date-value">Oct 23, 2003</td><td class="patent-data-table-td patent-date-value">Nov 29, 2005</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel used for a liquid crystal display and a manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7075108">US7075108</a></td><td class="patent-data-table-td patent-date-value">Sep 11, 2003</td><td class="patent-data-table-td patent-date-value">Jul 11, 2006</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Thin film transistor matrix device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7078255">US7078255</a></td><td class="patent-data-table-td patent-date-value">Sep 3, 2004</td><td class="patent-data-table-td patent-date-value">Jul 18, 2006</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7190428">US7190428</a></td><td class="patent-data-table-td patent-date-value">Jul 25, 2005</td><td class="patent-data-table-td patent-date-value">Mar 13, 2007</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7436463">US7436463</a></td><td class="patent-data-table-td patent-date-value">Jan 3, 2007</td><td class="patent-data-table-td patent-date-value">Oct 14, 2008</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7443478">US7443478</a></td><td class="patent-data-table-td patent-date-value">Apr 19, 2002</td><td class="patent-data-table-td patent-date-value">Oct 28, 2008</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Contact structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7504290">US7504290</a></td><td class="patent-data-table-td patent-date-value">May 18, 2007</td><td class="patent-data-table-td patent-date-value">Mar 17, 2009</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel for a liquid crystal display and a method for manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7508033">US7508033</a></td><td class="patent-data-table-td patent-date-value">Sep 8, 2003</td><td class="patent-data-table-td patent-date-value">Mar 24, 2009</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device with diamond-like carbon film on backside of substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7561242">US7561242</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 4, 2003</td><td class="patent-data-table-td patent-date-value">Jul 14, 2009</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Contact structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7575960">US7575960</a></td><td class="patent-data-table-td patent-date-value">Mar 16, 2006</td><td class="patent-data-table-td patent-date-value">Aug 18, 2009</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Method for fabricating a thin film transistor matrix device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7612394">US7612394</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 10, 2006</td><td class="patent-data-table-td patent-date-value">Nov 3, 2009</td><td class="patent-data-table-td ">Au Optronics Corporation</td><td class="patent-data-table-td ">Thin film transistor array substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7616273">US7616273</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Contact structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7623193">US7623193</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 2005</td><td class="patent-data-table-td patent-date-value">Nov 24, 2009</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel used for a liquid crystal display and a manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7633085">US7633085</a></td><td class="patent-data-table-td patent-date-value">Apr 7, 2005</td><td class="patent-data-table-td patent-date-value">Dec 15, 2009</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7649582">US7649582</a></td><td class="patent-data-table-td patent-date-value">Apr 9, 2007</td><td class="patent-data-table-td patent-date-value">Jan 19, 2010</td><td class="patent-data-table-td ">Lg Display Co., Ltd.</td><td class="patent-data-table-td ">Array substrate for a liquid crystal display device having multi-layered metal line and fabricating method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7697102">US7697102</a></td><td class="patent-data-table-td patent-date-value">Aug 9, 2005</td><td class="patent-data-table-td patent-date-value">Apr 13, 2010</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd</td><td class="patent-data-table-td ">Contact structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7760316">US7760316</a></td><td class="patent-data-table-td patent-date-value">Jun 9, 2009</td><td class="patent-data-table-td patent-date-value">Jul 20, 2010</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Contact structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7763480">US7763480</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 12, 2009</td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td ">Au Optronics Corporation</td><td class="patent-data-table-td ">Method for manufacturing thin film transistor array substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7863120">US7863120</a></td><td class="patent-data-table-td patent-date-value">Jan 3, 2007</td><td class="patent-data-table-td patent-date-value">Jan 4, 2011</td><td class="patent-data-table-td ">Lg Display Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal display device with double metal layer source and drain electrodes and fabricating method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7947982">US7947982</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 2009</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Thin film transistor matrix device including a plurality of thin film transistors arranged on the substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7947983">US7947983</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 15, 2010</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Thin film transistor matrix device including first and second conducting connections formed outside an image display region</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7972964">US7972964</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2006</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device with contact structure and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7973905">US7973905</a></td><td class="patent-data-table-td patent-date-value">Jan 18, 2005</td><td class="patent-data-table-td patent-date-value">Jul 5, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Liquid crystal displays using organic insulating material and manufacturing methods thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7995154">US7995154</a></td><td class="patent-data-table-td patent-date-value">Dec 3, 2009</td><td class="patent-data-table-td patent-date-value">Aug 9, 2011</td><td class="patent-data-table-td ">Lg Display Co., Ltd.</td><td class="patent-data-table-td ">Array substrate for a liquid crystal display device having multi-layered metal line and fabricating method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8023057">US8023057</a></td><td class="patent-data-table-td patent-date-value">Oct 29, 2009</td><td class="patent-data-table-td patent-date-value">Sep 20, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array panel used for liquid crystal display and a manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8093591">US8093591</a></td><td class="patent-data-table-td patent-date-value">Dec 14, 2009</td><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device and manufacturing method thereof</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8149347">US8149347</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 4, 2011</td><td class="patent-data-table-td patent-date-value">Apr 3, 2012</td><td class="patent-data-table-td ">Lg Display Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor substrate and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8258513">US8258513</a></td><td class="patent-data-table-td patent-date-value">Apr 29, 2010</td><td class="patent-data-table-td patent-date-value">Sep 4, 2012</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Thin film transistor matrix device including first and second connection lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8283788">US8283788</a></td><td class="patent-data-table-td patent-date-value">Sep 16, 2010</td><td class="patent-data-table-td patent-date-value">Oct 9, 2012</td><td class="patent-data-table-td ">Semiconductor Energy Laboratory Co., Ltd.</td><td class="patent-data-table-td ">Method of fabricating semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8576346">US8576346</a></td><td class="patent-data-table-td patent-date-value">Mar 15, 2013</td><td class="patent-data-table-td patent-date-value">Nov 5, 2013</td><td class="patent-data-table-td ">Samsung Display Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array substrate for liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8592816">US8592816</a></td><td class="patent-data-table-td patent-date-value">Jul 19, 2012</td><td class="patent-data-table-td patent-date-value">Nov 26, 2013</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Thin film transistor matrix device including first and second connection lines</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8736780">US8736780</a></td><td class="patent-data-table-td patent-date-value">Jul 30, 2010</td><td class="patent-data-table-td patent-date-value">May 27, 2014</td><td class="patent-data-table-td ">Samsung Display Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor array substrate for liquid crystal display</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8767161">US8767161</a></td><td class="patent-data-table-td patent-date-value">Jan 24, 2012</td><td class="patent-data-table-td patent-date-value">Jul 1, 2014</td><td class="patent-data-table-td ">Japan Display Inc.</td><td class="patent-data-table-td ">Display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100059747">US20100059747</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 8, 2009</td><td class="patent-data-table-td patent-date-value">Mar 11, 2010</td><td class="patent-data-table-td ">Fujifilm Corporation</td><td class="patent-data-table-td ">Thin film field-effect transistor and display device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE41363">USRE41363</a></td><td class="patent-data-table-td patent-date-value">Dec 8, 2005</td><td class="patent-data-table-td patent-date-value">Jun 1, 2010</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Thin film transistor substrate</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/USRE44267">USRE44267</a></td><td class="patent-data-table-td patent-date-value">Oct 2, 1996</td><td class="patent-data-table-td patent-date-value">Jun 4, 2013</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Method to prevent static destruction of an active element comprised in a liquid crystal display device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc349/defs349.htm&usg=AFQjCNG9Ah5dJ0D-VVFHpioxPbFZZh4VUw#C349S042000">349/42</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc349/defs349.htm&usg=AFQjCNG9Ah5dJ0D-VVFHpioxPbFZZh4VUw#C349S043000">349/43</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S701000">438/701</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc438/defs438.htm&usg=AFQjCNFdS8Z7OnAEQSfBcJSjH9hviSKYpg#C438S030000">438/30</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G02F0001134300">G02F1/1343</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G02F0001136800">G02F1/1368</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021840000">H01L21/84</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G02F0001136000">G02F1/136</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G02F0001136200">G02F1/1362</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021336000">H01L21/336</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0029786000">H01L29/786</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021770000">H01L21/77</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/1214">H01L27/1214</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G02F1/1368">G02F1/1368</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G02F1/136286">G02F1/136286</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G02F1/136209">G02F1/136209</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G02F1/136227">G02F1/136227</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=G3NCBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L27/1288">H01L27/1288</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L27/12T</span>, <span class="nested-value">G02F1/1362H</span>, <span class="nested-value">G02F1/1368</span>, <span class="nested-value">G02F1/1362B</span>, <span class="nested-value">G02F1/1362W</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 23, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-13 IS CONFIRMED.NEW CLAIMS 14-17 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20100422</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 27, 2009</td><td class="patent-data-table-td ">CC</td><td class="patent-data-table-td ">Certificate of correction</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 22, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">THOMSON LICENSING LLC, NEW JERSEY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:XEROX CORPORATION;PALO ALTO RESEARCH CENTER INCORPORATED;REEL/FRAME:022575/0761;SIGNING DATES FROM 20080804 TO 20080805</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">THOMSON LICENSING, FRANCE</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:THOMSON LICENSING LLC;REEL/FRAME:022575/0746</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20081231</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 12, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 25, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">XEROX CORPORATION, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, N.A., SUCCESSOR BY MERGER TO BANK ONE NA;REEL/FRAME:021291/0203</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20071129</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 22, 2008</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">XEROX CORPORATION, NEW YORK</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK ONE, NA;REEL/FRAME:020582/0202</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030625</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK ONE, NA;REEL/FRAME:020571/0851</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030623</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:BANK ONE, NA;REEL/FRAME:020571/0928</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:JP MORGAN CHASE BANK, NA;REEL/FRAME:020540/0463</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20061204</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 16, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 31, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">JPMORGAN CHASE BANK, AS COLLATERAL AGENT, TEXAS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:015134/0476</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20030625</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">JPMORGAN CHASE BANK, AS COLLATERAL AGENT LIEN PERF</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION /AR;REEL/FRAME:015134/0476C</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:15134/476</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">JPMORGAN CHASE BANK, AS COLLATERAL AGENT,TEXAS</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 28, 2002</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">BANK ONE, NA, AS ADMINISTRATIVE AGENT, ILLINOIS</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY INTEREST;ASSIGNOR:XEROX CORPORATION;REEL/FRAME:013153/0001</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020621</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 11, 2000</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 30, 1995</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">XEROX CORPORATION, CONNECTICUT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FULKS, RONALD T.;YAO, WILLIAM;TSAI, CHUANG C.;REEL/FRAME:007661/0877</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19950525</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U2Vs7uY42Y9oe6OPoB9MD-0REATgw\u0026id=G3NCBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U0xK-5nvA6aESbZH4U3E1vYpyXRKQ\u0026id=G3NCBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3hEfZuvC5rpDid3RixYCW01CdCdg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Method_of_manufacturing_active_matrix_LC.pdf?id=G3NCBAABERAJ\u0026output=pdf\u0026sig=ACfU3U28SYzpgAzzRO6e0KNS8qUp3uceTg"},"sample_url":"http://www.google.com/patents/reader?id=G3NCBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>