TimeQuest Timing Analyzer report for U_SOM_DECODE
Tue Apr 25 01:57:49 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_IN'
 13. Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 14. Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 15. Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 16. Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 17. Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 18. Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 19. Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 20. Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 21. Slow 1200mV 85C Model Hold: 'CLOCK_IN'
 22. Slow 1200mV 85C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 23. Slow 1200mV 85C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'CLOCK_IN'
 32. Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 33. Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 34. Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 35. Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 36. Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 37. Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 38. Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 39. Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_IN'
 41. Slow 1200mV 0C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 42. Slow 1200mV 0C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'CLOCK_IN'
 50. Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 51. Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 52. Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 53. Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 54. Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'
 55. Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'
 56. Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'
 57. Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 58. Fast 1200mV 0C Model Hold: 'CLOCK_IN'
 59. Fast 1200mV 0C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 60. Fast 1200mV 0C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Recovery Transfers
 71. Removal Transfers
 72. Report TCCS
 73. Report RSKM
 74. Unconstrained Paths Summary
 75. Clock Status Summary
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. Unconstrained Input Ports
 79. Unconstrained Output Ports
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; U_SOM_DECODE                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; Clock Name                                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+
; CLOCK_IN                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_IN }                                           ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock }      ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo }  ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay } ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig }  ;
+----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 265.25 MHz ; 250.0 MHz       ; CLOCK_IN                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 287.69 MHz ; 287.69 MHz      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ;                                                               ;
; 525.21 MHz ; 525.21 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ;                                                               ;
; 531.91 MHz ; 531.91 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ;                                                               ;
; 658.76 MHz ; 658.76 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ;                                                               ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -2.770 ; -25.606       ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -2.476 ; -55.552       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; -0.452 ; -0.452        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.440 ; -0.440        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.259 ; -0.259        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.062 ; -0.062        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.034 ; -0.034        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.122  ; 0.000         ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 0.403  ; 0.000         ;
; CLOCK_IN                                           ; 0.449  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                 ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.182 ; -1.456        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                 ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.654 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -3.000 ; -18.420       ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -1.285 ; -41.120       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.391  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0.395  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.480  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_IN'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.770 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.686      ;
; -2.761 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.677      ;
; -2.646 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.562      ;
; -2.521 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.437      ;
; -2.479 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.395      ;
; -2.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.231      ;
; -2.260 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.176      ;
; -2.113 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.029      ;
; -2.112 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 3.028      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.076 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.993      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -2.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.984      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.952 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.869      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.827 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.744      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.785 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.702      ;
; -1.756 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 2.672      ;
; -1.684 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.082     ; 2.600      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.621 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.538      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.566 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.483      ;
; -1.497 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.500        ; 2.976      ; 5.193      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
; -1.419 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.081     ; 2.336      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                           ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.476 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.394      ;
; -2.458 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.376      ;
; -2.445 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.363      ;
; -2.405 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.323      ;
; -2.396 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.314      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.291 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.208      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.269 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.186      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.258 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.175      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.180 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 3.097      ;
; -2.145 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.063      ;
; -2.086 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay     ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 3.004      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.061 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.978      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.049 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.966      ;
; -2.027 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.080     ; 2.945      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
; -2.022 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.081     ; 2.939      ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                     ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.452 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.500        ; 0.854      ; 1.346      ;
; 0.010  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 1.000        ; 0.854      ; 1.384      ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.440 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.500        ; 1.036      ; 1.335      ;
; 0.017  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 1.000        ; 1.036      ; 1.378      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                        ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.259 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.500        ; 1.035      ; 1.329      ;
; 0.216  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 1.000        ; 1.035      ; 1.354      ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                         ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.062 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.000        ; 1.108      ; 1.278      ;
; 0.427  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.500       ; 1.108      ; 1.267      ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                       ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.034 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.000        ; 1.105      ; 1.303      ;
; 0.434  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; -0.500       ; 1.105      ; 1.271      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                     ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.122 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.000        ; 0.911      ; 1.265      ;
; 0.600 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; -0.500       ; 0.911      ; 1.243      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                                  ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.403 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.669      ;
; 0.464 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG            ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 2.163      ; 2.323      ;
; 0.525 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG            ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 2.163      ; 2.384      ;
; 0.635 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.902      ;
; 0.643 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.909      ;
; 0.644 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.910      ;
; 0.647 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.915      ;
; 0.650 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.982      ; 2.328      ;
; 0.656 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.927      ;
; 0.668 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 0.935      ;
; 0.676 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.942      ;
; 0.705 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter       ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 0.971      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.713 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.981      ; 2.390      ;
; 0.793 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.269      ; 2.490      ;
; 0.877 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.143      ;
; 0.952 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.219      ;
; 0.960 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.226      ;
; 0.964 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.818      ; 2.973      ;
; 0.969 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.236      ;
; 0.970 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.236      ;
; 0.974 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.241      ;
; 0.975 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.241      ;
; 0.976 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.242      ;
; 0.976 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.242      ;
; 0.979 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.247      ;
; 0.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.251      ;
; 0.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.251      ;
; 0.985 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.252      ;
; 0.989 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.255      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.256      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.256      ;
; 0.990 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.257      ;
; 0.994 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.260      ;
; 1.016 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 3.017      ; 4.461      ;
; 1.066 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]     ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.082      ; 1.334      ;
; 1.073 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.340      ;
; 1.078 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.345      ;
; 1.090 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.357      ;
; 1.095 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.362      ;
; 1.095 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.362      ;
; 1.096 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.362      ;
; 1.096 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.363      ;
; 1.096 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.363      ;
; 1.097 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.363      ;
; 1.097 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.363      ;
; 1.100 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.367      ;
; 1.100 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.367      ;
; 1.101 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.367      ;
; 1.101 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.368      ;
; 1.101 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.368      ;
; 1.102 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.080      ; 1.368      ;
; 1.103 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicio      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.818      ; 3.107      ;
; 1.105 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.372      ;
; 1.106 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.373      ;
; 1.110 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.377      ;
; 1.110 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.377      ;
; 1.111 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.081      ; 1.378      ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_IN'                                                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.449 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.716      ;
; 0.641 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.912      ;
; 0.648 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.915      ;
; 0.662 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.929      ;
; 0.664 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.931      ;
; 0.669 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 0.936      ;
; 0.818 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.085      ;
; 0.843 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.110      ;
; 0.959 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.227      ;
; 0.962 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.229      ;
; 0.971 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.238      ;
; 0.973 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.240      ;
; 0.975 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.243      ;
; 0.978 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.245      ;
; 0.980 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.247      ;
; 0.982 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.249      ;
; 0.989 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.256      ;
; 0.994 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.261      ;
; 1.080 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.348      ;
; 1.083 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.350      ;
; 1.085 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.352      ;
; 1.086 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.353      ;
; 1.088 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.355      ;
; 1.097 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.364      ;
; 1.099 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.366      ;
; 1.101 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.368      ;
; 1.102 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.369      ;
; 1.104 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.371      ;
; 1.106 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.373      ;
; 1.145 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.412      ;
; 1.150 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.417      ;
; 1.161 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.428      ;
; 1.206 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.473      ;
; 1.207 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.474      ;
; 1.209 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.000        ; 3.089      ; 4.746      ;
; 1.209 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.476      ;
; 1.211 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.478      ;
; 1.212 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.479      ;
; 1.214 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.481      ;
; 1.223 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.490      ;
; 1.225 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.492      ;
; 1.228 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.495      ;
; 1.230 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.497      ;
; 1.271 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.538      ;
; 1.276 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.543      ;
; 1.282 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.549      ;
; 1.287 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.554      ;
; 1.332 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.599      ;
; 1.333 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.600      ;
; 1.337 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.604      ;
; 1.338 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.605      ;
; 1.351 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.618      ;
; 1.356 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.623      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.371 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.638      ;
; 1.397 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.664      ;
; 1.402 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.669      ;
; 1.458 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.725      ;
; 1.463 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.730      ;
; 1.477 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.744      ;
; 1.482 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.749      ;
; 1.523 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.790      ;
; 1.528 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 1.795      ;
; 1.741 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; -0.500       ; 3.089      ; 4.778      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.933 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.200      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
; 1.940 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.081      ; 2.207      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                             ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
; -0.182 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.762      ; 2.452      ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                             ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
; 0.654 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.971      ; 2.321      ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                 ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note                                                          ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
; 288.18 MHz ; 250.0 MHz       ; CLOCK_IN                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
; 312.89 MHz ; 312.89 MHz      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ;                                                               ;
; 546.45 MHz ; 546.45 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ;                                                               ;
; 563.06 MHz ; 563.06 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ;                                                               ;
; 671.14 MHz ; 671.14 MHz      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ;                                                               ;
+------------+-----------------+----------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -2.470 ; -22.270       ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -2.196 ; -47.704       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; -0.415 ; -0.415        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.388 ; -0.388        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.245 ; -0.245        ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.064 ; -0.064        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.039 ; -0.039        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.104  ; 0.000         ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 0.354  ; 0.000         ;
; CLOCK_IN                                           ; 0.407  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                  ;
+-----------------------------------------------+--------+---------------+
; Clock                                         ; Slack  ; End Point TNS ;
+-----------------------------------------------+--------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.154 ; -1.232        ;
+-----------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                  ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.640 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -3.000 ; -18.420       ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -1.285 ; -41.120       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.421  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0.424  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.482  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_IN'                                                                                                                                                                                    ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -2.470 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 3.396      ;
; -2.462 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 3.388      ;
; -2.366 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 3.292      ;
; -2.250 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 3.176      ;
; -2.204 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 3.130      ;
; -2.059 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.985      ;
; -2.002 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.928      ;
; -1.878 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.804      ;
; -1.873 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.799      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.800 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.727      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.792 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.719      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.696 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.623      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.580 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.507      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.534 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.461      ;
; -1.531 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.457      ;
; -1.456 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.073     ; 2.382      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.389 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.316      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.345 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.272      ;
; -1.283 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.500        ; 2.705      ; 4.690      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
; -1.208 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.072     ; 2.135      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                            ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                            ; Launch Clock                                  ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -2.196 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 3.122      ;
; -2.133 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 3.059      ;
; -2.129 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 3.055      ;
; -2.104 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 3.030      ;
; -2.094 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 3.020      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.911      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.973 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.900      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.967 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.894      ;
; -1.909 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 2.835      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]    ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.817      ;
; -1.821 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay     ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 2.747      ;
; -1.798 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.073     ; 2.724      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.784 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.711      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.776 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.703      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
; -1.749 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]   ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.072     ; 2.676      ;
+--------+-------------------------------------------------+----------------------------------------------------+-----------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                      ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.415 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.500        ; 0.764      ; 1.255      ;
; 0.101  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 1.000        ; 0.764      ; 1.239      ;
+--------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                       ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.388 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.500        ; 0.929      ; 1.239      ;
; 0.120  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 1.000        ; 0.929      ; 1.231      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                         ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.245 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.500        ; 0.927      ; 1.243      ;
; 0.290  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 1.000        ; 0.927      ; 1.208      ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                          ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.064 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.000        ; 0.993      ; 1.142      ;
; 0.476  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.500       ; 0.993      ; 1.182      ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                        ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.039 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.000        ; 0.990      ; 1.164      ;
; 0.473  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; -0.500       ; 0.990      ; 1.176      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.104 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.000        ; 0.813      ; 1.130      ;
; 0.629 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; -0.500       ; 0.813      ; 1.155      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                                   ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                            ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.354 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.597      ;
; 0.449 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG            ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.949      ; 2.079      ;
; 0.514 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG            ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.949      ; 2.144      ;
; 0.582 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.825      ;
; 0.587 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.831      ;
; 0.592 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.836      ;
; 0.600 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.844      ;
; 0.603 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.846      ;
; 0.605 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.848      ;
; 0.611 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.854      ;
; 0.615 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.786      ; 2.082      ;
; 0.620 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 0.863      ;
; 0.651 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter       ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.073      ; 0.895      ;
; 0.744 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.181      ; 2.319      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.750 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY           ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.784      ; 2.215      ;
; 0.799 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.042      ;
; 0.869 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.112      ;
; 0.872 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.115      ;
; 0.875 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.118      ;
; 0.875 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.118      ;
; 0.880 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.124      ;
; 0.883 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.126      ;
; 0.886 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.129      ;
; 0.888 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.890 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.136      ;
; 0.899 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.142      ;
; 0.899 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.143      ;
; 0.904 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.147      ;
; 0.937 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo   ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.596      ; 2.704      ;
; 0.968 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.211      ;
; 0.979 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.222      ;
; 0.982 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.225      ;
; 0.984 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]     ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.074      ; 1.229      ;
; 0.985 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.228      ;
; 0.985 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.228      ;
; 0.989 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.989 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.233      ;
; 0.991 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.234      ;
; 0.993 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.236      ;
; 0.996 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.239      ;
; 0.996 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.239      ;
; 0.998 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.241      ;
; 0.998 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.241      ;
; 0.999 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]     ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.242      ;
; 1.000 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.243      ;
; 1.000 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.244      ;
; 1.002 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]       ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.246      ;
; 1.009 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.072      ; 1.252      ;
+-------+---------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_IN'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.407 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.650      ;
; 0.587 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.832      ;
; 0.591 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.835      ;
; 0.606 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.851      ;
; 0.612 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.855      ;
; 0.756 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 0.999      ;
; 0.781 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.024      ;
; 0.873 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.116      ;
; 0.873 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.116      ;
; 0.877 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.123      ;
; 0.888 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.131      ;
; 0.890 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.134      ;
; 0.894 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.137      ;
; 0.894 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.137      ;
; 0.905 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.148      ;
; 0.972 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.215      ;
; 0.972 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.215      ;
; 0.977 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.220      ;
; 0.983 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.226      ;
; 0.983 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.226      ;
; 0.987 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.230      ;
; 0.988 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.231      ;
; 0.989 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.232      ;
; 0.990 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.233      ;
; 0.998 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.241      ;
; 1.000 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.243      ;
; 1.001 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.244      ;
; 1.043 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.286      ;
; 1.055 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.298      ;
; 1.067 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.310      ;
; 1.082 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.325      ;
; 1.082 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.325      ;
; 1.087 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.330      ;
; 1.093 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.336      ;
; 1.093 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.336      ;
; 1.097 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.340      ;
; 1.098 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.341      ;
; 1.099 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.342      ;
; 1.108 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.351      ;
; 1.110 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.353      ;
; 1.153 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.396      ;
; 1.153 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.396      ;
; 1.165 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.408      ;
; 1.177 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.420      ;
; 1.180 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.000        ; 2.805      ; 4.399      ;
; 1.192 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.435      ;
; 1.192 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.435      ;
; 1.203 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.446      ;
; 1.203 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.446      ;
; 1.209 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.452      ;
; 1.220 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.463      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.262 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.505      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.263 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.506      ;
; 1.275 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.518      ;
; 1.302 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.545      ;
; 1.313 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.556      ;
; 1.319 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.562      ;
; 1.330 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.573      ;
; 1.373 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.616      ;
; 1.385 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 1.628      ;
; 1.559 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; -0.500       ; 2.805      ; 4.278      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.776 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.019      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
; 1.793 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.072      ; 2.036      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                              ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
; -0.154 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.587      ; 2.250      ;
+--------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                              ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
; 0.640 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.773      ; 2.094      ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -0.847 ; -5.709        ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -0.813 ; -12.948       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0.082  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.085  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.184  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.015 ; -0.015        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.004 ; -0.004        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.079  ; 0.000         ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 0.181  ; 0.000         ;
; CLOCK_IN                                           ; 0.204  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                 ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.157 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                  ;
+-----------------------------------------------+-------+---------------+
; Clock                                         ; Slack ; End Point TNS ;
+-----------------------------------------------+-------+---------------+
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.446 ; 0.000         ;
+-----------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; CLOCK_IN                                           ; -3.000 ; -15.743       ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -1.000 ; -32.000       ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0.423  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.424  ; 0.000         ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0.471  ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_IN'                                                                                                                                                                                    ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; -0.847 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.792      ;
; -0.840 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.785      ;
; -0.775 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.720      ;
; -0.720 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.665      ;
; -0.714 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.659      ;
; -0.629 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.574      ;
; -0.622 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.567      ;
; -0.604 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.500        ; 1.597      ; 2.783      ;
; -0.546 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.491      ;
; -0.545 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.490      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.387      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.435 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.380      ;
; -0.402 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.347      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.370 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.315      ;
; -0.340 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.285      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.315 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.260      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.309 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.254      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.169      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.217 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.162      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
; -0.141 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 1.000        ; -0.042     ; 1.086      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                                    ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -0.813 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.759      ;
; -0.788 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.734      ;
; -0.764 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.710      ;
; -0.716 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.662      ;
; -0.676 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.622      ;
; -0.635 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.581      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.597 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.542      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.588 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.533      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.584 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.529      ;
; -0.565 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.511      ;
; -0.558 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 1.505      ; 2.665      ;
; -0.554 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.041     ; 1.500      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.535 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.480      ;
; -0.487 ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicio       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -1.015     ; 0.459      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.470 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.415      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.469 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.414      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
; -0.460 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 1.000        ; -0.042     ; 1.405      ;
+--------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                      ;
+-------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.082 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.500        ; 0.504      ; 0.605      ;
; 0.506 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 1.000        ; 0.504      ; 0.681      ;
+-------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                     ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.085 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.500        ; 0.408      ; 0.607      ;
; 0.513 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 1.000        ; 0.408      ; 0.679      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                        ;
+-------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.184 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.500        ; 0.503      ; 0.598      ;
; 0.610 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 1.000        ; 0.503      ; 0.672      ;
+-------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay'                                                                                                                                                                          ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                 ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.015 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0.000        ; 0.540      ; 0.630      ;
; 0.427  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.500       ; 0.540      ; 0.572      ;
+--------+----------------------------------------------------+-----------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo'                                                                                                                                                                        ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.004 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; 0.000        ; 0.542      ; 0.643      ;
; 0.430  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; -0.500       ; 0.542      ; 0.577      ;
+--------+---------------------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig'                                                                                                                                                                      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.079 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; 0.000        ; 0.438      ; 0.622      ;
; 0.516 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig ; -0.500       ; 0.438      ; 0.559      ;
+-------+---------------------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                                       ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.181 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.307      ;
; 0.285 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.015      ; 1.384      ;
; 0.288 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.414      ;
; 0.292 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.427      ;
; 0.305 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.432      ;
; 0.314 ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter        ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.041      ; 0.439      ;
; 0.316 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.577      ; 2.092      ;
; 0.320 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.mede_echo    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.596      ; 1.115      ;
; 0.360 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG             ; u_som:BLOCO_01|trigger:DECODE_TRIGG|pulse_value    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.169      ; 1.123      ;
; 0.379 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.gera_trig    ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.577      ; 2.155      ;
; 0.382 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_TRIG             ; u_som:BLOCO_01|trigger:DECODE_TRIGG|counter        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.169      ; 1.145      ;
; 0.388 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.514      ;
; 0.394 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.577      ; 2.170      ;
; 0.401 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.577      ; 2.177      ;
; 0.426 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.delay        ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.577      ; 2.202      ;
; 0.437 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.563      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.439 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.107      ;
; 0.441 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.567      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicio       ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 1.015      ; 1.545      ;
; 0.447 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.573      ;
; 0.448 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.585      ;
; 0.461 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[2]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.588      ;
; 0.469 ; u_som:BLOCO_01|fsm_u_som:FSM|S_EN_DELAY            ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.074      ; 1.137      ;
; 0.485 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|delay:DECODE_DELAY|delay_value      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.611      ;
; 0.500 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.626      ;
; 0.503 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[1]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.629      ;
; 0.511 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.637      ;
; 0.512 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.638      ;
; 0.512 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.638      ;
; 0.513 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[13]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.513 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.639      ;
; 0.514 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[5]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.640      ;
; 0.515 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[7]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.641      ;
; 0.515 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[3]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[12]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[0]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[4]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.642      ;
; 0.518 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[9]       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[8]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[11]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[6]       ; u_som:BLOCO_01|delay:DECODE_DELAY|counter[10]      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3]        ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7]        ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.000        ; 0.042      ; 0.647      ;
+-------+----------------------------------------------------+----------------------------------------------------+----------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_IN'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock                                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+
; 0.204 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.330      ;
; 0.292 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.420      ;
; 0.302 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.428      ;
; 0.305 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.432      ;
; 0.367 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.493      ;
; 0.386 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock       ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; CLOCK_IN    ; 0.000        ; 1.659      ; 2.264      ;
; 0.386 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.512      ;
; 0.441 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.568      ;
; 0.452 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.582      ;
; 0.460 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.589      ;
; 0.504 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.631      ;
; 0.507 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.634      ;
; 0.508 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.634      ;
; 0.518 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.644      ;
; 0.518 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.645      ;
; 0.521 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.647      ;
; 0.522 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.648      ;
; 0.525 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.651      ;
; 0.528 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.654      ;
; 0.535 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.661      ;
; 0.570 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.696      ;
; 0.571 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.697      ;
; 0.573 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.699      ;
; 0.574 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.700      ;
; 0.574 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.700      ;
; 0.584 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.710      ;
; 0.585 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.711      ;
; 0.587 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.713      ;
; 0.588 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.714      ;
; 0.591 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.717      ;
; 0.594 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.720      ;
; 0.598 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.724      ;
; 0.601 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.727      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.617 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.743      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.618 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.744      ;
; 0.636 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.762      ;
; 0.637 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.763      ;
; 0.639 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.765      ;
; 0.640 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.766      ;
; 0.651 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.777      ;
; 0.654 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.780      ;
; 0.657 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.783      ;
; 0.660 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.786      ;
; 0.703 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.829      ;
; 0.706 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.832      ;
; 0.717 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.843      ;
; 0.720 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.846      ;
; 0.723 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[9]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.849      ;
; 0.726 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[10] ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 0.852      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.880 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.006      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[6]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[5]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[4]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[3]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[0]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[1]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.882 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[2]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.008      ;
; 0.916 ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[8]  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|counter[7]  ; CLOCK_IN                                      ; CLOCK_IN    ; 0.000        ; 0.042      ; 1.042      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+-----------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                             ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
; 0.157 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0.500        ; 0.956      ; 1.296      ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock'                                                                                                                                                              ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                     ; Launch Clock                                      ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[0] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[1] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[2] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[3] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[4] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[5] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[6] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
; 0.446 ; u_som:BLOCO_01|fsm_u_som:FSM|S_RST_ECHO ; u_som:BLOCO_01|cont_pulse:CONTADOR|value[7] ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; -0.500       ; 1.067      ; 1.107      ;
+-------+-----------------------------------------+---------------------------------------------+---------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                               ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                    ; -2.770  ; -0.064 ; -0.182   ; 0.446   ; -3.000              ;
;  CLOCK_IN                                           ; -2.770  ; 0.204  ; N/A      ; N/A     ; -3.000              ;
;  u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -2.476  ; 0.181  ; -0.182   ; 0.446   ; -1.285              ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.440  ; -0.039 ; N/A      ; N/A     ; 0.395               ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.259  ; -0.064 ; N/A      ; N/A     ; 0.391               ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; -0.452  ; 0.079  ; N/A      ; N/A     ; 0.471               ;
; Design-wide TNS                                     ; -82.309 ; -0.103 ; -1.456   ; 0.0     ; -59.54              ;
;  CLOCK_IN                                           ; -25.606 ; 0.000  ; N/A      ; N/A     ; -18.420             ;
;  u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; -55.552 ; 0.000  ; -1.456   ; 0.000   ; -41.120             ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; -0.440  ; -0.039 ; N/A      ; N/A     ; 0.000               ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; -0.259  ; -0.064 ; N/A      ; N/A     ; 0.000               ;
;  u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; -0.452  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; TRIGGER        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_UNI[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[5] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DISPLAY_DEZ[6] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ECHO                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_IN                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIGGER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DISPLAY_DEZ[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIGGER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; TRIGGER        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_UNI[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DISPLAY_UNI[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[5] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DISPLAY_DEZ[6] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_IN                                           ; CLOCK_IN                                           ; 198      ; 0        ; 0        ; 0        ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; CLOCK_IN                                           ; 1        ; 1        ; 0        ; 0        ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 335      ; 0        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 2        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 31       ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 4        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0        ; 0        ; 1        ; 1        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0        ; 0        ; 1        ; 1        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0        ; 0        ; 1        ; 1        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_IN                                           ; CLOCK_IN                                           ; 198      ; 0        ; 0        ; 0        ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; CLOCK_IN                                           ; 1        ; 1        ; 0        ; 0        ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 335      ; 0        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 2        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 31       ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; 2        ; 4        ; 0        ; 0        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; 0        ; 0        ; 1        ; 1        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; 0        ; 0        ; 1        ; 1        ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; 0        ; 0        ; 1        ; 1        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0        ; 8        ; 0        ; 0        ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock ; 0        ; 8        ; 0        ; 0        ;
+---------------------------------------------------+-----------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 113   ; 113  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                         ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; Target                                             ; Clock                                              ; Type ; Status      ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+
; CLOCK_IN                                           ; CLOCK_IN                                           ; Base ; Constrained ;
; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock      ; Base ; Constrained ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo  ; Base ; Constrained ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay ; Base ; Constrained ;
; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig  ; Base ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ECHO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DISPLAY_DEZ[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRIGGER        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ECHO       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; DISPLAY_DEZ[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_DEZ[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISPLAY_UNI[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TRIGGER        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Apr 25 01:57:32 2017
Info: Command: quartus_sta U_SOM_DECODE -c U_SOM_DECODE
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'U_SOM_DECODE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock
    Info (332105): create_clock -period 1.000 -name u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay
    Info (332105): create_clock -period 1.000 -name u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo
    Info (332105): create_clock -period 1.000 -name CLOCK_IN CLOCK_IN
    Info (332105): create_clock -period 1.000 -name u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.770             -25.606 CLOCK_IN 
    Info (332119):    -2.476             -55.552 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):    -0.452              -0.452 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):    -0.440              -0.440 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):    -0.259              -0.259 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
Info (332146): Worst-case hold slack is -0.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.062              -0.062 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):    -0.034              -0.034 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.122               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):     0.403               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.449               0.000 CLOCK_IN 
Info (332146): Worst-case recovery slack is -0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.182              -1.456 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case removal slack is 0.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.654               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.420 CLOCK_IN 
    Info (332119):    -1.285             -41.120 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.391               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):     0.395               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.480               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.470
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.470             -22.270 CLOCK_IN 
    Info (332119):    -2.196             -47.704 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):    -0.415              -0.415 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):    -0.388              -0.388 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):    -0.245              -0.245 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
Info (332146): Worst-case hold slack is -0.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.064              -0.064 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):    -0.039              -0.039 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.104               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):     0.354               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.407               0.000 CLOCK_IN 
Info (332146): Worst-case recovery slack is -0.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.154              -1.232 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case removal slack is 0.640
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.640               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.420 CLOCK_IN 
    Info (332119):    -1.285             -41.120 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.421               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):     0.424               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.482               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.847              -5.709 CLOCK_IN 
    Info (332119):    -0.813             -12.948 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.082               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.085               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):     0.184               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
Info (332146): Worst-case hold slack is -0.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.015              -0.015 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):    -0.004              -0.004 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.079               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
    Info (332119):     0.181               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.204               0.000 CLOCK_IN 
Info (332146): Worst-case recovery slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case removal slack is 0.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.446               0.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.743 CLOCK_IN 
    Info (332119):    -1.000             -32.000 u_som:BLOCO_01|divideclock:CLOCK_DIVIDE|clock 
    Info (332119):     0.423               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.espera_echo 
    Info (332119):     0.424               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_delay 
    Info (332119):     0.471               0.000 u_som:BLOCO_01|fsm_u_som:FSM|pr_state.inicia_trig 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 688 megabytes
    Info: Processing ended: Tue Apr 25 01:57:49 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:04


