

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 19 12:54:15 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_compute_layer_0_0_0_s_fu_143  |compute_layer_0_0_0_s  |    4|    4|    2|    2| function |
        |grp_compute_layer_0_0_0_1_fu_167  |compute_layer_0_0_0_1  |    5|    5|    2|    2| function |
        |call_ret2_relu_fu_203             |relu                   |    0|    0|    1|    1| function |
        |grp_sigmoid_fu_239                |sigmoid                |    2|    2|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|    100|    3931|    5626|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       4|
|Register         |        -|      -|    1182|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|    100|    5113|    5630|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_compute_layer_0_0_0_1_fu_167  |compute_layer_0_0_0_1  |        0|     16|   888|   762|
    |grp_compute_layer_0_0_0_s_fu_143  |compute_layer_0_0_0_s  |        0|     84|  3026|  3992|
    |call_ret2_relu_fu_203             |relu                   |        0|      0|     0|   768|
    |grp_sigmoid_fu_239                |sigmoid                |        1|      0|    17|   104|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        1|    100|  3931|  5626|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |   1|          3|    1|          3|
    |ap_enable_reg_pp0_iter0                    |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                    |   1|          2|    1|          2|
    |grp_compute_layer_0_0_0_s_fu_143_ap_start  |   1|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |   4|          9|    4|          9|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_preg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_reg_grp_compute_layer_0_0_0_1_fu_167_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sigmoid_fu_239_ap_start                |   1|   0|    1|          0|
    |layer1_out_0_V_reg_677                            |  18|   0|   18|          0|
    |layer1_out_10_V_reg_727                           |  18|   0|   18|          0|
    |layer1_out_11_V_reg_732                           |  18|   0|   18|          0|
    |layer1_out_12_V_reg_737                           |  18|   0|   18|          0|
    |layer1_out_13_V_reg_742                           |  18|   0|   18|          0|
    |layer1_out_14_V_reg_747                           |  18|   0|   18|          0|
    |layer1_out_15_V_reg_752                           |  18|   0|   18|          0|
    |layer1_out_16_V_reg_757                           |  18|   0|   18|          0|
    |layer1_out_17_V_reg_762                           |  18|   0|   18|          0|
    |layer1_out_18_V_reg_767                           |  18|   0|   18|          0|
    |layer1_out_19_V_reg_772                           |  18|   0|   18|          0|
    |layer1_out_1_V_reg_682                            |  18|   0|   18|          0|
    |layer1_out_20_V_reg_777                           |  18|   0|   18|          0|
    |layer1_out_21_V_reg_782                           |  18|   0|   18|          0|
    |layer1_out_22_V_reg_787                           |  18|   0|   18|          0|
    |layer1_out_23_V_reg_792                           |  18|   0|   18|          0|
    |layer1_out_24_V_reg_797                           |  18|   0|   18|          0|
    |layer1_out_25_V_reg_802                           |  18|   0|   18|          0|
    |layer1_out_26_V_reg_807                           |  18|   0|   18|          0|
    |layer1_out_27_V_reg_812                           |  18|   0|   18|          0|
    |layer1_out_28_V_reg_817                           |  18|   0|   18|          0|
    |layer1_out_29_V_reg_822                           |  18|   0|   18|          0|
    |layer1_out_2_V_reg_687                            |  18|   0|   18|          0|
    |layer1_out_30_V_reg_827                           |  18|   0|   18|          0|
    |layer1_out_31_V_reg_832                           |  18|   0|   18|          0|
    |layer1_out_3_V_reg_692                            |  18|   0|   18|          0|
    |layer1_out_4_V_reg_697                            |  18|   0|   18|          0|
    |layer1_out_5_V_reg_702                            |  18|   0|   18|          0|
    |layer1_out_6_V_reg_707                            |  18|   0|   18|          0|
    |layer1_out_7_V_reg_712                            |  18|   0|   18|          0|
    |layer1_out_8_V_reg_717                            |  18|   0|   18|          0|
    |layer1_out_9_V_reg_722                            |  18|   0|   18|          0|
    |logits1_0_V_reg_517                               |  18|   0|   18|          0|
    |logits1_10_V_reg_567                              |  18|   0|   18|          0|
    |logits1_11_V_reg_572                              |  18|   0|   18|          0|
    |logits1_12_V_reg_577                              |  18|   0|   18|          0|
    |logits1_13_V_reg_582                              |  18|   0|   18|          0|
    |logits1_14_V_reg_587                              |  18|   0|   18|          0|
    |logits1_15_V_reg_592                              |  18|   0|   18|          0|
    |logits1_16_V_reg_597                              |  18|   0|   18|          0|
    |logits1_17_V_reg_602                              |  18|   0|   18|          0|
    |logits1_18_V_reg_607                              |  18|   0|   18|          0|
    |logits1_19_V_reg_612                              |  18|   0|   18|          0|
    |logits1_1_V_reg_522                               |  18|   0|   18|          0|
    |logits1_20_V_reg_617                              |  18|   0|   18|          0|
    |logits1_21_V_reg_622                              |  18|   0|   18|          0|
    |logits1_22_V_reg_627                              |  18|   0|   18|          0|
    |logits1_23_V_reg_632                              |  18|   0|   18|          0|
    |logits1_24_V_reg_637                              |  18|   0|   18|          0|
    |logits1_25_V_reg_642                              |  18|   0|   18|          0|
    |logits1_26_V_reg_647                              |  18|   0|   18|          0|
    |logits1_27_V_reg_652                              |  18|   0|   18|          0|
    |logits1_28_V_reg_657                              |  18|   0|   18|          0|
    |logits1_29_V_reg_662                              |  18|   0|   18|          0|
    |logits1_2_V_reg_527                               |  18|   0|   18|          0|
    |logits1_30_V_reg_667                              |  18|   0|   18|          0|
    |logits1_31_V_reg_672                              |  18|   0|   18|          0|
    |logits1_3_V_reg_532                               |  18|   0|   18|          0|
    |logits1_4_V_reg_537                               |  18|   0|   18|          0|
    |logits1_5_V_reg_542                               |  18|   0|   18|          0|
    |logits1_6_V_reg_547                               |  18|   0|   18|          0|
    |logits1_7_V_reg_552                               |  18|   0|   18|          0|
    |logits1_8_V_reg_557                               |  18|   0|   18|          0|
    |logits1_9_V_reg_562                               |  18|   0|   18|          0|
    |logits2_0_V_reg_837                               |  18|   0|   18|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1182|   0| 1182|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|data_0_V               |  in |   18|   ap_none  |    data_0_V    |    pointer   |
|data_1_V               |  in |   18|   ap_none  |    data_1_V    |    pointer   |
|data_2_V               |  in |   18|   ap_none  |    data_2_V    |    pointer   |
|data_3_V               |  in |   18|   ap_none  |    data_3_V    |    pointer   |
|data_4_V               |  in |   18|   ap_none  |    data_4_V    |    pointer   |
|data_5_V               |  in |   18|   ap_none  |    data_5_V    |    pointer   |
|data_6_V               |  in |   18|   ap_none  |    data_6_V    |    pointer   |
|data_7_V               |  in |   18|   ap_none  |    data_7_V    |    pointer   |
|data_8_V               |  in |   18|   ap_none  |    data_8_V    |    pointer   |
|data_9_V               |  in |   18|   ap_none  |    data_9_V    |    pointer   |
|res_0_V                | out |   18|   ap_vld   |     res_0_V    |    pointer   |
|res_0_V_ap_vld         | out |    1|   ap_vld   |     res_0_V    |    pointer   |
|const_size_in          | out |   16|   ap_vld   |  const_size_in |    pointer   |
|const_size_in_ap_vld   | out |    1|   ap_vld   |  const_size_in |    pointer   |
|const_size_out         | out |   16|   ap_vld   | const_size_out |    pointer   |
|const_size_out_ap_vld  | out |    1|   ap_vld   | const_size_out |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

