# yml2hdl v0.3
# This file was auto-generated.
# Modifications might be lost.
config:
  basic_functions : False
  packages:
    - ieee: [std_logic_1164, numeric_std, math_real]
    - shared_lib: [common_ieee_pkg]

types:

- HAL_CORE_CLOCKING_MON_t:
  - MMCM_LOCKED : { type: logic }


- HAL_CORE_CLOCKING_CTRL_t:
  - RESET_MMCM : { type: logic }


- HAL_CORE_MGT_MGT_STATUS_MON_t:
  - rxcdr_stable : { type: logic }
  - powergood : { type: logic }
  - txready : { type: logic }
  - rxready : { type: logic }
  - rx_pma_reset_done : { type: logic }
  - tx_pma_reset_done : { type: logic }
  - tx_reset_done : { type: logic }
  - rx_reset_done : { type: logic }
  - buffbypass_tx_done_out : { type: logic }
  - buffbypass_tx_error_out : { type: logic }
  - buffbypass_rx_done_out : { type: logic }
  - buffbypass_rx_error_out : { type: logic }


- HAL_CORE_MGT_MGT_DRP_MON_t:
  - rd_rdy : { type: logic }
  - rd_data : { type: logic, range : [ 16 - 1 , 0 ] }


- HAL_CORE_MGT_MGT_DRP_CTRL_t:
  - wr_en : { type: logic }
  - wr_addr : { type: logic, range : [ 10 - 1 , 0 ] }
  - en : { type: logic }
  - wr_data : { type: logic, range : [ 16 - 1 , 0 ] }


- HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t:
  - reset : { type: logic }
  - reset_pll_and_datapath : { type: logic }
  - reset_datapath : { type: logic }
  - reset_bufbypass : { type: logic }


- HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t:
  - reset : { type: logic }
  - reset_pll_and_datapath : { type: logic }
  - reset_datapath : { type: logic }
  - reset_bufbypass : { type: logic }


- HAL_CORE_MGT_MGT_MON_t:
  - STATUS : { type: HAL_CORE_MGT_MGT_STATUS_MON_t }
  - DRP : { type: HAL_CORE_MGT_MGT_DRP_MON_t }

- HAL_CORE_MGT_MGT_MON_t_ARRAY: {array : [ 128 -1 , 0 ], type : HAL_CORE_MGT_MGT_MON_t}

- HAL_CORE_MGT_MGT_CTRL_t:
  - DRP : { type: HAL_CORE_MGT_MGT_DRP_CTRL_t }
  - TX_RESETS : { type: HAL_CORE_MGT_MGT_TX_RESETS_CTRL_t }
  - RX_RESETS : { type: HAL_CORE_MGT_MGT_RX_RESETS_CTRL_t }

- HAL_CORE_MGT_MGT_CTRL_t_ARRAY: {array : [ 128 -1 , 0 ], type : HAL_CORE_MGT_MGT_CTRL_t}

- HAL_CORE_MGT_MON_t:
  - MGT : { type: HAL_CORE_MGT_MGT_MON_t_ARRAY }


- HAL_CORE_MGT_CTRL_t:
  - MGT : { type: HAL_CORE_MGT_MGT_CTRL_t_ARRAY }


- HAL_CORE_MON_t:
  - CLOCKING : { type: HAL_CORE_CLOCKING_MON_t }
  - MGT : { type: HAL_CORE_MGT_MON_t }
  - REFCLK_FREQ_0 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_1 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_2 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_3 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_4 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_5 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_6 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_7 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_8 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_9 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_10 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_11 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_12 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_13 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_14 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_15 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_16 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_17 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_18 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_19 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_20 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_21 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_22 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_23 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_24 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_25 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_26 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_27 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_28 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_29 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_30 : { type: logic, range : [ 32 - 1 , 0 ] }
  - REFCLK_FREQ_31 : { type: logic, range : [ 32 - 1 , 0 ] }


- HAL_CORE_CTRL_t:
  - CLOCKING : { type: HAL_CORE_CLOCKING_CTRL_t }
  - MGT : { type: HAL_CORE_MGT_CTRL_t }


