$date
	Fri Mar 24 15:34:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module my_count $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # counter_value [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx #
x"
0!
$end
#1
b0 #
1"
1!
#2
0!
#3
b1 #
0"
1!
#4
0!
#5
b10 #
1!
#6
0!
#7
b11 #
1!
#8
0!
#9
b100 #
1!
#10
0!
#11
b101 #
1!
#12
0!
#13
b110 #
1!
#14
0!
#15
b111 #
1!
#16
0!
#17
b1000 #
1!
#18
0!
#19
b1001 #
1!
#20
0!
#21
b0 #
1"
1!
#22
0!
#23
b1 #
0"
1!
#24
0!
#25
b10 #
1!
#26
0!
#27
b11 #
1!
#28
0!
#29
b100 #
1!
#30
0!
#31
b101 #
1!
#32
0!
#33
b110 #
1!
#34
0!
#35
b111 #
1!
#36
0!
#37
b1000 #
1!
#38
0!
#39
b1001 #
1!
#40
0!
#41
b1010 #
1!
#42
0!
#43
b0 #
1!
#44
0!
