# This content is about DDR mode CRC status, boot acknowledgment clocking, and related data path mechanisms.

**Source**: Page 98, Chunk 758  
**Category**: This content is about DDR mode CRC status, boot acknowledgment clocking, and related data path mechanisms.  
**Chunk Index**: 758

---

Figure 711. DDR mode CRC status / boot acknowledgment clocking. . . . . . . . . . . . . . . . . . . . . . . . 2395
Figure 712. Data path state machine (DPSM). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2396
Figure 713. CLKMUX unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2407

---

**AI Reasoning**: The figures listed pertain to specific features related to DDR mode operations, including CRC status and clocking mechanisms. Grouping them under 'features' allows for easy access to information about specific functionalities of the microcontroller.
