// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _threshold_HH_
#define _threshold_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_counter_colorg8j.h"
#include "hls_counter_colorhbi.h"
#include "hls_counter_coloribs.h"
#include "hls_counter_colorjbC.h"
#include "hls_counter_colorkbM.h"
#include "hls_counter_colorlbW.h"
#include "hls_counter_colormb6.h"
#include "threshold_hls_arreOg.h"
#include "threshold_hist_oufYi.h"
#include "threshold_pixelPro.h"

namespace ap_rtl {

struct threshold : public sc_module {
    // Port declarations 18
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > p_src_rows_V;
    sc_in< sc_lv<32> > p_src_cols_V;
    sc_in< sc_lv<8> > p_src_data_stream_V_dout;
    sc_in< sc_logic > p_src_data_stream_V_empty_n;
    sc_out< sc_logic > p_src_data_stream_V_read;
    sc_out< sc_lv<8> > p_dst_data_stream_V_din;
    sc_in< sc_logic > p_dst_data_stream_V_full_n;
    sc_out< sc_logic > p_dst_data_stream_V_write;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<21> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    threshold(sc_module_name name);
    SC_HAS_PROCESS(threshold);

    ~threshold();

    sc_trace_file* mVcdFile;

    threshold_hls_arreOg* hls_array_data_V_U;
    threshold_hist_oufYi* hist_out_V_U;
    threshold_pixelPro* pixelPro_U;
    hls_counter_colorg8j<1,4,32,32,32>* hls_counter_colorg8j_U25;
    hls_counter_colorhbi<1,2,32,32,32>* hls_counter_colorhbi_U26;
    hls_counter_coloribs<1,8,32,32,32>* hls_counter_coloribs_U27;
    hls_counter_colorjbC<1,3,32,32>* hls_counter_colorjbC_U28;
    hls_counter_colorkbM<1,3,32,32>* hls_counter_colorkbM_U29;
    hls_counter_colorlbW<1,1,32,64>* hls_counter_colorlbW_U30;
    hls_counter_colormb6<1,1,32,32,1>* hls_counter_colormb6_U31;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<58> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<8> > hls_array_data_V_address0;
    sc_signal< sc_logic > hls_array_data_V_ce0;
    sc_signal< sc_logic > hls_array_data_V_we0;
    sc_signal< sc_lv<2> > hls_array_data_V_d0;
    sc_signal< sc_lv<2> > hls_array_data_V_q0;
    sc_signal< sc_logic > p_src_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_2_reg_2278;
    sc_signal< sc_logic > p_dst_data_stream_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > tmp_2_reg_2278_pp0_iter1_reg;
    sc_signal< sc_lv<31> > j_reg_452;
    sc_signal< sc_lv<9> > i5_reg_474;
    sc_signal< sc_lv<32> > w0_reg_521;
    sc_signal< sc_lv<32> > u0tmp_reg_533;
    sc_signal< sc_lv<8> > j7_reg_545;
    sc_signal< sc_lv<21> > p_4_reg_578;
    sc_signal< sc_lv<9> > i9_reg_590;
    sc_signal< sc_lv<32> > grp_fu_627_p1;
    sc_signal< sc_lv<32> > reg_651;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage2_iter0;
    sc_signal< bool > ap_block_state44_pp3_stage2_iter1;
    sc_signal< bool > ap_block_pp3_stage2_11001;
    sc_signal< sc_lv<1> > exitcond6_reg_2401;
    sc_signal< sc_logic > ap_CS_fsm_state49;
    sc_signal< sc_lv<32> > grp_fu_624_p1;
    sc_signal< sc_lv<32> > reg_657;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< bool > ap_block_state21_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state25_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state26_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state27_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state31_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state32_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state33_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state34_pp2_stage0_iter13;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond4_reg_2353;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter3_reg;
    sc_signal< bool > ap_block_state76_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state77_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state78_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state79_pp4_stage0_iter3;
    sc_signal< bool > ap_block_state80_pp4_stage0_iter4;
    sc_signal< bool > ap_block_state81_pp4_stage0_iter5;
    sc_signal< bool > ap_block_state82_pp4_stage0_iter6;
    sc_signal< bool > ap_block_state83_pp4_stage0_iter7;
    sc_signal< bool > ap_block_state84_pp4_stage0_iter8;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter4;
    sc_signal< sc_lv<1> > exitcond_reg_2468;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter3_reg;
    sc_signal< sc_lv<32> > grp_fu_616_p2;
    sc_signal< sc_lv<32> > reg_663;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter11_reg;
    sc_signal< sc_logic > ap_CS_fsm_state65;
    sc_signal< sc_lv<32> > pixelPro_q0;
    sc_signal< sc_lv<32> > reg_669;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage1;
    sc_signal< bool > ap_block_state38_pp3_stage1_iter0;
    sc_signal< bool > ap_block_state43_pp3_stage1_iter1;
    sc_signal< bool > ap_block_pp3_stage1_11001;
    sc_signal< sc_lv<32> > grp_fu_611_p2;
    sc_signal< sc_lv<32> > reg_675;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage4;
    sc_signal< bool > ap_block_state41_pp3_stage4_iter0;
    sc_signal< bool > ap_block_pp3_stage4_11001;
    sc_signal< sc_lv<32> > reg_675_pp4_iter7_reg;
    sc_signal< sc_logic > ap_CS_fsm_state51;
    sc_signal< sc_logic > ap_CS_fsm_state60;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter6;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter5_reg;
    sc_signal< sc_lv<32> > grp_fu_601_p2;
    sc_signal< sc_lv<32> > reg_683;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< sc_logic > ap_CS_fsm_state70;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<9> > i_fu_695_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_1_fu_751_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<31> > i_1_fu_756_p2;
    sc_signal< sc_lv<31> > i_1_reg_2273;
    sc_signal< sc_lv<1> > tmp_2_fu_766_p2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > j_1_fu_771_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > addr_win_val_0_V_2_1_reg_2287;
    sc_signal< sc_lv<1> > tmp_23_fu_896_p2;
    sc_signal< sc_lv<1> > tmp_23_reg_2297;
    sc_signal< sc_lv<1> > tmp_45_1_fu_910_p2;
    sc_signal< sc_lv<1> > tmp_45_1_reg_2303;
    sc_signal< sc_lv<1> > tmp_47_2_fu_924_p2;
    sc_signal< sc_lv<1> > tmp_47_2_reg_2309;
    sc_signal< sc_lv<1> > tmp_24_fu_938_p2;
    sc_signal< sc_lv<1> > tmp_24_reg_2315;
    sc_signal< sc_lv<1> > icmp_fu_960_p2;
    sc_signal< sc_lv<1> > icmp_reg_2325;
    sc_signal< sc_lv<1> > sel_tmp5_fu_980_p2;
    sc_signal< sc_lv<1> > sel_tmp5_reg_2330;
    sc_signal< sc_lv<2> > m_fu_1170_p2;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > tmp_s_fu_1204_p2;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > scale_reg_2348;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > exitcond4_fu_1208_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter1_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter2_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter4_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter5_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter6_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter7_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter8_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter9_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter10_reg;
    sc_signal< sc_lv<1> > exitcond4_reg_2353_pp2_iter12_reg;
    sc_signal< sc_lv<9> > i_2_fu_1214_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > tmp_13_fu_1220_p1;
    sc_signal< sc_lv<64> > tmp_13_reg_2362;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter1_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter2_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter3_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter4_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter5_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter6_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter7_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter8_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter9_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter10_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter11_reg;
    sc_signal< sc_lv<64> > tmp_13_reg_2362_pp2_iter12_reg;
    sc_signal< sc_lv<21> > hist_out_V_q0;
    sc_signal< sc_lv<21> > tmp_V_reg_2372;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<32> > tmp_38_fu_1225_p1;
    sc_signal< sc_lv<32> > j_5_cast8_fu_1229_p1;
    sc_signal< sc_lv<32> > j_5_cast8_reg_2382;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_lv<10> > j_5_cast_fu_1233_p1;
    sc_signal< sc_lv<10> > j_5_cast_reg_2387;
    sc_signal< sc_lv<1> > exitcond5_fu_1237_p2;
    sc_signal< sc_lv<9> > i_4_fu_1243_p2;
    sc_signal< sc_lv<9> > i_4_reg_2396;
    sc_signal< sc_lv<1> > exitcond6_fu_1253_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state37_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state42_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<1> > exitcond6_reg_2401_pp3_iter1_reg;
    sc_signal< sc_lv<8> > j_2_fu_1258_p2;
    sc_signal< sc_lv<8> > j_2_reg_2405;
    sc_signal< sc_lv<32> > j7_cast7_fu_1264_p1;
    sc_signal< sc_lv<32> > w0_1_reg_2420;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage3_iter0;
    sc_signal< bool > ap_block_state45_pp3_stage3_iter1;
    sc_signal< bool > ap_block_pp3_stage3_11001;
    sc_signal< sc_lv<8> > threshold_V_fu_1280_p1;
    sc_signal< sc_lv<8> > threshold_V_reg_2433;
    sc_signal< sc_logic > ap_CS_fsm_state47;
    sc_signal< sc_lv<1> > exitcond7_fu_1274_p2;
    sc_signal< sc_logic > ap_CS_fsm_state48;
    sc_signal< sc_lv<32> > j_3_fu_1289_p2;
    sc_signal< sc_lv<32> > j_3_reg_2443;
    sc_signal< sc_logic > ap_CS_fsm_state55;
    sc_signal< sc_lv<32> > u1_reg_2453;
    sc_signal< sc_logic > ap_CS_fsm_state66;
    sc_signal< sc_lv<8> > threshold_V_1_fu_1379_p3;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<32> > deltaMax_1_fu_1386_p3;
    sc_signal< sc_lv<1> > exitcond_fu_1394_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter1_reg;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter2_reg;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter4_reg;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter6_reg;
    sc_signal< sc_lv<1> > exitcond_reg_2468_pp4_iter7_reg;
    sc_signal< sc_lv<9> > i_3_fu_1400_p2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< sc_lv<64> > tmp_18_fu_1406_p1;
    sc_signal< sc_lv<64> > tmp_18_reg_2477;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter1_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter2_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter3_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter4_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter5_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter6_reg;
    sc_signal< sc_lv<64> > tmp_18_reg_2477_pp4_iter7_reg;
    sc_signal< sc_lv<21> > sum_V_fu_1411_p2;
    sc_signal< sc_lv<21> > sum_V_reg_2487;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<32> > tmp_39_fu_1417_p1;
    sc_signal< sc_lv<1> > p_Result_7_reg_2498;
    sc_signal< sc_lv<54> > p_Result_8_fu_1463_p1;
    sc_signal< sc_lv<54> > p_Result_8_reg_2507;
    sc_signal< sc_lv<54> > man_V_1_fu_1467_p2;
    sc_signal< sc_lv<54> > man_V_1_reg_2512;
    sc_signal< sc_lv<1> > tmp_40_i_fu_1473_p2;
    sc_signal< sc_lv<1> > tmp_40_i_reg_2517;
    sc_signal< sc_lv<12> > F2_fu_1479_p2;
    sc_signal< sc_lv<12> > F2_reg_2523;
    sc_signal< sc_lv<1> > tmp_41_i_fu_1485_p2;
    sc_signal< sc_lv<1> > tmp_41_i_reg_2531;
    sc_signal< sc_lv<12> > F2_2_fu_1497_p3;
    sc_signal< sc_lv<12> > F2_2_reg_2537;
    sc_signal< sc_lv<1> > tmp_43_i_fu_1505_p2;
    sc_signal< sc_lv<1> > tmp_43_i_reg_2543;
    sc_signal< sc_lv<1> > tmp_45_i_fu_1511_p2;
    sc_signal< sc_lv<1> > tmp_45_i_reg_2550;
    sc_signal< sc_lv<1> > icmp1_fu_1527_p2;
    sc_signal< sc_lv<1> > icmp1_reg_2555;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter1_state5;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state37;
    sc_signal< bool > ap_block_pp3_stage4_subdone;
    sc_signal< bool > ap_block_pp3_stage3_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state76;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter8;
    sc_signal< sc_lv<8> > hist_out_V_address0;
    sc_signal< sc_logic > hist_out_V_ce0;
    sc_signal< sc_logic > hist_out_V_we0;
    sc_signal< sc_lv<8> > hist_out_V_address1;
    sc_signal< sc_logic > hist_out_V_ce1;
    sc_signal< sc_logic > hist_out_V_we1;
    sc_signal< sc_lv<21> > hist_out_V_d1;
    sc_signal< sc_lv<21> > hist_out_V_q1;
    sc_signal< sc_lv<8> > pixelPro_address0;
    sc_signal< sc_logic > pixelPro_ce0;
    sc_signal< sc_logic > pixelPro_we0;
    sc_signal< sc_lv<32> > pixelPro_d0;
    sc_signal< sc_lv<9> > i1_reg_430;
    sc_signal< sc_lv<1> > exitcond2_fu_689_p2;
    sc_signal< sc_lv<31> > i2_reg_441;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<2> > col_assign_reg_463;
    sc_signal< sc_lv<1> > exitcond3_fu_1164_p2;
    sc_signal< sc_lv<9> > j_4_reg_485;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<8> > p_2_reg_497;
    sc_signal< sc_lv<32> > deltaMax_reg_509;
    sc_signal< sc_lv<32> > ap_phi_mux_w0_phi_fu_525_p4;
    sc_signal< bool > ap_block_pp3_stage1;
    sc_signal< sc_lv<8> > ap_phi_mux_j7_phi_fu_549_p4;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<32> > u1tmp_reg_556;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<32> > j8_reg_568;
    sc_signal< sc_lv<21> > ap_phi_mux_p_4_phi_fu_582_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<64> > tmp_8_fu_701_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_786_p1;
    sc_signal< sc_lv<64> > tmp_34_fu_1135_p1;
    sc_signal< sc_lv<64> > tmp_7_fu_1190_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > tmp_26_fu_1269_p1;
    sc_signal< sc_lv<64> > tmp_36_fu_1284_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<21> > p_0334_s_fu_256;
    sc_signal< sc_lv<21> > p_0334_2_be_2_fu_1101_p3;
    sc_signal< sc_lv<8> > p_0337_s_fu_260;
    sc_signal< sc_lv<8> > p_0337_2_be_2_fu_930_p3;
    sc_signal< sc_lv<8> > addr_win_val_0_V_2_fu_264;
    sc_signal< sc_lv<8> > addr_win_val_0_V_1_fu_268;
    sc_signal< sc_lv<8> > addr_win_val_V_0_0_2_fu_994_p3;
    sc_signal< sc_lv<8> > addr_win_val_0_V_3_fu_272;
    sc_signal< sc_lv<8> > addr_last_V_fu_276;
    sc_signal< sc_lv<21> > hist_win_val_0_V_1_1_fu_280;
    sc_signal< sc_lv<21> > hist_win_val_0_V_1_fu_1094_p3;
    sc_signal< sc_lv<21> > hist_win_val_V_fu_284;
    sc_signal< sc_lv<21> > hist_win_val_V_0_0_2_fu_1128_p3;
    sc_signal< sc_lv<21> > hist_win_val_0_V_2_1_fu_288;
    sc_signal< sc_lv<21> > hist_win_val_0_V_2_fu_1073_p3;
    sc_signal< sc_lv<21> > hist_win_val_0_V_3_1_fu_292;
    sc_signal< sc_lv<21> > hist_win_val_0_V_3_fu_1053_p3;
    sc_signal< sc_lv<21> > hist_win_val_V_load_s_fu_1195_p3;
    sc_signal< sc_lv<2> > data_val_V_cast_fu_2172_p3;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_lv<32> > grp_fu_601_p0;
    sc_signal< sc_lv<32> > grp_fu_601_p1;
    sc_signal< sc_logic > ap_CS_fsm_state52;
    sc_signal< sc_logic > ap_CS_fsm_state67;
    sc_signal< sc_lv<32> > grp_fu_611_p0;
    sc_signal< sc_lv<32> > grp_fu_611_p1;
    sc_signal< bool > ap_block_pp3_stage3;
    sc_signal< sc_logic > ap_CS_fsm_state50;
    sc_signal< sc_logic > ap_CS_fsm_state59;
    sc_signal< sc_logic > ap_CS_fsm_state71;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_lv<32> > grp_fu_616_p0;
    sc_signal< sc_lv<32> > grp_fu_616_p1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<32> > grp_fu_624_p0;
    sc_signal< sc_lv<32> > grp_fu_627_p0;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > i2_cast_fu_747_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_751_p1;
    sc_signal< sc_lv<32> > j_cast_fu_762_p1;
    sc_signal< sc_lv<32> > tmp_2_fu_766_p1;
    sc_signal< sc_lv<1> > tmp_9_fu_792_p2;
    sc_signal< sc_lv<1> > tmp_23_3_fu_810_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_824_p2;
    sc_signal< sc_lv<3> > p_cast_fu_816_p3;
    sc_signal< sc_lv<1> > tmp_23_1_fu_798_p2;
    sc_signal< sc_lv<1> > sel_tmp1_fu_838_p2;
    sc_signal< sc_lv<1> > sel_tmp6_demorgan_fu_850_p2;
    sc_signal< sc_lv<1> > tmp_23_2_fu_804_p2;
    sc_signal< sc_lv<1> > sel_tmp6_fu_856_p2;
    sc_signal< sc_lv<1> > sel_tmp7_fu_862_p2;
    sc_signal< sc_lv<1> > sel_tmp2_fu_844_p2;
    sc_signal< sc_lv<1> > tmp_20_fu_876_p2;
    sc_signal< sc_lv<3> > sel_tmp3_cast_fu_868_p3;
    sc_signal< sc_lv<3> > sel_tmp_fu_830_p3;
    sc_signal< sc_lv<3> > p_3_fu_882_p3;
    sc_signal< sc_lv<3> > ret_V_fu_890_p2;
    sc_signal< sc_lv<8> > p_0337_2_be_fu_902_p3;
    sc_signal< sc_lv<8> > addr_V_1_0337_2_be_fu_916_p3;
    sc_signal< sc_lv<2> > tmp_30_fu_950_p4;
    sc_signal< sc_lv<1> > tmp_29_fu_944_p2;
    sc_signal< sc_lv<1> > sel_tmp4_fu_974_p2;
    sc_signal< sc_lv<8> > storemerge_fu_966_p3;
    sc_signal< sc_lv<8> > sel_tmp8_fu_986_p3;
    sc_signal< sc_lv<21> > hist_flag_V_fu_1047_p2;
    sc_signal< sc_lv<21> > hist_w_V_s_fu_1067_p2;
    sc_signal< sc_lv<21> > p_0334_2_be_fu_1060_p3;
    sc_signal< sc_lv<21> > hist_flag_V_2_fu_1088_p2;
    sc_signal< sc_lv<21> > hist_w_V_172_0334_2_fu_1081_p3;
    sc_signal< sc_lv<21> > hist_win_val_0_V_0_fu_1108_p2;
    sc_signal< sc_lv<21> > storemerge1_fu_1114_p3;
    sc_signal< sc_lv<21> > hist_last_V_fu_1041_p2;
    sc_signal< sc_lv<21> > sel_tmp9_fu_1121_p3;
    sc_signal< sc_lv<1> > cond_fu_1176_p2;
    sc_signal< sc_lv<8> > addr_win_val_V_load_s_fu_1182_p3;
    sc_signal< sc_lv<32> > tmp_s_fu_1204_p0;
    sc_signal< sc_lv<32> > tmp_s_fu_1204_p1;
    sc_signal< sc_lv<10> > j7_cast_fu_1249_p1;
    sc_signal< sc_lv<32> > deltaTmp_to_int_fu_1295_p1;
    sc_signal< sc_lv<32> > deltaMax_to_int_fu_1313_p1;
    sc_signal< sc_lv<8> > tmp_41_fu_1299_p4;
    sc_signal< sc_lv<23> > tmp_64_fu_1309_p1;
    sc_signal< sc_lv<1> > notrhs_fu_1337_p2;
    sc_signal< sc_lv<1> > notlhs_fu_1331_p2;
    sc_signal< sc_lv<8> > tmp_43_fu_1317_p4;
    sc_signal< sc_lv<23> > tmp_65_fu_1327_p1;
    sc_signal< sc_lv<1> > notrhs1_fu_1355_p2;
    sc_signal< sc_lv<1> > notlhs1_fu_1349_p2;
    sc_signal< sc_lv<1> > tmp_45_fu_1343_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_1361_p2;
    sc_signal< sc_lv<1> > tmp_47_fu_1367_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_634_p2;
    sc_signal< sc_lv<1> > tmp_49_fu_1373_p2;
    sc_signal< sc_lv<64> > d_assign_fu_631_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1421_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1437_p4;
    sc_signal< sc_lv<52> > tmp_52_fu_1451_p1;
    sc_signal< sc_lv<53> > tmp_26_i_fu_1455_p3;
    sc_signal< sc_lv<63> > tmp_44_fu_1425_p1;
    sc_signal< sc_lv<12> > tmp_i_fu_1447_p1;
    sc_signal< sc_lv<12> > tmp_42_i_fu_1491_p2;
    sc_signal< sc_lv<9> > tmp_55_fu_1517_p4;
    sc_signal< sc_lv<32> > p_Val2_1_fu_1533_p1;
    sc_signal< sc_lv<8> > tmp_V_4_fu_1537_p4;
    sc_signal< sc_lv<23> > tmp_V_5_fu_1547_p1;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_fu_1551_p2;
    sc_signal< sc_lv<1> > tmp_i_i_i_i_20_fu_1557_p2;
    sc_signal< sc_lv<54> > p_Val2_s_fu_1569_p3;
    sc_signal< sc_lv<32> > F2_2_cast_i_fu_1577_p1;
    sc_signal< sc_lv<54> > tmp_48_i_fu_1584_p1;
    sc_signal< sc_lv<54> > tmp_49_i_fu_1588_p2;
    sc_signal< sc_lv<1> > tmp_57_fu_1598_p3;
    sc_signal< sc_lv<8> > tmp_54_fu_1580_p1;
    sc_signal< sc_lv<8> > tmp_53_fu_1574_p1;
    sc_signal< sc_lv<8> > tmp_56_fu_1594_p1;
    sc_signal< sc_lv<8> > tmp_51_i_fu_1606_p3;
    sc_signal< sc_lv<12> > tmp_54_i_fu_1632_p2;
    sc_signal< sc_lv<32> > tmp_63_cast_i_fu_1637_p1;
    sc_signal< sc_lv<1> > tmp_53_i_fu_1627_p2;
    sc_signal< sc_lv<1> > p_Result_s_fu_1641_p3;
    sc_signal< sc_lv<8> > p_Val2_3_fu_1620_p3;
    sc_signal< sc_lv<1> > qb_fu_1649_p3;
    sc_signal< sc_lv<8> > tmp_55_i_fu_1664_p1;
    sc_signal< sc_lv<8> > p_Val2_4_fu_1668_p2;
    sc_signal< sc_lv<1> > tmp_59_fu_1674_p3;
    sc_signal< sc_lv<1> > sel_tmp1_i_fu_1695_p2;
    sc_signal< sc_lv<1> > sel_tmp2_i_fu_1700_p2;
    sc_signal< sc_lv<1> > p_Result_9_fu_1656_p3;
    sc_signal< sc_lv<1> > sel_tmp3_i_fu_1705_p2;
    sc_signal< sc_lv<8> > sel_tmp_i_fu_1688_p3;
    sc_signal< sc_lv<1> > sel_tmp7_i_fu_1719_p2;
    sc_signal< sc_lv<1> > sel_tmp8_i_fu_1725_p2;
    sc_signal< sc_lv<8> > sel_tmp4_i_fu_1711_p3;
    sc_signal< sc_lv<1> > sel_tmp12_demorgan_i_fu_1739_p2;
    sc_signal< sc_lv<1> > sel_tmp12_i_fu_1743_p2;
    sc_signal< sc_lv<1> > sel_tmp13_i_fu_1749_p2;
    sc_signal< sc_lv<8> > tmp_52_i_fu_1614_p2;
    sc_signal< sc_lv<8> > sel_tmp9_i_fu_1731_p3;
    sc_signal< sc_lv<1> > tmp_47_not_i_fu_1762_p2;
    sc_signal< sc_lv<1> > not_sel_tmp28_i_fu_1767_p2;
    sc_signal< sc_lv<1> > rev_fu_1682_p2;
    sc_signal< sc_lv<1> > tmp12_fu_1773_p2;
    sc_signal< sc_lv<12> > pos1_fu_1785_p2;
    sc_signal< sc_lv<12> > pos2_fu_1794_p2;
    sc_signal< sc_lv<8> > p_Val2_5_fu_1754_p3;
    sc_signal< sc_lv<1> > tmp_61_fu_1817_p3;
    sc_signal< sc_lv<32> > pos1_cast_i_fu_1790_p1;
    sc_signal< sc_lv<54> > tmp_59_i_fu_1831_p1;
    sc_signal< sc_lv<54> > tmp_60_i_fu_1835_p2;
    sc_signal< sc_lv<1> > lD_fu_1841_p1;
    sc_signal< sc_lv<1> > rev1_fu_1825_p2;
    sc_signal< sc_lv<1> > tmp13_fu_1845_p2;
    sc_signal< sc_lv<1> > tmp_57_i_fu_1811_p2;
    sc_signal< sc_lv<1> > tmp_63_fu_1857_p3;
    sc_signal< sc_lv<1> > tmp_62_i_fu_1871_p2;
    sc_signal< sc_lv<1> > rev2_fu_1865_p2;
    sc_signal< sc_lv<32> > pos2_cast_i_fu_1799_p1;
    sc_signal< sc_lv<54> > tmp_63_i_fu_1883_p1;
    sc_signal< sc_lv<54> > Range2_V_1_fu_1887_p2;
    sc_signal< sc_lv<54> > r_V_fu_1893_p2;
    sc_signal< sc_lv<1> > or_cond173_i_i_i_fu_1877_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_1899_p2;
    sc_signal< sc_lv<1> > Range2_all_ones_1_i_s_fu_1905_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_1_fu_1851_p2;
    sc_signal< sc_lv<1> > tmp_64_i_fu_1925_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_1931_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_1_fu_1949_p2;
    sc_signal< sc_lv<1> > tmp_62_i_not_fu_1961_p2;
    sc_signal< sc_lv<1> > tmp_66_i_fu_1943_p2;
    sc_signal< sc_lv<1> > sel_tmp33_i_fu_1967_p2;
    sc_signal< sc_lv<1> > sel_tmp34_i_fu_1973_p2;
    sc_signal< sc_lv<1> > or_cond175_i_i_i_fu_1913_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_1919_p2;
    sc_signal< sc_lv<1> > sel_tmp35_i_fu_1979_p3;
    sc_signal< sc_lv<1> > p_177_i_i_i_fu_1955_p2;
    sc_signal< sc_lv<1> > p_180_i_i_i_fu_1937_p2;
    sc_signal< sc_lv<1> > sel_tmp39_i_fu_1995_p3;
    sc_signal< sc_lv<1> > carry_1_i_i_i_fu_1779_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_s_fu_1987_p3;
    sc_signal< sc_lv<1> > Range1_all_zeros_2_i_fu_2003_p3;
    sc_signal< sc_lv<1> > Range1_all_ones_2_i_fu_2019_p2;
    sc_signal< sc_lv<1> > p_Result_10_fu_1803_p3;
    sc_signal< sc_lv<1> > sel_tmp41_i_fu_2031_p2;
    sc_signal< sc_lv<1> > tmp14_fu_2037_p2;
    sc_signal< sc_lv<1> > sel_tmp47_i_fu_2048_p2;
    sc_signal< sc_lv<1> > tmp_67_i_fu_2025_p2;
    sc_signal< sc_lv<1> > sel_tmp46_i_fu_2043_p2;
    sc_signal< sc_lv<1> > tmp15_fu_2061_p2;
    sc_signal< sc_lv<1> > deleted_zeros_fu_2011_p3;
    sc_signal< sc_lv<1> > underflow_fu_2053_p3;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_i_fu_2066_p2;
    sc_signal< sc_lv<1> > underflow_not_i_fu_2072_p2;
    sc_signal< sc_lv<1> > p_179_demorgan_i_i_no_fu_2084_p2;
    sc_signal< sc_lv<1> > brmerge_i_i_not_i_fu_2078_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_demorgan_fu_2104_p2;
    sc_signal< sc_lv<1> > sel_tmp50_i_fu_2110_p2;
    sc_signal< sc_lv<1> > sel_tmp51_i_fu_2116_p2;
    sc_signal< sc_lv<1> > tmp_demorgan_i_fu_1563_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_2121_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_2127_p2;
    sc_signal< sc_lv<1> > sel_tmp55_demorgan_i_fu_2141_p2;
    sc_signal< sc_lv<1> > brmerge_i_fu_2090_p2;
    sc_signal< sc_lv<1> > sel_tmp55_i_fu_2146_p2;
    sc_signal< sc_lv<1> > sel_tmp56_i_fu_2152_p2;
    sc_signal< sc_lv<8> > p_Val2_11_0_i_i_mux_fu_2096_p3;
    sc_signal< sc_lv<8> > sel_tmp52_i_fu_2133_p3;
    sc_signal< sc_lv<8> > val_V_fu_2158_p3;
    sc_signal< sc_lv<1> > tmp_21_fu_2166_p2;
    sc_signal< sc_lv<2> > grp_fu_601_opcode;
    sc_signal< bool > ap_block_pp3_stage1_00001;
    sc_signal< bool > ap_block_pp3_stage0_00001;
    sc_signal< sc_lv<58> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp3_stage1_subdone;
    sc_signal< bool > ap_block_pp3_stage2_subdone;
    sc_signal< bool > ap_block_pp0;
    sc_signal< bool > ap_block_pp2;
    sc_signal< bool > ap_block_pp3;
    sc_signal< bool > ap_block_pp4;
    sc_signal< bool > ap_enable_operation_177;
    sc_signal< bool > ap_enable_state5_pp0_iter1_stage0;
    sc_signal< bool > ap_enable_operation_213;
    sc_signal< bool > ap_enable_state6_pp0_iter2_stage0;
    sc_signal< bool > ap_enable_operation_220;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<58> ap_ST_fsm_state1;
    static const sc_lv<58> ap_ST_fsm_state2;
    static const sc_lv<58> ap_ST_fsm_state3;
    static const sc_lv<58> ap_ST_fsm_pp0_stage0;
    static const sc_lv<58> ap_ST_fsm_state7;
    static const sc_lv<58> ap_ST_fsm_state8;
    static const sc_lv<58> ap_ST_fsm_state9;
    static const sc_lv<58> ap_ST_fsm_state10;
    static const sc_lv<58> ap_ST_fsm_state11;
    static const sc_lv<58> ap_ST_fsm_state12;
    static const sc_lv<58> ap_ST_fsm_state13;
    static const sc_lv<58> ap_ST_fsm_state14;
    static const sc_lv<58> ap_ST_fsm_state15;
    static const sc_lv<58> ap_ST_fsm_state16;
    static const sc_lv<58> ap_ST_fsm_state17;
    static const sc_lv<58> ap_ST_fsm_state18;
    static const sc_lv<58> ap_ST_fsm_state19;
    static const sc_lv<58> ap_ST_fsm_state20;
    static const sc_lv<58> ap_ST_fsm_pp2_stage0;
    static const sc_lv<58> ap_ST_fsm_state35;
    static const sc_lv<58> ap_ST_fsm_state36;
    static const sc_lv<58> ap_ST_fsm_pp3_stage0;
    static const sc_lv<58> ap_ST_fsm_pp3_stage1;
    static const sc_lv<58> ap_ST_fsm_pp3_stage2;
    static const sc_lv<58> ap_ST_fsm_pp3_stage3;
    static const sc_lv<58> ap_ST_fsm_pp3_stage4;
    static const sc_lv<58> ap_ST_fsm_state46;
    static const sc_lv<58> ap_ST_fsm_state47;
    static const sc_lv<58> ap_ST_fsm_state48;
    static const sc_lv<58> ap_ST_fsm_state49;
    static const sc_lv<58> ap_ST_fsm_state50;
    static const sc_lv<58> ap_ST_fsm_state51;
    static const sc_lv<58> ap_ST_fsm_state52;
    static const sc_lv<58> ap_ST_fsm_state53;
    static const sc_lv<58> ap_ST_fsm_state54;
    static const sc_lv<58> ap_ST_fsm_state55;
    static const sc_lv<58> ap_ST_fsm_state56;
    static const sc_lv<58> ap_ST_fsm_state57;
    static const sc_lv<58> ap_ST_fsm_state58;
    static const sc_lv<58> ap_ST_fsm_state59;
    static const sc_lv<58> ap_ST_fsm_state60;
    static const sc_lv<58> ap_ST_fsm_state61;
    static const sc_lv<58> ap_ST_fsm_state62;
    static const sc_lv<58> ap_ST_fsm_state63;
    static const sc_lv<58> ap_ST_fsm_state64;
    static const sc_lv<58> ap_ST_fsm_state65;
    static const sc_lv<58> ap_ST_fsm_state66;
    static const sc_lv<58> ap_ST_fsm_state67;
    static const sc_lv<58> ap_ST_fsm_state68;
    static const sc_lv<58> ap_ST_fsm_state69;
    static const sc_lv<58> ap_ST_fsm_state70;
    static const sc_lv<58> ap_ST_fsm_state71;
    static const sc_lv<58> ap_ST_fsm_state72;
    static const sc_lv<58> ap_ST_fsm_state73;
    static const sc_lv<58> ap_ST_fsm_state74;
    static const sc_lv<58> ap_ST_fsm_state75;
    static const sc_lv<58> ap_ST_fsm_pp4_stage0;
    static const sc_lv<58> ap_ST_fsm_state85;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_437F0000;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<11> ap_const_lv11_433;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_FFF;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_9;
    static const sc_lv<54> ap_const_lv54_3FFFFFFFFFFFFF;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<5> ap_const_lv5_2;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_F2_2_cast_i_fu_1577_p1();
    void thread_F2_2_fu_1497_p3();
    void thread_F2_fu_1479_p2();
    void thread_Range1_all_ones_1_fu_1851_p2();
    void thread_Range1_all_ones_2_i_fu_2019_p2();
    void thread_Range1_all_ones_2_i_s_fu_1987_p3();
    void thread_Range1_all_ones_fu_1919_p2();
    void thread_Range1_all_zeros_1_fu_1949_p2();
    void thread_Range1_all_zeros_2_i_fu_2003_p3();
    void thread_Range1_all_zeros_fu_1931_p2();
    void thread_Range2_V_1_fu_1887_p2();
    void thread_Range2_all_ones_1_i_s_fu_1905_p3();
    void thread_Range2_all_ones_fu_1899_p2();
    void thread_addr_V_1_0337_2_be_fu_916_p3();
    void thread_addr_win_val_V_0_0_2_fu_994_p3();
    void thread_addr_win_val_V_load_s_fu_1182_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp3_stage1();
    void thread_ap_CS_fsm_pp3_stage2();
    void thread_ap_CS_fsm_pp3_stage3();
    void thread_ap_CS_fsm_pp3_stage4();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state47();
    void thread_ap_CS_fsm_state48();
    void thread_ap_CS_fsm_state49();
    void thread_ap_CS_fsm_state50();
    void thread_ap_CS_fsm_state51();
    void thread_ap_CS_fsm_state52();
    void thread_ap_CS_fsm_state55();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state59();
    void thread_ap_CS_fsm_state60();
    void thread_ap_CS_fsm_state65();
    void thread_ap_CS_fsm_state66();
    void thread_ap_CS_fsm_state67();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state70();
    void thread_ap_CS_fsm_state71();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp2();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_00001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp3_stage1();
    void thread_ap_block_pp3_stage1_00001();
    void thread_ap_block_pp3_stage1_11001();
    void thread_ap_block_pp3_stage1_subdone();
    void thread_ap_block_pp3_stage2_11001();
    void thread_ap_block_pp3_stage2_subdone();
    void thread_ap_block_pp3_stage3();
    void thread_ap_block_pp3_stage3_11001();
    void thread_ap_block_pp3_stage3_subdone();
    void thread_ap_block_pp3_stage4_11001();
    void thread_ap_block_pp3_stage4_subdone();
    void thread_ap_block_pp4();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state21_pp2_stage0_iter0();
    void thread_ap_block_state22_pp2_stage0_iter1();
    void thread_ap_block_state23_pp2_stage0_iter2();
    void thread_ap_block_state24_pp2_stage0_iter3();
    void thread_ap_block_state25_pp2_stage0_iter4();
    void thread_ap_block_state26_pp2_stage0_iter5();
    void thread_ap_block_state27_pp2_stage0_iter6();
    void thread_ap_block_state28_pp2_stage0_iter7();
    void thread_ap_block_state29_pp2_stage0_iter8();
    void thread_ap_block_state30_pp2_stage0_iter9();
    void thread_ap_block_state31_pp2_stage0_iter10();
    void thread_ap_block_state32_pp2_stage0_iter11();
    void thread_ap_block_state33_pp2_stage0_iter12();
    void thread_ap_block_state34_pp2_stage0_iter13();
    void thread_ap_block_state37_pp3_stage0_iter0();
    void thread_ap_block_state38_pp3_stage1_iter0();
    void thread_ap_block_state39_pp3_stage2_iter0();
    void thread_ap_block_state40_pp3_stage3_iter0();
    void thread_ap_block_state41_pp3_stage4_iter0();
    void thread_ap_block_state42_pp3_stage0_iter1();
    void thread_ap_block_state43_pp3_stage1_iter1();
    void thread_ap_block_state44_pp3_stage2_iter1();
    void thread_ap_block_state45_pp3_stage3_iter1();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state76_pp4_stage0_iter0();
    void thread_ap_block_state77_pp4_stage0_iter1();
    void thread_ap_block_state78_pp4_stage0_iter2();
    void thread_ap_block_state79_pp4_stage0_iter3();
    void thread_ap_block_state80_pp4_stage0_iter4();
    void thread_ap_block_state81_pp4_stage0_iter5();
    void thread_ap_block_state82_pp4_stage0_iter6();
    void thread_ap_block_state83_pp4_stage0_iter7();
    void thread_ap_block_state84_pp4_stage0_iter8();
    void thread_ap_condition_pp0_exit_iter1_state5();
    void thread_ap_condition_pp2_exit_iter0_state21();
    void thread_ap_condition_pp3_exit_iter0_state37();
    void thread_ap_condition_pp4_exit_iter0_state76();
    void thread_ap_done();
    void thread_ap_enable_operation_177();
    void thread_ap_enable_operation_213();
    void thread_ap_enable_operation_220();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_state5_pp0_iter1_stage0();
    void thread_ap_enable_state6_pp0_iter2_stage0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_j7_phi_fu_549_p4();
    void thread_ap_phi_mux_p_4_phi_fu_582_p4();
    void thread_ap_phi_mux_w0_phi_fu_525_p4();
    void thread_ap_ready();
    void thread_brmerge_i_fu_2090_p2();
    void thread_brmerge_i_i_not_i_fu_2078_p2();
    void thread_carry_1_i_i_i_fu_1779_p2();
    void thread_cond_fu_1176_p2();
    void thread_data_val_V_cast_fu_2172_p3();
    void thread_deleted_zeros_fu_2011_p3();
    void thread_deltaMax_1_fu_1386_p3();
    void thread_deltaMax_to_int_fu_1313_p1();
    void thread_deltaTmp_to_int_fu_1295_p1();
    void thread_exitcond2_fu_689_p2();
    void thread_exitcond3_fu_1164_p2();
    void thread_exitcond4_fu_1208_p2();
    void thread_exitcond5_fu_1237_p2();
    void thread_exitcond6_fu_1253_p2();
    void thread_exitcond7_fu_1274_p2();
    void thread_exitcond_fu_1394_p2();
    void thread_exp_tmp_V_fu_1437_p4();
    void thread_grp_fu_601_opcode();
    void thread_grp_fu_601_p0();
    void thread_grp_fu_601_p1();
    void thread_grp_fu_611_p0();
    void thread_grp_fu_611_p1();
    void thread_grp_fu_616_p0();
    void thread_grp_fu_616_p1();
    void thread_grp_fu_624_p0();
    void thread_grp_fu_627_p0();
    void thread_hist_flag_V_2_fu_1088_p2();
    void thread_hist_flag_V_fu_1047_p2();
    void thread_hist_last_V_fu_1041_p2();
    void thread_hist_out_V_address0();
    void thread_hist_out_V_address1();
    void thread_hist_out_V_ce0();
    void thread_hist_out_V_ce1();
    void thread_hist_out_V_d1();
    void thread_hist_out_V_we0();
    void thread_hist_out_V_we1();
    void thread_hist_w_V_172_0334_2_fu_1081_p3();
    void thread_hist_w_V_s_fu_1067_p2();
    void thread_hist_win_val_0_V_0_fu_1108_p2();
    void thread_hist_win_val_0_V_1_fu_1094_p3();
    void thread_hist_win_val_0_V_2_fu_1073_p3();
    void thread_hist_win_val_0_V_3_fu_1053_p3();
    void thread_hist_win_val_V_0_0_2_fu_1128_p3();
    void thread_hist_win_val_V_load_s_fu_1195_p3();
    void thread_hls_array_data_V_address0();
    void thread_hls_array_data_V_ce0();
    void thread_hls_array_data_V_d0();
    void thread_hls_array_data_V_we0();
    void thread_i2_cast_fu_747_p1();
    void thread_i_1_fu_756_p2();
    void thread_i_2_fu_1214_p2();
    void thread_i_3_fu_1400_p2();
    void thread_i_4_fu_1243_p2();
    void thread_i_fu_695_p2();
    void thread_icmp1_fu_1527_p2();
    void thread_icmp_fu_960_p2();
    void thread_internal_ap_ready();
    void thread_ireg_V_fu_1421_p1();
    void thread_j7_cast7_fu_1264_p1();
    void thread_j7_cast_fu_1249_p1();
    void thread_j_1_fu_771_p2();
    void thread_j_2_fu_1258_p2();
    void thread_j_3_fu_1289_p2();
    void thread_j_5_cast8_fu_1229_p1();
    void thread_j_5_cast_fu_1233_p1();
    void thread_j_cast_fu_762_p1();
    void thread_lD_fu_1841_p1();
    void thread_m_fu_1170_p2();
    void thread_man_V_1_fu_1467_p2();
    void thread_not_sel_tmp28_i_fu_1767_p2();
    void thread_notlhs1_fu_1349_p2();
    void thread_notlhs_fu_1331_p2();
    void thread_notrhs1_fu_1355_p2();
    void thread_notrhs_fu_1337_p2();
    void thread_or_cond173_i_i_i_fu_1877_p2();
    void thread_or_cond175_i_i_i_fu_1913_p2();
    void thread_p_0334_2_be_2_fu_1101_p3();
    void thread_p_0334_2_be_fu_1060_p3();
    void thread_p_0337_2_be_2_fu_930_p3();
    void thread_p_0337_2_be_fu_902_p3();
    void thread_p_177_i_i_i_fu_1955_p2();
    void thread_p_179_demorgan_i_i_i_fu_2066_p2();
    void thread_p_179_demorgan_i_i_no_fu_2084_p2();
    void thread_p_180_i_i_i_fu_1937_p2();
    void thread_p_3_fu_882_p3();
    void thread_p_Result_10_fu_1803_p3();
    void thread_p_Result_8_fu_1463_p1();
    void thread_p_Result_9_fu_1656_p3();
    void thread_p_Result_s_fu_1641_p3();
    void thread_p_Val2_11_0_i_i_mux_fu_2096_p3();
    void thread_p_Val2_1_fu_1533_p1();
    void thread_p_Val2_3_fu_1620_p3();
    void thread_p_Val2_4_fu_1668_p2();
    void thread_p_Val2_5_fu_1754_p3();
    void thread_p_Val2_s_fu_1569_p3();
    void thread_p_cast_fu_816_p3();
    void thread_p_dst_data_stream_V_blk_n();
    void thread_p_dst_data_stream_V_din();
    void thread_p_dst_data_stream_V_write();
    void thread_p_src_data_stream_V_blk_n();
    void thread_p_src_data_stream_V_read();
    void thread_pixelPro_address0();
    void thread_pixelPro_ce0();
    void thread_pixelPro_d0();
    void thread_pixelPro_we0();
    void thread_pos1_cast_i_fu_1790_p1();
    void thread_pos1_fu_1785_p2();
    void thread_pos2_cast_i_fu_1799_p1();
    void thread_pos2_fu_1794_p2();
    void thread_qb_fu_1649_p3();
    void thread_r_V_fu_1893_p2();
    void thread_real_start();
    void thread_ret_V_fu_890_p2();
    void thread_rev1_fu_1825_p2();
    void thread_rev2_fu_1865_p2();
    void thread_rev_fu_1682_p2();
    void thread_sel_tmp12_demorgan_i_fu_1739_p2();
    void thread_sel_tmp12_i_fu_1743_p2();
    void thread_sel_tmp13_i_fu_1749_p2();
    void thread_sel_tmp1_fu_838_p2();
    void thread_sel_tmp1_i_fu_1695_p2();
    void thread_sel_tmp2_fu_844_p2();
    void thread_sel_tmp2_i_fu_1700_p2();
    void thread_sel_tmp33_i_fu_1967_p2();
    void thread_sel_tmp34_i_fu_1973_p2();
    void thread_sel_tmp35_i_fu_1979_p3();
    void thread_sel_tmp39_i_fu_1995_p3();
    void thread_sel_tmp3_cast_fu_868_p3();
    void thread_sel_tmp3_i_fu_1705_p2();
    void thread_sel_tmp41_i_fu_2031_p2();
    void thread_sel_tmp46_i_fu_2043_p2();
    void thread_sel_tmp47_i_fu_2048_p2();
    void thread_sel_tmp4_fu_974_p2();
    void thread_sel_tmp4_i_fu_1711_p3();
    void thread_sel_tmp50_i_demorgan_fu_2104_p2();
    void thread_sel_tmp50_i_fu_2110_p2();
    void thread_sel_tmp51_i_fu_2116_p2();
    void thread_sel_tmp52_i_fu_2133_p3();
    void thread_sel_tmp55_demorgan_i_fu_2141_p2();
    void thread_sel_tmp55_i_fu_2146_p2();
    void thread_sel_tmp56_i_fu_2152_p2();
    void thread_sel_tmp5_fu_980_p2();
    void thread_sel_tmp6_demorgan_fu_850_p2();
    void thread_sel_tmp6_fu_856_p2();
    void thread_sel_tmp7_fu_862_p2();
    void thread_sel_tmp7_i_fu_1719_p2();
    void thread_sel_tmp8_fu_986_p3();
    void thread_sel_tmp8_i_fu_1725_p2();
    void thread_sel_tmp9_fu_1121_p3();
    void thread_sel_tmp9_i_fu_1731_p3();
    void thread_sel_tmp_fu_830_p3();
    void thread_sel_tmp_i_fu_1688_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_storemerge1_fu_1114_p3();
    void thread_storemerge_fu_966_p3();
    void thread_sum_V_fu_1411_p2();
    void thread_threshold_V_1_fu_1379_p3();
    void thread_threshold_V_fu_1280_p1();
    void thread_tmp12_fu_1773_p2();
    void thread_tmp13_fu_1845_p2();
    void thread_tmp14_fu_2037_p2();
    void thread_tmp15_fu_2061_p2();
    void thread_tmp_11_fu_824_p2();
    void thread_tmp_13_fu_1220_p1();
    void thread_tmp_18_fu_1406_p1();
    void thread_tmp_1_fu_751_p1();
    void thread_tmp_1_fu_751_p2();
    void thread_tmp_20_fu_876_p2();
    void thread_tmp_21_fu_2166_p2();
    void thread_tmp_23_1_fu_798_p2();
    void thread_tmp_23_2_fu_804_p2();
    void thread_tmp_23_3_fu_810_p2();
    void thread_tmp_23_fu_896_p2();
    void thread_tmp_24_fu_938_p2();
    void thread_tmp_26_fu_1269_p1();
    void thread_tmp_26_i_fu_1455_p3();
    void thread_tmp_29_fu_944_p2();
    void thread_tmp_2_fu_766_p1();
    void thread_tmp_2_fu_766_p2();
    void thread_tmp_30_fu_950_p4();
    void thread_tmp_34_fu_1135_p1();
    void thread_tmp_36_fu_1284_p1();
    void thread_tmp_38_fu_1225_p1();
    void thread_tmp_39_fu_1417_p1();
    void thread_tmp_40_fu_2121_p2();
    void thread_tmp_40_i_fu_1473_p2();
    void thread_tmp_41_fu_1299_p4();
    void thread_tmp_41_i_fu_1485_p2();
    void thread_tmp_42_fu_2127_p2();
    void thread_tmp_42_i_fu_1491_p2();
    void thread_tmp_43_fu_1317_p4();
    void thread_tmp_43_i_fu_1505_p2();
    void thread_tmp_44_fu_1425_p1();
    void thread_tmp_45_1_fu_910_p2();
    void thread_tmp_45_fu_1343_p2();
    void thread_tmp_45_i_fu_1511_p2();
    void thread_tmp_46_fu_1361_p2();
    void thread_tmp_47_2_fu_924_p2();
    void thread_tmp_47_fu_1367_p2();
    void thread_tmp_47_not_i_fu_1762_p2();
    void thread_tmp_48_i_fu_1584_p1();
    void thread_tmp_49_fu_1373_p2();
    void thread_tmp_49_i_fu_1588_p2();
    void thread_tmp_51_i_fu_1606_p3();
    void thread_tmp_52_fu_1451_p1();
    void thread_tmp_52_i_fu_1614_p2();
    void thread_tmp_53_fu_1574_p1();
    void thread_tmp_53_i_fu_1627_p2();
    void thread_tmp_54_fu_1580_p1();
    void thread_tmp_54_i_fu_1632_p2();
    void thread_tmp_55_fu_1517_p4();
    void thread_tmp_55_i_fu_1664_p1();
    void thread_tmp_56_fu_1594_p1();
    void thread_tmp_57_fu_1598_p3();
    void thread_tmp_57_i_fu_1811_p2();
    void thread_tmp_59_fu_1674_p3();
    void thread_tmp_59_i_fu_1831_p1();
    void thread_tmp_60_i_fu_1835_p2();
    void thread_tmp_61_fu_1817_p3();
    void thread_tmp_62_i_fu_1871_p2();
    void thread_tmp_62_i_not_fu_1961_p2();
    void thread_tmp_63_cast_i_fu_1637_p1();
    void thread_tmp_63_fu_1857_p3();
    void thread_tmp_63_i_fu_1883_p1();
    void thread_tmp_64_fu_1309_p1();
    void thread_tmp_64_i_fu_1925_p2();
    void thread_tmp_65_fu_1327_p1();
    void thread_tmp_66_i_fu_1943_p2();
    void thread_tmp_67_i_fu_2025_p2();
    void thread_tmp_6_fu_786_p1();
    void thread_tmp_7_fu_1190_p1();
    void thread_tmp_8_fu_701_p1();
    void thread_tmp_9_fu_792_p2();
    void thread_tmp_V_4_fu_1537_p4();
    void thread_tmp_V_5_fu_1547_p1();
    void thread_tmp_demorgan_i_fu_1563_p2();
    void thread_tmp_i_fu_1447_p1();
    void thread_tmp_i_i_i_i_20_fu_1557_p2();
    void thread_tmp_i_i_i_i_fu_1551_p2();
    void thread_tmp_s_fu_1204_p0();
    void thread_tmp_s_fu_1204_p1();
    void thread_tmp_s_fu_1204_p2();
    void thread_underflow_fu_2053_p3();
    void thread_underflow_not_i_fu_2072_p2();
    void thread_val_V_fu_2158_p3();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
