

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Tue Dec 31 16:01:06 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.69|     6.380|        3.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25337|  25337|  25337|  25337|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25336|  25336|      3167|          -|          -|     8|    no    |
        | + Loop 1.1  |     16|     16|         2|          1|          1|    16|    yes   |
        | + Loop 1.2  |   3146|   3146|        12|          1|          0|  3136|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    442|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|    196|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    179|    -|
|Register         |        0|      -|    1260|    192|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1475|   1009|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |            Instance            |           Module           | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |network_mul_16s_32s_32_5_1_U59  |network_mul_16s_32s_32_5_1  |        0|      2|  215|   1|    0|
    |network_mux_1287_16_1_1_U57     |network_mux_1287_16_1_1     |        0|      0|    0|  65|    0|
    |network_mux_164_32_1_1_U58      |network_mux_164_32_1_1      |        0|      0|    0|  65|    0|
    |network_mux_83_16_1_1_U56       |network_mux_83_16_1_1       |        0|      0|    0|  65|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+
    |Total                           |                            |        0|      2|  215| 196|    0|
    +--------------------------------+----------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_9ns_5ns_9s_13_1_1_U60  |network_mac_muladd_9ns_5ns_9s_13_1_1  | i0 * i1 + i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_580_p2         |     +    |      0|  0|  13|          11|           8|
    |add_ln28_fu_652_p2         |     +    |      0|  0|  15|           7|           7|
    |add_ln31_fu_1042_p2        |     +    |      0|  0|  12|          12|           1|
    |add_ln33_fu_1098_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln39_8_fu_1181_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln39_fu_1116_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln47_1_fu_1363_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln47_fu_1223_p2        |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_1354_p2          |     +    |      0|  0|  30|          23|          23|
    |i_fu_642_p2                |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_1212_p2            |     +    |      0|  0|  15|           1|           5|
    |out_d_fu_592_p2            |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_1048_p2           |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_1150_p2           |     +    |      0|  0|  13|           1|           4|
    |sub_ln39_4_fu_1084_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln39_fu_1030_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_1144_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0                |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_586_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_636_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_1036_p2       |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln33_fu_1054_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln36_4_fu_1217_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln36_fu_1138_p2       |   icmp   |      0|  0|  11|           5|           6|
    |or_ln36_fu_1156_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_1090_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln32_10_fu_1128_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_11_fu_1191_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_9_fu_1329_p3   |  select  |      0|  0|  23|           1|          23|
    |select_ln32_fu_1121_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1104_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln36_10_fu_1161_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln36_11_fu_1173_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln36_12_fu_1199_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln36_fu_1335_p3     |  select  |      0|  0|  23|           1|          23|
    |select_ln46_fu_1384_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_1133_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln46_fu_1378_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 442|         206|         267|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter11           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_buffer_0_phi_fu_558_p4  |   9|          2|   23|         46|
    |ap_phi_mux_in_d_0_phi_fu_569_p4    |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_548_p4   |   9|          2|    4|          8|
    |buffer_0_reg_555                   |   9|          2|   23|         46|
    |i_0_reg_500                        |   9|          2|    5|         10|
    |in_d_0_reg_565                     |   9|          2|    5|         10|
    |indvar_flatten18_reg_511           |   9|          2|   12|         24|
    |indvar_flatten_reg_533             |   9|          2|    9|         18|
    |out_d_0_reg_478                    |   9|          2|    4|          8|
    |out_h_0_reg_522                    |   9|          2|    4|          8|
    |out_w_0_reg_544                    |   9|          2|    4|          8|
    |phi_mul_reg_489                    |   9|          2|   11|         22|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 179|         38|  113|        232|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1516                  |  11|   0|   11|          0|
    |add_ln28_reg_1551                  |   7|   0|    7|          0|
    |add_ln39_1_reg_1639                |  13|   0|   13|          0|
    |add_ln39_8_reg_1629                |   9|   0|    9|          0|
    |add_ln39_reg_1601                  |   9|   0|    9|          0|
    |add_ln47_1_reg_1690                |  12|   0|   12|          0|
    |add_ln47_reg_1653                  |   9|   0|    9|          0|
    |and_ln32_reg_1611                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9            |   1|   0|    1|          0|
    |buffer_0_reg_555                   |  23|   0|   23|          0|
    |buffer_reg_1683                    |  23|   0|   23|          0|
    |i_0_reg_500                        |   5|   0|    5|          0|
    |icmp_ln31_reg_1566                 |   1|   0|    1|          0|
    |icmp_ln33_reg_1575                 |   1|   0|    1|          0|
    |icmp_ln36_4_reg_1649               |   1|   0|    1|          0|
    |in_d_0_reg_565                     |   5|   0|    5|          0|
    |indvar_flatten18_reg_511           |  12|   0|   12|          0|
    |indvar_flatten_reg_533             |   9|   0|    9|          0|
    |input_load_reg_1663                |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_448        |  32|   0|   32|          0|
    |kernel_buffer_15_45_fu_392         |  32|   0|   32|          0|
    |kernel_buffer_15_46_fu_396         |  32|   0|   32|          0|
    |kernel_buffer_15_47_fu_400         |  32|   0|   32|          0|
    |kernel_buffer_15_48_fu_404         |  32|   0|   32|          0|
    |kernel_buffer_15_49_fu_408         |  32|   0|   32|          0|
    |kernel_buffer_15_50_fu_412         |  32|   0|   32|          0|
    |kernel_buffer_15_51_fu_416         |  32|   0|   32|          0|
    |kernel_buffer_15_52_fu_420         |  32|   0|   32|          0|
    |kernel_buffer_15_53_fu_424         |  32|   0|   32|          0|
    |kernel_buffer_15_54_fu_428         |  32|   0|   32|          0|
    |kernel_buffer_15_55_fu_432         |  32|   0|   32|          0|
    |kernel_buffer_15_56_fu_436         |  32|   0|   32|          0|
    |kernel_buffer_15_57_fu_440         |  32|   0|   32|          0|
    |kernel_buffer_15_58_fu_444         |  32|   0|   32|          0|
    |kernel_buffer_15_fu_388            |  32|   0|   32|          0|
    |mul_ln39_reg_1678                  |  32|   0|   32|          0|
    |out_d_0_reg_478                    |   4|   0|    4|          0|
    |out_d_reg_1525                     |   4|   0|    4|          0|
    |out_h_0_reg_522                    |   4|   0|    4|          0|
    |out_w_0_reg_544                    |   4|   0|    4|          0|
    |phi_mul_reg_489                    |  11|   0|   11|          0|
    |select_ln32_10_reg_1606            |   8|   0|    9|          1|
    |select_ln36_10_reg_1617            |   5|   0|    5|          0|
    |select_ln36_11_reg_1623            |   4|   0|    4|          0|
    |sext_ln34_reg_1530                 |  23|   0|   23|          0|
    |shl_ln_reg_1537                    |   3|   0|    7|          4|
    |sub_ln39_4_reg_1585                |   8|   0|    9|          1|
    |sub_ln39_4_reg_1585_pp1_iter1_reg  |   8|   0|    9|          1|
    |sub_ln39_reg_1560                  |   8|   0|    9|          1|
    |tmp_reg_1668                       |  32|   0|   32|          0|
    |trunc_ln28_reg_1556                |   4|   0|    4|          0|
    |trunc_ln39_reg_1634                |   4|   0|    4|          0|
    |zext_ln24_reg_1511                 |  11|   0|   12|          1|
    |add_ln47_reg_1653                  |  64|  32|    9|          0|
    |and_ln32_reg_1611                  |  64|  32|    1|          0|
    |icmp_ln31_reg_1566                 |  64|  32|    1|          0|
    |icmp_ln33_reg_1575                 |  64|  32|    1|          0|
    |icmp_ln36_4_reg_1649               |  64|  32|    1|          0|
    |trunc_ln39_reg_1634                |  64|  32|    4|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1260| 192|  902|          9|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

