Read Verilog report
===================


*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/Comparator_16


   Single pin nets
   ---------------
   nx91

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/CounterUpDown_4


   Single pin nets
   ---------------
   $dummy[0]
   $dummy[1]
   $dummy[2]
   $dummy[3]
   $dummy[4]

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/NBitAdder_4

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/RegTony_4


   Single pin nets
   ---------------
   $dummy[0]
   $dummy[1]
   $dummy[2]
   $dummy[3]
   $dummy[4]
   $dummy[5]
   $dummy[6]
   $dummy[7]

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/RegTony_16


   Single pin nets
   ---------------
   $dummy[0]
   $dummy[1]
   $dummy[2]
   $dummy[3]
   $dummy[4]
   $dummy[5]
   $dummy[6]
   $dummy[7]
   $dummy[8]
   $dummy[9]
   $dummy[10]
   $dummy[11]
   $dummy[12]
   $dummy[13]
   $dummy[14]
   $dummy[15]
   $dummy[16]
   $dummy[17]
   $dummy[18]
   $dummy[19]
   $dummy[20]
   $dummy[21]
   $dummy[22]
   $dummy[23]
   $dummy[24]
   $dummy[25]
   $dummy[26]
   $dummy[27]
   $dummy[28]
   $dummy[29]
   $dummy[30]
   $dummy[31]

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/Mux2_16

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/CounterUpDown_16


   Single pin nets
   ---------------
   $dummy[0]
   $dummy[1]
   $dummy[2]
   $dummy[3]
   $dummy[4]
   $dummy[5]
   $dummy[6]
   $dummy[7]
   $dummy[8]
   $dummy[9]
   $dummy[10]
   $dummy[11]
   $dummy[12]
   $dummy[13]
   $dummy[14]
   $dummy[15]
   $dummy[16]

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/NBitAdder_16

*** Existing cell /home/ayman/Desktop/Project/BeforeSub/CNN_AcceleratorSys/calibreFC/folder/FullAdder
