$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Thu Nov 21 21:46:34 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module MPC_GENERATOR_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 3 " JAM [2:0] $end
$var reg 8 # MBR_IN [7:0] $end
$var reg 1 $ N $end
$var reg 9 % NEXT_ADDRESS [8:0] $end
$var reg 1 & Z $end
$var wire 1 ' MPC [8] $end
$var wire 1 ( MPC [7] $end
$var wire 1 ) MPC [6] $end
$var wire 1 * MPC [5] $end
$var wire 1 + MPC [4] $end
$var wire 1 , MPC [3] $end
$var wire 1 - MPC [2] $end
$var wire 1 . MPC [1] $end
$var wire 1 / MPC [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 MPC[8]~output_o $end
$var wire 1 8 MPC[7]~output_o $end
$var wire 1 9 MPC[6]~output_o $end
$var wire 1 : MPC[5]~output_o $end
$var wire 1 ; MPC[4]~output_o $end
$var wire 1 < MPC[3]~output_o $end
$var wire 1 = MPC[2]~output_o $end
$var wire 1 > MPC[1]~output_o $end
$var wire 1 ? MPC[0]~output_o $end
$var wire 1 @ NEXT_ADDRESS[8]~input_o $end
$var wire 1 A JAM[1]~input_o $end
$var wire 1 B CLOCK~input_o $end
$var wire 1 C CLOCK~inputclkctrl_outclk $end
$var wire 1 D N~input_o $end
$var wire 1 E inst1~feeder_combout $end
$var wire 1 F inst1~q $end
$var wire 1 G Z~input_o $end
$var wire 1 H inst8~q $end
$var wire 1 I JAM[0]~input_o $end
$var wire 1 J inst~0_combout $end
$var wire 1 K inst~combout $end
$var wire 1 L NEXT_ADDRESS[7]~input_o $end
$var wire 1 M JAM[2]~input_o $end
$var wire 1 N MBR_IN[7]~input_o $end
$var wire 1 O MBR_IN[6]~input_o $end
$var wire 1 P NEXT_ADDRESS[6]~input_o $end
$var wire 1 Q MBR_IN[5]~input_o $end
$var wire 1 R NEXT_ADDRESS[5]~input_o $end
$var wire 1 S MBR_IN[4]~input_o $end
$var wire 1 T NEXT_ADDRESS[4]~input_o $end
$var wire 1 U NEXT_ADDRESS[3]~input_o $end
$var wire 1 V MBR_IN[3]~input_o $end
$var wire 1 W NEXT_ADDRESS[2]~input_o $end
$var wire 1 X MBR_IN[2]~input_o $end
$var wire 1 Y NEXT_ADDRESS[1]~input_o $end
$var wire 1 Z MBR_IN[1]~input_o $end
$var wire 1 [ MBR_IN[0]~input_o $end
$var wire 1 \ NEXT_ADDRESS[0]~input_o $end
$var wire 1 ] inst12 [7] $end
$var wire 1 ^ inst12 [6] $end
$var wire 1 _ inst12 [5] $end
$var wire 1 ` inst12 [4] $end
$var wire 1 a inst12 [3] $end
$var wire 1 b inst12 [2] $end
$var wire 1 c inst12 [1] $end
$var wire 1 d inst12 [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b10100101 #
0$
b0 %
0&
0/
0.
0-
0,
0+
0*
0)
0(
0'
x0
01
12
x3
14
15
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
1Q
0R
0S
0T
0U
0V
0W
1X
0Y
0Z
1[
0\
0d
0c
0b
0a
0`
0_
0^
0]
$end
#100000
1!
1B
1C
00
#200000
b100 "
0!
1M
0B
0C
10
1d
1b
1_
1]
1?
1=
1:
18
1/
1-
1*
1(
#300000
1!
1B
1C
00
#400000
b100000000 %
0!
1@
0B
0C
10
1K
17
1'
#500000
1!
1B
1C
00
#600000
b110 "
b100000010 %
b100000011 %
b10 "
b11 %
0!
1\
1Y
0@
1A
0M
0B
0C
10
1c
0K
0b
0_
0]
1>
07
0=
0:
08
1.
0'
0-
0*
0(
#680000
1$
1D
00
1E
#700000
1!
0$
1B
0D
1C
10
0E
1F
1J
1K
17
1'
#800000
b11 "
b111 %
b1 "
b101 %
b100 %
0!
0\
0Y
1W
1I
0A
0B
0C
00
0J
0d
0c
1b
0?
0>
1=
0/
0.
1-
0K
07
0'
#880000
1&
1G
10
#900000
1!
0&
1B
0G
1C
00
0F
#999000
b0 "
b101 %
1\
0I
10
1d
1?
1/
#1000000
0!
0B
0C
00
#1080000
1$
1D
10
1E
#1100000
1!
0$
1B
0D
1C
00
0E
1F
#1200000
b111 %
b110 %
0!
0\
1Y
0B
0C
10
0d
1c
0?
1>
0/
1.
#1280000
1&
1G
00
#1300000
1!
0&
1B
0G
1C
10
0F
#1400000
