Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar  7 15:12:54 2024
| Host         : LAPTOP-UPJBM0EE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Exp_timing_summary_routed.rpt -pb Top_Exp_timing_summary_routed.pb -rpx Top_Exp_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Exp
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.182        0.000                      0                  759        0.164        0.000                      0                  759        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.182        0.000                      0                  759        0.164        0.000                      0                  759        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.182ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 sw_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FIR_INST/add_int_reg[6]/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.668ns (16.317%)  route 3.426ns (83.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  sw_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sw_int_reg/Q
                         net (fo=10, routed)          0.977     6.582    PRESCALAR_INST/sw_int
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.150     6.732 r  PRESCALAR_INST/add_int_reg[7]_i_1/O
                         net (fo=47, routed)          2.449     9.181    DUT/FIR_INST/add_int_reg[0]_0
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.526    14.867    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK
                         clock pessimism              0.260    15.127    
                         clock uncertainty           -0.035    15.091    
    DSP48_X0Y9           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.728    14.363    DUT/FIR_INST/add_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.185ns  (required time - arrival time)
  Source:                 sw_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FIR_INST/add_int_reg[7]/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.668ns (16.317%)  route 3.426ns (83.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  sw_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sw_int_reg/Q
                         net (fo=10, routed)          0.977     6.582    PRESCALAR_INST/sw_int
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.150     6.732 r  PRESCALAR_INST/add_int_reg[7]_i_1/O
                         net (fo=47, routed)          2.449     9.181    DUT/FIR_INST/add_int_reg[0]_0
    DSP48_X0Y8           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[7]/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.529    14.870    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[7]/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.728    14.366    DUT/FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.185    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 sw_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/FIR_INST/add_int_reg[7]/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.668ns (16.564%)  route 3.365ns (83.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  sw_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y38          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  sw_int_reg/Q
                         net (fo=10, routed)          0.977     6.582    PRESCALAR_INST/sw_int
    SLICE_X10Y36         LUT2 (Prop_lut2_I1_O)        0.150     6.732 r  PRESCALAR_INST/add_int_reg[7]_i_1/O
                         net (fo=47, routed)          2.388     9.120    DUT/FIR_INST/add_int_reg[0]_0
    DSP48_X0Y8           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[7]/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.529    14.870    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y8           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[7]/CLK
                         clock pessimism              0.260    15.130    
                         clock uncertainty           -0.035    15.094    
    DSP48_X0Y8           DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.701    14.393    DUT/FIR_INST/add_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                  5.273    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.642ns (15.978%)  route 3.376ns (84.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.891     9.095    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443    14.784    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[24]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    14.485    PRESCALAR_INST/delai_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.642ns (15.978%)  route 3.376ns (84.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.891     9.095    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443    14.784    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[25]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    14.485    PRESCALAR_INST/delai_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.642ns (15.978%)  route 3.376ns (84.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.891     9.095    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.443    14.784    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[26]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    14.485    PRESCALAR_INST/delai_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.642ns (16.548%)  route 3.238ns (83.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.752     8.957    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.441    14.782    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[20]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    PRESCALAR_INST/delai_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.642ns (16.548%)  route 3.238ns (83.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.752     8.957    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.441    14.782    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[21]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    PRESCALAR_INST/delai_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.642ns (16.548%)  route 3.238ns (83.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.752     8.957    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.441    14.782    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[22]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    PRESCALAR_INST/delai_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.526    

Slack (MET) :             5.526ns  (required time - arrival time)
  Source:                 RESET_G_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALAR_INST/delai_sig_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.642ns (16.548%)  route 3.238ns (83.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  RESET_G_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.518     5.595 r  RESET_G_int_reg/Q
                         net (fo=52, routed)          2.485     8.081    PRESCALAR_INST/RESET_G
    SLICE_X11Y29         LUT6 (Prop_lut6_I5_O)        0.124     8.205 r  PRESCALAR_INST/delai_sig[0]_i_1/O
                         net (fo=27, routed)          0.752     8.957    PRESCALAR_INST/delai_sig[0]_i_1_n_0
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.441    14.782    PRESCALAR_INST/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  PRESCALAR_INST/delai_sig_reg[23]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    14.483    PRESCALAR_INST/delai_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  5.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 DUT/FIR_INST/o_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    DUT/FIR_INST/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  DUT/FIR_INST/o_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  DUT/FIR_INST/o_sig_reg[3]/Q
                         net (fo=1, routed)           0.112     1.699    o_sig[3]
    SLICE_X10Y35         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.076     1.534    led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 DUT/Gen_sig_INST/echantillon_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/Gen_sig_INST/echantillon_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DUT/Gen_sig_INST/echantillon_index_reg[0]/Q
                         net (fo=10, routed)          0.132     1.719    DUT/Gen_sig_INST/echantillon_index[0]
    SLICE_X10Y37         LUT4 (Prop_lut4_I1_O)        0.048     1.767 r  DUT/Gen_sig_INST/echantillon_index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.767    DUT/Gen_sig_INST/echantillon_index[3]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[3]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.131     1.590    DUT/Gen_sig_INST/echantillon_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DUT/Gen_sig_INST/echantillon_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/Gen_sig_INST/echantillon_index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DUT/Gen_sig_INST/echantillon_index_reg[0]/Q
                         net (fo=10, routed)          0.132     1.719    DUT/Gen_sig_INST/echantillon_index[0]
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.045     1.764 r  DUT/Gen_sig_INST/echantillon_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.764    DUT/Gen_sig_INST/echantillon_index[2]_i_1_n_0
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[2]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.120     1.579    DUT/Gen_sig_INST/echantillon_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 DUT/Gen_sig_INST/echantillon_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DUT/Gen_sig_INST/o_cos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.189ns (58.240%)  route 0.136ns (41.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  DUT/Gen_sig_INST/echantillon_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  DUT/Gen_sig_INST/echantillon_index_reg[0]/Q
                         net (fo=10, routed)          0.136     1.723    DUT/Gen_sig_INST/echantillon_index[0]
    SLICE_X10Y37         LUT4 (Prop_lut4_I3_O)        0.048     1.771 r  DUT/Gen_sig_INST/o_cos[0]_i_1/O
                         net (fo=2, routed)           0.000     1.771    DUT/Gen_sig_INST/D[0]
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/o_cos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/o_cos_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X10Y37         FDRE (Hold_fdre_C_D)         0.123     1.582    DUT/Gen_sig_INST/o_cos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DUT/FIR_INST/o_sig_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.189ns (56.348%)  route 0.146ns (43.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    DUT/FIR_INST/clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  DUT/FIR_INST/o_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DUT/FIR_INST/o_sig_reg[13]/Q
                         net (fo=1, routed)           0.146     1.735    DUT/FIR_INST/o_sig[13]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.048     1.783 r  DUT/FIR_INST/led[13]_i_1/O
                         net (fo=1, routed)           0.000     1.783    BUS_SORTIE_int[13]
    SLICE_X12Y37         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.131     1.592    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DUT/FIR_INST/o_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    DUT/FIR_INST/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  DUT/FIR_INST/o_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y36         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  DUT/FIR_INST/o_sig_reg[4]/Q
                         net (fo=1, routed)           0.110     1.719    o_sig[4]
    SLICE_X10Y35         FDRE                                         r  led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[4]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.060     1.520    led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 DUT/FIR_INST/o_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    DUT/FIR_INST/clk_IBUF_BUFG
    SLICE_X11Y35         FDRE                                         r  DUT/FIR_INST/o_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y35         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  DUT/FIR_INST/o_sig_reg[7]/Q
                         net (fo=1, routed)           0.113     1.687    o_sig[7]
    SLICE_X10Y35         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.011     1.469    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 DUT/Gen_sig_INST/o_cos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.230ns (57.661%)  route 0.169ns (42.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X11Y37         FDRE                                         r  DUT/Gen_sig_INST/o_cos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  DUT/Gen_sig_INST/o_cos_reg[7]/Q
                         net (fo=1, routed)           0.169     1.743    DUT/FIR_INST/Q[5]
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.102     1.845 r  DUT/FIR_INST/led[15]_i_1/O
                         net (fo=1, routed)           0.000     1.845    BUS_SORTIE_int[15]
    SLICE_X12Y37         FDRE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[15]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.131     1.612    led_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 DUT/FIR_INST/o_sig_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    DUT/FIR_INST/clk_IBUF_BUFG
    SLICE_X13Y38         FDRE                                         r  DUT/FIR_INST/o_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  DUT/FIR_INST/o_sig_reg[11]/Q
                         net (fo=1, routed)           0.193     1.781    DUT/FIR_INST/o_sig[11]
    SLICE_X12Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  DUT/FIR_INST/led[11]_i_1/O
                         net (fo=1, routed)           0.000     1.826    BUS_SORTIE_int[11]
    SLICE_X12Y37         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     1.582    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 DUT/Gen_sig_INST/o_cos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.586%)  route 0.196ns (48.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    DUT/Gen_sig_INST/clk_IBUF_BUFG
    SLICE_X10Y37         FDRE                                         r  DUT/Gen_sig_INST/o_cos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  DUT/Gen_sig_INST/o_cos_reg[0]/Q
                         net (fo=1, routed)           0.196     1.806    DUT/FIR_INST/Q[0]
    SLICE_X12Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  DUT/FIR_INST/led[8]_i_1/O
                         net (fo=1, routed)           0.000     1.851    BUS_SORTIE_int[8]
    SLICE_X12Y37         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     1.602    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y15    DUT/FIR_INST/add_int_reg[0]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y14    DUT/FIR_INST/add_int_reg[1]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y13    DUT/FIR_INST/add_int_reg[2]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y12    DUT/FIR_INST/add_int_reg[3]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y11    DUT/FIR_INST/add_int_reg[4]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y10    DUT/FIR_INST/add_int_reg[5]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y9     DUT/FIR_INST/add_int_reg[6]/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y8     DUT/FIR_INST/add_int_reg[7]/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y20    RESET_G_int_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y20    RESET_G_int_reg/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y20    RESET_G_int_reg/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y35   led_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y35   led_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y20    RESET_G_int_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X8Y20    RESET_G_int_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y35   led_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X10Y35   led_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X12Y37   led_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.681ns  (logic 4.171ns (48.053%)  route 4.509ns (51.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  led_reg[15]/Q
                         net (fo=1, routed)           4.509    10.074    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.693    13.767 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.767    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.440ns  (logic 4.156ns (49.248%)  route 4.283ns (50.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  led_reg[13]/Q
                         net (fo=1, routed)           4.283     9.848    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.678    13.526 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.526    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.920ns  (logic 4.173ns (52.687%)  route 3.747ns (47.313%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  led_reg[12]/Q
                         net (fo=1, routed)           3.747     9.312    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.695    13.007 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    13.007    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.695ns  (logic 4.033ns (52.417%)  route 3.661ns (47.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  led_reg[14]/Q
                         net (fo=1, routed)           3.661     9.266    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.781 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.781    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.022ns (54.254%)  route 3.391ns (45.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  led_reg[8]/Q
                         net (fo=1, routed)           3.391     8.996    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.500 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.500    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.320ns  (logic 4.169ns (56.959%)  route 3.151ns (43.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  led_reg[5]/Q
                         net (fo=1, routed)           3.151     8.714    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.691    12.405 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.405    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.230ns  (logic 4.022ns (55.623%)  route 3.209ns (44.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  led_reg[11]/Q
                         net (fo=1, routed)           3.209     8.813    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    12.317 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.317    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.174ns  (logic 4.153ns (57.885%)  route 3.021ns (42.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  led_reg[7]/Q
                         net (fo=1, routed)           3.021     8.585    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.675    12.259 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.259    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.169ns  (logic 4.160ns (58.034%)  route 3.008ns (41.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.478     5.564 r  led_reg[9]/Q
                         net (fo=1, routed)           3.008     8.573    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.682    12.255 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.255    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.076ns  (logic 4.156ns (58.734%)  route 2.920ns (41.266%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.564     5.085    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.478     5.563 r  led_reg[6]/Q
                         net (fo=1, routed)           2.920     8.483    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.678    12.162 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.162    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.978ns  (logic 1.395ns (70.520%)  route 0.583ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[1]/Q
                         net (fo=1, routed)           0.583     2.192    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.423 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.423    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.374ns (65.233%)  route 0.732ns (34.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[3]/Q
                         net (fo=1, routed)           0.732     2.341    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.552 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.552    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.129ns  (logic 1.366ns (64.155%)  route 0.763ns (35.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[2]/Q
                         net (fo=1, routed)           0.763     2.372    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.575 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.575    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.370ns (62.309%)  route 0.829ns (37.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  led_reg[0]/Q
                         net (fo=1, routed)           0.829     2.438    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.644 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.644    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.411ns (64.006%)  route 0.793ns (35.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  led_reg[4]/Q
                         net (fo=1, routed)           0.793     2.386    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.263     3.649 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.649    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.408ns (61.033%)  route 0.899ns (38.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  led_reg[6]/Q
                         net (fo=1, routed)           0.899     2.492    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.260     3.753 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.753    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.403ns (59.088%)  route 0.971ns (40.912%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  led_reg[7]/Q
                         net (fo=1, routed)           0.971     2.564    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.819 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.819    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.390ns (57.850%)  route 1.013ns (42.150%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  led_reg[10]/Q
                         net (fo=1, routed)           1.013     2.623    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.849 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.849    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.410ns (58.165%)  route 1.014ns (41.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X12Y37         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  led_reg[9]/Q
                         net (fo=1, routed)           1.014     2.608    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.262     3.871 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.871    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.418ns (58.330%)  route 1.013ns (41.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X10Y35         FDRE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  led_reg[5]/Q
                         net (fo=1, routed)           1.013     2.606    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.270     3.875 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.875    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw
                            (input port)
  Destination:            sw_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.466ns  (logic 0.948ns (21.229%)  route 3.518ns (78.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  sw (IN)
                         net (fo=0)                   0.000     0.000    sw
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  sw_IBUF_inst/O
                         net (fo=1, routed)           3.518     4.466    sw_IBUF
    SLICE_X8Y38          FDRE                                         r  sw_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.447     4.788    clk_IBUF_BUFG
    SLICE_X8Y38          FDRE                                         r  sw_int_reg/C

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[0]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[0]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_23_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[0]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_23_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[0]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_23_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[0]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_23_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[0]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_23_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[0]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_23_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[0]_BCOUT[0])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[0]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_23_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[10]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[10]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_13_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[10]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_13_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[10]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_13_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[10]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_13_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[10]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_13_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[10]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_13_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[10]_BCOUT[10])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[10]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_13_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[11]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[11]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_12_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[11]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_12_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[11]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_12_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[11]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_12_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[11]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_12_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[11]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_12_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[11]_BCOUT[11])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[11]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_12_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[12]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[12]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_11_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[12]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_11_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[12]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_11_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[12]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_11_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[12]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_11_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[12]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_11_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[12]_BCOUT[12])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[12]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_11_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[13]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[13]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_10_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[13]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_10_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[13]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_10_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[13]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_10_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[13]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_10_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[13]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_10_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[13]_BCOUT[13])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[13]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_10_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[14]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[14]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_9_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[14]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_9_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[14]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_9_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[14]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_9_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[14]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_9_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[14]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_9_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[14]_BCOUT[14])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[14]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_9_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[15]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[15]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_8_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[15]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_8_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[15]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_8_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[15]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_8_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[15]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_8_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[15]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_8_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[15]_BCOUT[15])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[15]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_8_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[16]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[16]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_7_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[16]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_7_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[16]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_7_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[16]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_7_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[16]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_7_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[16]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_7_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[16]_BCOUT[16])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[16]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_7_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/BCOUT[17]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[0]/BCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.008ns  (logic 2.940ns (97.746%)  route 0.068ns (2.254%))
  Logic Levels:           6  (DSP48E1=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/BCOUT[17]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_6_[7]
    DSP48_X0Y9           DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     0.492 r  DUT/FIR_INST/add_int_reg[6]/BCOUT[17]
                         net (fo=1, routed)           0.056     0.548    DUT/FIR_INST/add_int_reg_n_6_[6]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     1.038 r  DUT/FIR_INST/add_int_reg[5]/BCOUT[17]
                         net (fo=1, routed)           0.002     1.040    DUT/FIR_INST/add_int_reg_n_6_[5]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     1.530 r  DUT/FIR_INST/add_int_reg[4]/BCOUT[17]
                         net (fo=1, routed)           0.002     1.532    DUT/FIR_INST/add_int_reg_n_6_[4]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     2.022 r  DUT/FIR_INST/add_int_reg[3]/BCOUT[17]
                         net (fo=1, routed)           0.002     2.024    DUT/FIR_INST/add_int_reg_n_6_[3]
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     2.514 r  DUT/FIR_INST/add_int_reg[2]/BCOUT[17]
                         net (fo=1, routed)           0.002     2.516    DUT/FIR_INST/add_int_reg_n_6_[2]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_BCIN[17]_BCOUT[17])
                                                      0.490     3.006 r  DUT/FIR_INST/add_int_reg[1]/BCOUT[17]
                         net (fo=1, routed)           0.002     3.008    DUT/FIR_INST/add_int_reg_n_6_[1]
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/BCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.538     4.879    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  DUT/FIR_INST/add_int_reg[0]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[0]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_53_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[10]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_43_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[11]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_42_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[12]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_41_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[13]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_40_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[14]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_39_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[15]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_38_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[16]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_37_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[17]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_36_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK

Slack:                    inf
  Source:                 DUT/FIR_INST/add_int_reg[7]/ACOUT[18]
                            (internal pin)
  Destination:            DUT/FIR_INST/add_int_reg[6]/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y8           DSP48E1                      0.000     0.000 r  DUT/FIR_INST/add_int_reg[7]/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    DUT/FIR_INST/add_int_reg_n_35_[7]
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.641     5.162    DUT/FIR_INST/clk_IBUF_BUFG
    DSP48_X0Y9           DSP48E1                                      r  DUT/FIR_INST/add_int_reg[6]/CLK





