{
    "TopModule": "wrapper",
    "DataPadCell": {
        "inputCell": {
            "valid": true,
            "name": "XTRNFLB18",
            "port":{
                "chipPad": "I",
                "pinToCore": "O",
                "pinFromCore": "",
                "inputEnable": "IE",
                "cellEnable": "E3V",
                "schmitt": "SMT",
                "pullUp": "PU",
                "pullDown": "PD",
                "drivingStrength": ["", ""],
                "slewRate": ""
            }
        },
        "outputCell": {
            "valid": true,
            "name": "YTRF4GSLB18",
            "port": {
                "chipPad": "O",
                "pinToCore": "",
                "pinFromCore": "I",
                "outputEnable": "E",
                "cellEnable": "E3V",
                "schmitt": "",
                "pullUp": "",
                "pullDown": "",
                "drivingStrength": ["E8", "E4"],
                "slewRate": "SR"
            }
        },
        "inoutCell": {
            "valid": true,
            "name": "ZTRNF4GSLB18",
            "port": {
                "chipPad": "IO",
                "pinToCore": "O",
                "pinFromCore": "I",
                "inputEnable": "IE",
                "outputEnable": "",
                "cellEnable": "E3V",
                "schmitt": "SMT",
                "pullUp": "PU",
                "pullDown": "PD",
                "drivingStrength": ["E8", "E4"],
                "slewRate": "SR"
            }
        },
        "meta": { 
            "drivingStrength": "11",
            "pullUp": true,
            "pullDown": false,
            "slewRate": true,
            "schmitt": true,
            "SMTPortList": []
        }
    },
    "PGPadCell": {
        "Corner": "CORNERLB",
        "IOVDD": "VCC3IOLB",
        "IOVSS": "GNDIOLB",
        "COREVDD": "VCCKLB",
        "COREVSS": "GNDKLB"
    },
    "PowerGround": {
        "IOPGNum": 4,
        "CorePGNum": 8,
        "IOPG": {
            "Power": "VDD_IO",
            "Ground": "VSS_IO"
        },
        "CorePG": {
            "Power": "VDD_CORE",
            "Ground": "VSS_CORE"
        }
    }
}
