Coverage Report by instance with details

=================================================================================
=== Instance: /audioport_tb/apb
=== Design Unit: work.apb_if
=================================================================================

Directive Coverage:
    Directives                       2         2         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/apb/psel_to_penable_cov    apb_if Verilog  SVA  input/apb_if.sv(217)
                                                                                 2 Covered   
/audioport_tb/apb/penable_deassert_cov   apb_if Verilog  SVA  input/apb_if.sv(232)
                                                                                 2 Covered   

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE
=== Design Unit: work.control_unit_svamod
=================================================================================

Directive Coverage:
    Directives                     217        60       157    27.64%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(170)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(180)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(190)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(200)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(210)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(220)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(230)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(240)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(250)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(260)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(311)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(321)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(331)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(341)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(351)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(361)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(371)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(383)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(393)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(403)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(413)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(423)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(433)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(443)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(453)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(463)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(473)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(483)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(493)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(503)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(513)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(524)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(534)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(544)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(554)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(564)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(574)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(584)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(597)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(607)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(617)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(627)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(637)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(647)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(657)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(667)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(677)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(687)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(697)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(707)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(717)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(727)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(737)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(747)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(757)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(767)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(777)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(787)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(797)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(807)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(817)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(827)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(837)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(847)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(857)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(867)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(877)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(887)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE
=== Design Unit: work.dsp_unit_svamod
=================================================================================

Directive Coverage:
    Directives                       3         0         3     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE
=== Design Unit: work.cdc_unit_svamod
=================================================================================

Directive Coverage:
    Directives                       6         3         3    50.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                                25 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE
=== Design Unit: work.i2s_unit_svamod
=================================================================================

Directive Coverage:
    Directives                      19         4        15    21.05%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(117)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(129)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(149)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(159)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(169)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(179)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(189)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_transition 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(218)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_standby_outputs 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(228)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_load_enable 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(238)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(248)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_load 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(258)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_first_sample_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(268)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(278)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_counter_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_out_conn 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(298)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_operation_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(308)
                                                                                 0 ZERO      

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/CHECKER_MODULE
=== Design Unit: work.audioport_svamod
=================================================================================

Directive Coverage:
    Directives                       5         0         5     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      


DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/apb/psel_to_penable_cov    apb_if Verilog  SVA  input/apb_if.sv(217)
                                                                                 2 Covered   
/audioport_tb/apb/penable_deassert_cov   apb_if Verilog  SVA  input/apb_if.sv(232)
                                                                                 2 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(170)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(180)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(190)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(200)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(210)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(220)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(230)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(240)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(250)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(260)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(311)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(321)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(331)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(341)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(351)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(361)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(371)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(383)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(393)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(403)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(413)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(423)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(433)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(443)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(453)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(463)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(473)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(483)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(493)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(503)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(513)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(524)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(534)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(544)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(554)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(564)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(574)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(584)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(597)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(607)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(617)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(627)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(637)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(647)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(657)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(667)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(677)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(687)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(697)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(707)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(717)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(727)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(737)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(747)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(757)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(767)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(777)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(787)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(797)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(807)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(817)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(827)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(837)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(847)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(857)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(867)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(877)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(887)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                                25 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(117)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(129)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(149)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(159)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(169)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(179)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(189)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_transition 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(218)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_standby_outputs 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(228)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_load_enable 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(238)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(248)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_load 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(258)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_first_sample_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(268)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(278)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_counter_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_out_conn 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(298)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_operation_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(308)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      

TOTAL DIRECTIVE COVERAGE: 27.38%  COVERS: 252

Total Coverage By Instance (filtered view): 27.38%

