Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  3 15:35:04 2025
| Host         : alina running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_alu_wrapper_timing_summary_routed.rpt -pb design_alu_wrapper_timing_summary_routed.pb -rpx design_alu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_alu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.168        0.000                      0                 2273        0.030        0.000                      0                 2273        9.020        0.000                       0                  1150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.168        0.000                      0                 2230        0.030        0.000                      0                 2230        9.020        0.000                       0                  1150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.893        0.000                      0                   43        0.446        0.000                      0                   43  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.555ns  (logic 7.608ns (41.002%)  route 10.947ns (58.998%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.517    15.796    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.920 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    15.920    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.321 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.321    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.655 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.724    17.380    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.297    17.677 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23/O
                         net (fo=1, routed)           0.436    18.113    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.326    18.439 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_4/O
                         net (fo=3, routed)           0.518    18.957    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.642    19.599 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12/O[3]
                         net (fo=1, routed)           0.929    20.528    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12_n_4
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.333    20.861 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[13]_i_3/O
                         net (fo=1, routed)           0.286    21.147    design_alu_i/ALU_0/inst/mult_inst/result_reg[13]_i_3_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I4_O)        0.348    21.495 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    21.495    design_alu_i/ALU_0/inst/p_1_in[13]
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.478    22.657    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[13]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X36Y91         FDCE (Setup_fdce_C_D)        0.079    22.663    design_alu_i/ALU_0/inst/result_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -21.495    
  -------------------------------------------------------------------
                         slack                                  1.168    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.439ns  (logic 7.646ns (41.466%)  route 10.793ns (58.534%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.701     6.009    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.613 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.613    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.832 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.720     7.552    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X45Y88         LUT5 (Prop_lut5_I1_O)        0.295     7.847 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__0/O
                         net (fo=5, routed)           0.365     8.212    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__0_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.597 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.819 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.617     9.436    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__1_n_7
    SLICE_X47Y86         LUT6 (Prop_lut6_I3_O)        0.299     9.735 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.735    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1__2_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.136 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.136    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.358 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__1/O[0]
                         net (fo=3, routed)           0.628    10.985    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__1_n_7
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    11.284 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_14/O
                         net (fo=1, routed)           0.581    11.865    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__2/O
                         net (fo=4, routed)           0.517    12.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.891 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.891    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.225 f  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.747    13.972    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__1_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    14.275 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__1_i_3__0/O
                         net (fo=5, routed)           0.520    14.795    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_1__2_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    15.260 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__1/CO[1]
                         net (fo=2, routed)           0.806    16.066    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__1_n_2
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.355    16.421 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__1_i_3/O
                         net (fo=8, routed)           0.832    17.252    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_1__1_n_0
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.326    17.578 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    17.578    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__4_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.825 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.580    18.405    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1_n_7
    SLICE_X37Y91         LUT3 (Prop_lut3_I0_O)        0.299    18.704 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_14/O
                         net (fo=1, routed)           0.304    19.008    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_14_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    19.132 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1/O
                         net (fo=3, routed)           0.490    19.623    design_alu_i/ALU_0/inst/mult_inst/p[16]
    SLICE_X36Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.019 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.019    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.176 f  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1/CO[1]
                         net (fo=1, routed)           0.409    20.585    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1_n_2
    SLICE_X37Y91         LUT2 (Prop_lut2_I1_O)        0.332    20.917 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[15]_i_8/O
                         net (fo=1, routed)           0.338    21.255    design_alu_i/ALU_0/inst/mult_inst/result_reg[15]_i_8_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.124    21.379 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[15]_i_2/O
                         net (fo=1, routed)           0.000    21.379    design_alu_i/ALU_0/inst/p_1_in[15]
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.478    22.657    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[15]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y91         FDCE (Setup_fdce_C_D)        0.031    22.615    design_alu_i/ALU_0/inst/result_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -21.379    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.375ns  (logic 7.671ns (41.748%)  route 10.704ns (58.252%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.701     6.009    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.604     6.613 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.613    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__0_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.832 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.720     7.552    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i___0_carry__1_n_7
    SLICE_X45Y88         LUT5 (Prop_lut5_I1_O)        0.295     7.847 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__0/O
                         net (fo=5, routed)           0.365     8.212    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__0_n_0
    SLICE_X45Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.597 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.597    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__0_n_0
    SLICE_X45Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.819 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__1/O[0]
                         net (fo=3, routed)           0.617     9.436    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry__1_n_7
    SLICE_X47Y86         LUT6 (Prop_lut6_I3_O)        0.299     9.735 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     9.735    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1__2_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.136 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.136    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__0_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.358 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__1/O[0]
                         net (fo=3, routed)           0.628    10.985    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i__carry__1_n_7
    SLICE_X48Y87         LUT3 (Prop_lut3_I0_O)        0.299    11.284 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_14/O
                         net (fo=1, routed)           0.581    11.865    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_14_n_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.124    11.989 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__2/O
                         net (fo=4, routed)           0.517    12.506    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1__2_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.891 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.891    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.225 f  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__1/O[1]
                         net (fo=2, routed)           0.747    13.972    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__1_n_6
    SLICE_X42Y90         LUT5 (Prop_lut5_I1_O)        0.303    14.275 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__1_i_3__0/O
                         net (fo=5, routed)           0.520    14.795    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_1__2_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    15.260 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__1/CO[1]
                         net (fo=2, routed)           0.806    16.066    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry__1_n_2
    SLICE_X37Y89         LUT5 (Prop_lut5_I2_O)        0.355    16.421 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__1_i_3/O
                         net (fo=8, routed)           0.832    17.252    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_1__1_n_0
    SLICE_X40Y90         LUT2 (Prop_lut2_I0_O)        0.326    17.578 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__4/O
                         net (fo=1, routed)           0.000    17.578    design_alu_i/ALU_0/inst/mult_inst/i__carry__1_i_2__4_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    17.825 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1/O[0]
                         net (fo=3, routed)           0.580    18.405    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__1_n_7
    SLICE_X37Y91         LUT3 (Prop_lut3_I0_O)        0.299    18.704 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_14/O
                         net (fo=1, routed)           0.304    19.008    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_14_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I5_O)        0.124    19.132 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_1/O
                         net (fo=3, routed)           0.490    19.623    design_alu_i/ALU_0/inst/mult_inst/p[16]
    SLICE_X36Y88         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    20.019 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.019    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__0_n_0
    SLICE_X36Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.238 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1/O[0]
                         net (fo=1, routed)           0.318    20.555    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__14/i__carry__1_n_7
    SLICE_X36Y91         LUT2 (Prop_lut2_I1_O)        0.295    20.850 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[14]_i_2/O
                         net (fo=1, routed)           0.340    21.191    design_alu_i/ALU_0/inst/mult_inst/result_reg[14]_i_2_n_0
    SLICE_X37Y91         LUT6 (Prop_lut6_I5_O)        0.124    21.315 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    21.315    design_alu_i/ALU_0/inst/p_1_in[14]
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.478    22.657    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[14]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X37Y91         FDCE (Setup_fdce_C_D)        0.031    22.615    design_alu_i/ALU_0/inst/result_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -21.315    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.669ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.052ns  (logic 7.289ns (40.378%)  route 10.763ns (59.622%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.517    15.796    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.920 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    15.920    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.321 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.321    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.655 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.724    17.380    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.297    17.677 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23/O
                         net (fo=1, routed)           0.436    18.113    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.326    18.439 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_4/O
                         net (fo=3, routed)           0.518    18.957    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    19.536 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12/O[2]
                         net (fo=1, routed)           0.579    20.115    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12_n_5
    SLICE_X36Y91         LUT3 (Prop_lut3_I0_O)        0.301    20.416 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[12]_i_2/O
                         net (fo=1, routed)           0.452    20.868    design_alu_i/ALU_0/inst/mult_inst/result_reg[12]_i_2_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I4_O)        0.124    20.992 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    20.992    design_alu_i/ALU_0/inst/p_1_in[12]
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.478    22.657    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[12]/C
                         clock pessimism              0.229    22.886    
                         clock uncertainty           -0.302    22.584    
    SLICE_X36Y91         FDCE (Setup_fdce_C_D)        0.077    22.661    design_alu_i/ALU_0/inst/result_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         22.661    
                         arrival time                         -20.992    
  -------------------------------------------------------------------
                         slack                                  1.669    

Slack (MET) :             1.806ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.918ns  (logic 7.333ns (40.926%)  route 10.585ns (59.074%))
  Logic Levels:           25  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.517    15.796    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.920 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    15.920    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.321 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.321    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.655 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0/O[1]
                         net (fo=3, routed)           0.724    17.380    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry__0_n_6
    SLICE_X41Y90         LUT3 (Prop_lut3_I0_O)        0.297    17.677 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23/O
                         net (fo=1, routed)           0.436    18.113    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_23_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.326    18.439 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_4/O
                         net (fo=3, routed)           0.518    18.957    design_alu_i/ALU_0/inst/mult_inst/p[13]
    SLICE_X38Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.422    19.379 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12/O[1]
                         net (fo=1, routed)           0.413    19.792    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12_n_6
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.298    20.090 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[11]_i_2/O
                         net (fo=1, routed)           0.440    20.530    design_alu_i/ALU_0/inst/mult_inst/result_reg[11]_i_2_n_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I4_O)        0.328    20.858 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    20.858    design_alu_i/ALU_0/inst/p_1_in[11]
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.477    22.656    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[11]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.081    22.664    design_alu_i/ALU_0/inst/result_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                         -20.858    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.392ns  (logic 6.987ns (40.173%)  route 10.405ns (59.827%))
  Logic Levels:           26  (CARRY4=10 LUT3=2 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 22.656 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.546    15.825    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_4__3/O
                         net (fo=1, routed)           0.000    15.949    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_4__3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.350 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.572 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.581    17.153    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0_n_7
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.299    17.452 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1/O
                         net (fo=5, routed)           0.644    18.096    design_alu_i/ALU_0/inst/mult_inst/p[12]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.124    18.220 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    18.220    design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_4_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.596 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    18.596    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3_n_0
    SLICE_X38Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.815 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12/O[0]
                         net (fo=1, routed)           0.606    19.421    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[15]_i_12_n_7
    SLICE_X36Y90         LUT3 (Prop_lut3_I0_O)        0.295    19.716 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[10]_i_2/O
                         net (fo=1, routed)           0.492    20.208    design_alu_i/ALU_0/inst/mult_inst/result_reg[10]_i_2_n_0
    SLICE_X36Y90         LUT5 (Prop_lut5_I4_O)        0.124    20.332 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    20.332    design_alu_i/ALU_0/inst/p_1_in[10]
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.477    22.656    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[10]/C
                         clock pessimism              0.229    22.885    
                         clock uncertainty           -0.302    22.583    
    SLICE_X36Y90         FDCE (Setup_fdce_C_D)        0.079    22.662    design_alu_i/ALU_0/inst/result_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -20.332    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.838ns  (logic 6.862ns (40.754%)  route 9.976ns (59.246%))
  Logic Levels:           25  (CARRY4=9 LUT3=2 LUT4=4 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.546    15.825    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.124    15.949 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_4__3/O
                         net (fo=1, routed)           0.000    15.949    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_4__3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.350 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.350    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.572 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.581    17.153    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry__0_n_7
    SLICE_X43Y89         LUT5 (Prop_lut5_I0_O)        0.299    17.452 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1/O
                         net (fo=5, routed)           0.644    18.096    design_alu_i/ALU_0/inst/mult_inst/p[12]
    SLICE_X38Y88         LUT4 (Prop_lut4_I0_O)        0.124    18.220 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_4/O
                         net (fo=1, routed)           0.000    18.220    design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_4_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    18.475 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3/O[3]
                         net (fo=1, routed)           0.402    18.877    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3_n_4
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.302    19.179 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_2/O
                         net (fo=1, routed)           0.267    19.446    design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.778 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    19.778    design_alu_i/ALU_0/inst/p_1_in[9]
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.476    22.655    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[9]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)        0.031    22.613    design_alu_i/ALU_0/inst/result_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.613    
                         arrival time                         -19.778    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.397ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.274ns  (logic 6.280ns (38.588%)  route 9.994ns (61.412%))
  Logic Levels:           24  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.399 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.399    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.618 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0/O[0]
                         net (fo=1, routed)           0.663    14.282    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry__0_n_7
    SLICE_X40Y86         LUT6 (Prop_lut6_I2_O)        0.295    14.577 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0/O
                         net (fo=1, routed)           0.579    15.155    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_8__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    15.279 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2/O
                         net (fo=5, routed)           0.517    15.796    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__2_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.920 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5/O
                         net (fo=1, routed)           0.000    15.920    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_1__5_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.168 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/O[3]
                         net (fo=1, routed)           0.611    16.779    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_4
    SLICE_X37Y88         LUT5 (Prop_lut5_I1_O)        0.306    17.085 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2/O
                         net (fo=5, routed)           0.329    17.414    design_alu_i/ALU_0/inst/mult_inst/p[11]
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.124    17.538 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_5/O
                         net (fo=1, routed)           0.000    17.538    design_alu_i/ALU_0/inst/mult_inst/result_reg[9]_i_5_n_0
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.788 r  design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3/O[2]
                         net (fo=1, routed)           0.569    18.356    design_alu_i/ALU_0/inst/mult_inst/result_reg_reg[9]_i_3_n_5
    SLICE_X37Y88         LUT3 (Prop_lut3_I0_O)        0.301    18.657 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[8]_i_2/O
                         net (fo=1, routed)           0.433    19.090    design_alu_i/ALU_0/inst/mult_inst/result_reg[8]_i_2_n_0
    SLICE_X37Y88         LUT5 (Prop_lut5_I4_O)        0.124    19.214 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    19.214    design_alu_i/ALU_0/inst/p_1_in[8]
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.476    22.655    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[8]/C
                         clock pessimism              0.229    22.884    
                         clock uncertainty           -0.302    22.582    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)        0.029    22.611    design_alu_i/ALU_0/inst/result_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.611    
                         arrival time                         -19.214    
  -------------------------------------------------------------------
                         slack                                  3.397    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.076ns  (logic 5.631ns (37.350%)  route 9.445ns (62.650%))
  Logic Levels:           21  (CARRY4=6 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]/Q
                         net (fo=44, routed)          0.766     4.162    design_alu_i/ALU_0/inst/mult_inst/A[1]
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.124     4.286 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_9/O
                         net (fo=3, routed)           0.873     5.159    design_alu_i/ALU_0/inst/mult_inst/A_2_sn_1
    SLICE_X41Y86         LUT4 (Prop_lut4_I2_O)        0.149     5.308 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1/O
                         net (fo=14, routed)          0.502     5.810    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_1_n_0
    SLICE_X44Y85         LUT3 (Prop_lut3_I0_O)        0.332     6.142 r  design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.142    design_alu_i/ALU_0/inst/mult_inst/i__carry__0_i_2__1_n_0
    SLICE_X44Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     6.390 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry__0/O[2]
                         net (fo=2, routed)           0.509     6.899    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[14]
    SLICE_X43Y84         LUT5 (Prop_lut5_I4_O)        0.302     7.201 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3/O
                         net (fo=6, routed)           0.805     8.006    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3_n_0
    SLICE_X46Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.553 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0/O[2]
                         net (fo=3, routed)           0.818     9.371    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i__carry__0_n_5
    SLICE_X46Y88         LUT6 (Prop_lut6_I0_O)        0.301     9.672 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3/O
                         net (fo=1, routed)           0.000     9.672    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_3__3_n_0
    SLICE_X46Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.902 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0/O[1]
                         net (fo=1, routed)           0.717    10.619    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry__0_n_6
    SLICE_X48Y86         LUT6 (Prop_lut6_I2_O)        0.306    10.925 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17/O
                         net (fo=1, routed)           0.158    11.083    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_17_n_0
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124    11.207 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4/O
                         net (fo=7, routed)           0.504    11.711    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_4_n_0
    SLICE_X43Y86         LUT5 (Prop_lut5_I0_O)        0.124    11.835 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    11.835    design_alu_i/ALU_0/inst/mult_inst/i___0_carry__0_i_8__1_n_0
    SLICE_X43Y86         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.082 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0/O[0]
                         net (fo=3, routed)           0.642    12.724    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry__0_n_7
    SLICE_X42Y87         LUT6 (Prop_lut6_I3_O)        0.299    13.023 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4/O
                         net (fo=1, routed)           0.000    13.023    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_1__4_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    13.278 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry/O[3]
                         net (fo=1, routed)           0.559    13.837    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i___0_carry_n_4
    SLICE_X41Y85         LUT6 (Prop_lut6_I2_O)        0.307    14.144 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_9__0/O
                         net (fo=1, routed)           0.151    14.296    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_9__0_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I0_O)        0.124    14.420 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_2/O
                         net (fo=8, routed)           0.473    14.893    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_2_n_0
    SLICE_X40Y88         LUT2 (Prop_lut2_I0_O)        0.124    15.017 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    15.017    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_2__0_n_0
    SLICE_X40Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    15.265 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry/O[2]
                         net (fo=4, routed)           0.897    16.162    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i__carry_n_5
    SLICE_X39Y87         LUT3 (Prop_lut3_I0_O)        0.328    16.490 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[7]_i_8/O
                         net (fo=1, routed)           0.530    17.019    design_alu_i/ALU_0/inst/mult_inst/result_reg[7]_i_8_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I3_O)        0.332    17.351 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[7]_i_3/O
                         net (fo=1, routed)           0.541    17.892    design_alu_i/ALU_0/inst/mult_inst/result_reg[7]_i_3_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    18.016 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    18.016    design_alu_i/ALU_0/inst/p_1_in[7]
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475    22.654    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[7]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)        0.031    22.612    design_alu_i/ALU_0/inst/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -18.016    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.939ns  (required time - arrival time)
  Source:                 design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.730ns  (logic 6.279ns (42.626%)  route 8.451ns (57.374%))
  Logic Levels:           18  (CARRY4=6 LUT2=1 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/axi_gpio_A/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  design_alu_i/axi_gpio_A/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=57, routed)          0.794     4.190    design_alu_i/ALU_0/inst/mult_inst/A[0]
    SLICE_X44Y84         LUT3 (Prop_lut3_I2_O)        0.124     4.314 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     4.314    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_3__0_n_0
    SLICE_X44Y84         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.894 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__2/i__carry/O[2]
                         net (fo=3, routed)           0.609     5.504    design_alu_i/ALU_0/inst/mult_inst/plusOp1_in[10]
    SLICE_X44Y83         LUT5 (Prop_lut5_I1_O)        0.302     5.806 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3/O
                         net (fo=5, routed)           0.656     6.462    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3_n_0
    SLICE_X45Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.999 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry/O[2]
                         net (fo=5, routed)           0.653     7.652    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__4/i___0_carry_n_5
    SLICE_X46Y87         LUT6 (Prop_lut6_I3_O)        0.302     7.954 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     7.954    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_5__0_n_0
    SLICE_X46Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     8.532 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry/O[2]
                         net (fo=1, routed)           0.568     9.099    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__6/i___0_carry_n_5
    SLICE_X48Y85         LUT6 (Prop_lut6_I2_O)        0.301     9.400 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_10/O
                         net (fo=1, routed)           0.436     9.836    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_10_n_0
    SLICE_X45Y84         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3__1/O
                         net (fo=8, routed)           0.669    10.630    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3__1_n_0
    SLICE_X43Y85         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    11.167 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry/O[2]
                         net (fo=5, routed)           0.613    11.780    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__8/i___0_carry_n_5
    SLICE_X41Y87         LUT6 (Prop_lut6_I3_O)        0.302    12.082 r  design_alu_i/ALU_0/inst/mult_inst/i__carry_i_3__4/O
                         net (fo=1, routed)           0.000    12.082    design_alu_i/ALU_0/inst/mult_inst/i__carry_i_3__4_n_0
    SLICE_X41Y87         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.662 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry/O[2]
                         net (fo=1, routed)           0.509    13.171    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__10/i__carry_n_5
    SLICE_X40Y87         LUT6 (Prop_lut6_I5_O)        0.302    13.473 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_10__0/O
                         net (fo=1, routed)           0.491    13.964    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_10__0_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124    14.088 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3__0/O
                         net (fo=8, routed)           0.353    14.441    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_3__0_n_0
    SLICE_X39Y88         LUT2 (Prop_lut2_I0_O)        0.124    14.565 r  design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_6__3/O
                         net (fo=1, routed)           0.000    14.565    design_alu_i/ALU_0/inst/mult_inst/i___0_carry_i_6__3_n_0
    SLICE_X39Y88         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.792 r  design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry/O[1]
                         net (fo=4, routed)           1.016    15.808    design_alu_i/ALU_0/inst/mult_inst/plusOp_inferred__12/i___0_carry_n_6
    SLICE_X37Y91         LUT3 (Prop_lut3_I2_O)        0.329    16.137 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[6]_i_6/O
                         net (fo=1, routed)           0.797    16.933    design_alu_i/ALU_0/inst/mult_inst/result_reg[6]_i_6_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.326    17.259 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[6]_i_2/O
                         net (fo=1, routed)           0.287    17.546    design_alu_i/ALU_0/inst/mult_inst/result_reg[6]_i_2_n_0
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    17.670 r  design_alu_i/ALU_0/inst/mult_inst/result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    17.670    design_alu_i/ALU_0/inst/p_1_in[6]
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475    22.654    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[6]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X37Y87         FDCE (Setup_fdce_C_D)        0.029    22.610    design_alu_i/ALU_0/inst/result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.610    
                         arrival time                         -17.670    
  -------------------------------------------------------------------
                         slack                                  4.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.240%)  route 0.164ns (53.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.659     0.995    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.164     1.300    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y99         SRL16E                                       r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.825     1.191    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.924%)  route 0.212ns (60.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.656     0.992    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.212     1.345    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[23]
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.072     1.248    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.298%)  route 0.177ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.575     0.911    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y90         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.177     1.229    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y91         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.842     1.208    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.378%)  route 0.154ns (54.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.656     0.992    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[53]/Q
                         net (fo=1, routed)           0.154     1.274    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[22]
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.845     1.211    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)        -0.007     1.169    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.825     1.191    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.027    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.026    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y95         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y95         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.825     1.191    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.025    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.558     0.894    design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y93         FDRE                                         r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_alu_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.110     1.145    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.024    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y85    design_alu_i/ALU_0/inst/opcode_prev_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X38Y85    design_alu_i/ALU_0/inst/opcode_prev_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X39Y85    design_alu_i/ALU_0/inst/result_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    design_alu_i/ALU_0/inst/result_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y90    design_alu_i/ALU_0/inst/result_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y91    design_alu_i/ALU_0/inst/result_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X36Y91    design_alu_i/ALU_0/inst/result_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X37Y91    design_alu_i/ALU_0/inst/result_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X37Y91    design_alu_i/ALU_0/inst/result_reg_reg[15]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X34Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y87    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_alu_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.446ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.893ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.518ns (21.844%)  route 1.853ns (78.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.853     5.318    design_alu_i/ALU_0/inst/reset
    SLICE_X37Y88         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.476    22.655    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[8]/C
                         clock pessimism              0.263    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    design_alu_i/ALU_0/inst/result_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 16.893    

Slack (MET) :             16.893ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.518ns (21.844%)  route 1.853ns (78.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 22.655 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.853     5.318    design_alu_i/ALU_0/inst/reset
    SLICE_X37Y88         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.476    22.655    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[9]/C
                         clock pessimism              0.263    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    design_alu_i/ALU_0/inst/result_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -5.318    
  -------------------------------------------------------------------
                         slack                                 16.893    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.518ns (22.119%)  route 1.824ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.824     5.289    design_alu_i/ALU_0/inst/reset
    SLICE_X37Y87         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475    22.654    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[6]/C
                         clock pessimism              0.263    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.405    22.210    design_alu_i/ALU_0/inst/result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             16.921ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.518ns (22.119%)  route 1.824ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.824     5.289    design_alu_i/ALU_0/inst/reset
    SLICE_X37Y87         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475    22.654    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[7]/C
                         clock pessimism              0.263    22.917    
                         clock uncertainty           -0.302    22.615    
    SLICE_X37Y87         FDCE (Recov_fdce_C_CLR)     -0.405    22.210    design_alu_i/ALU_0/inst/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 16.921    

Slack (MET) :             17.069ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.518ns (23.993%)  route 1.641ns (76.007%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.641     5.106    design_alu_i/ALU_0/inst/reset
    SLICE_X40Y85         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[4]/C
                         clock pessimism              0.229    22.882    
                         clock uncertainty           -0.302    22.580    
    SLICE_X40Y85         FDCE (Recov_fdce_C_CLR)     -0.405    22.175    design_alu_i/ALU_0/inst/result_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         22.175    
                         arrival time                          -5.106    
  -------------------------------------------------------------------
                         slack                                 17.069    

Slack (MET) :             17.149ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 0.518ns (24.520%)  route 1.595ns (75.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.595     5.060    design_alu_i/ALU_0/inst/reset
    SLICE_X37Y86         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y86         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[5]/C
                         clock pessimism              0.263    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.209    design_alu_i/ALU_0/inst/result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                 17.149    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/quotient_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.843%)  route 1.278ns (71.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.278     4.743    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X39Y86         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X39Y86         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[1]/C
                         clock pessimism              0.263    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.209    design_alu_i/ALU_0/inst/divider_inst/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/quotient_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.843%)  route 1.278ns (71.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.278     4.743    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X39Y86         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X39Y86         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[2]/C
                         clock pessimism              0.263    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.209    design_alu_i/ALU_0/inst/divider_inst/quotient_reg[2]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/quotient_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.843%)  route 1.278ns (71.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.278     4.743    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X39Y86         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X39Y86         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[3]/C
                         clock pessimism              0.263    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.209    design_alu_i/ALU_0/inst/divider_inst/quotient_reg[3]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.466    

Slack (MET) :             17.466ns  (required time - arrival time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/quotient_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.843%)  route 1.278ns (71.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 22.653 - 20.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.653     2.947    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          1.278     4.743    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X39Y86         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474    22.653    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X39Y86         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[4]/C
                         clock pessimism              0.263    22.916    
                         clock uncertainty           -0.302    22.614    
    SLICE_X39Y86         FDCE (Recov_fdce_C_CLR)     -0.405    22.209    design_alu_i/ALU_0/inst/divider_inst/quotient_reg[4]
  -------------------------------------------------------------------
                         required time                         22.209    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 17.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.697%)  route 0.229ns (58.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.229     1.286    design_alu_i/ALU_0/inst/reset
    SLICE_X36Y90         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[10]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_alu_i/ALU_0/inst/result_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/result_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.697%)  route 0.229ns (58.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.229     1.286    design_alu_i/ALU_0/inst/reset
    SLICE_X36Y90         FDCE                                         f  design_alu_i/ALU_0/inst/result_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[11]/C
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y90         FDCE (Remov_fdce_C_CLR)     -0.067     0.840    design_alu_i/ALU_0/inst/result_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/busy_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.327     1.383    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X42Y91         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X42Y91         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/busy_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_alu_i/ALU_0/inst/divider_inst/busy_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/ready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.327     1.383    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X42Y91         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X42Y91         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/ready_reg/C
                         clock pessimism             -0.264     0.925    
    SLICE_X42Y91         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    design_alu_i/ALU_0/inst/divider_inst/ready_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.327     1.383    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X43Y91         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X43Y91         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/counter_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.327     1.383    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X43Y91         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X43Y91         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/counter_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.421%)  route 0.327ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.327     1.383    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X43Y91         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X43Y91         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/counter_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X43Y91         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/quotient_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.096%)  route 0.347ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.347     1.404    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X45Y90         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X45Y90         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/quotient_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/quotient_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/remainder_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.096%)  route 0.347ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.347     1.404    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X45Y90         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/remainder_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X45Y90         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/remainder_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/remainder_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/ALU_0/inst/divider_inst/remainder_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.164ns (32.096%)  route 0.347ns (67.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.557     0.893    design_alu_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X36Y97         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_alu_i/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=45, routed)          0.347     1.404    design_alu_i/ALU_0/inst/divider_inst/reset
    SLICE_X45Y90         FDCE                                         f  design_alu_i/ALU_0/inst/divider_inst/remainder_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/ALU_0/inst/divider_inst/clk
    SLICE_X45Y90         FDCE                                         r  design_alu_i/ALU_0/inst/divider_inst/remainder_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X45Y90         FDCE (Remov_fdce_C_CLR)     -0.092     0.833    design_alu_i/ALU_0/inst/divider_inst/remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.571    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.063ns  (logic 0.124ns (6.011%)  route 1.939ns (93.989%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.394     1.394    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.124     1.518 r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.545     2.063    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y98         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.481     2.660    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y98         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.045ns (4.907%)  route 0.872ns (95.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_alu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.613     0.613    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X31Y98         LUT1 (Prop_lut1_I0_O)        0.045     0.658 r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.259     0.917    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y98         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.826     1.192    design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y98         FDRE                                         r  design_alu_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.357%)  route 0.765ns (62.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.648     2.942    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 r  design_alu_i/ALU_0/inst/result_reg_reg[7]/Q
                         net (fo=1, routed)           0.765     4.163    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X31Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.522     2.701    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X31Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.124ns  (logic 0.456ns (40.553%)  route 0.668ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.649     2.943    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.456     3.399 r  design_alu_i/ALU_0/inst/result_reg_reg[8]/Q
                         net (fo=1, routed)           0.668     4.067    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X34Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.480     2.659    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.125ns  (logic 0.518ns (46.036%)  route 0.607ns (53.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.647     2.941    design_alu_i/ALU_0/inst/clk
    SLICE_X38Y86         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_alu_i/ALU_0/inst/result_reg_reg[1]/Q
                         net (fo=1, routed)           0.607     4.066    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X35Y87         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.476     2.655    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y87         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.518ns (46.912%)  route 0.586ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.651     2.945    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 r  design_alu_i/ALU_0/inst/result_reg_reg[12]/Q
                         net (fo=1, routed)           0.586     4.049    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X36Y94         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.479     2.658    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y94         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.456%)  route 0.644ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.646     2.940    design_alu_i/ALU_0/inst/clk
    SLICE_X40Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_alu_i/ALU_0/inst/result_reg_reg[4]/Q
                         net (fo=1, routed)           0.644     4.040    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X34Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475     2.654    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.957%)  route 0.631ns (58.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.651     2.945    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  design_alu_i/ALU_0/inst/result_reg_reg[14]/Q
                         net (fo=1, routed)           0.631     4.032    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X38Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.479     2.658    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.612%)  route 0.614ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.647     2.941    design_alu_i/ALU_0/inst/clk
    SLICE_X39Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_alu_i/ALU_0/inst/result_reg_reg[0]/Q
                         net (fo=1, routed)           0.614     4.011    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X34Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.473     2.652    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.063ns  (logic 0.456ns (42.889%)  route 0.607ns (57.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.647     2.941    design_alu_i/ALU_0/inst/clk
    SLICE_X39Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.456     3.397 r  design_alu_i/ALU_0/inst/result_reg_reg[3]/Q
                         net (fo=1, routed)           0.607     4.004    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X35Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.475     2.654    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.057ns  (logic 0.456ns (43.143%)  route 0.601ns (56.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.648     2.942    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y87         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDCE (Prop_fdce_C_Q)         0.456     3.398 r  design_alu_i/ALU_0/inst/result_reg_reg[6]/Q
                         net (fo=1, routed)           0.601     3.999    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X35Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.477     2.656    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y88         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.002ns  (logic 0.518ns (51.681%)  route 0.484ns (48.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.647     2.941    design_alu_i/ALU_0/inst/clk
    SLICE_X38Y86         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.518     3.459 r  design_alu_i/ALU_0/inst/result_reg_reg[2]/Q
                         net (fo=1, routed)           0.484     3.943    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X32Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        1.474     2.653    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.083%)  route 0.110ns (43.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.555     0.891    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_alu_i/ALU_0/inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           0.110     1.142    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X37Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.702%)  route 0.106ns (39.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.555     0.891    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y91         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  design_alu_i/ALU_0/inst/result_reg_reg[13]/Q
                         net (fo=1, routed)           0.106     1.161    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.405%)  route 0.163ns (53.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.552     0.888    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y86         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_alu_i/ALU_0/inst/result_reg_reg[5]/Q
                         net (fo=1, routed)           0.163     1.191    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X35Y85         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.820     1.186    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y85         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.620%)  route 0.168ns (54.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.554     0.890    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y88         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  design_alu_i/ALU_0/inst/result_reg_reg[9]/Q
                         net (fo=1, routed)           0.168     1.199    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X34Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.823     1.189    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y89         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.796%)  route 0.165ns (50.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.555     0.891    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  design_alu_i/ALU_0/inst/result_reg_reg[10]/Q
                         net (fo=1, routed)           0.165     1.220    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X35Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y91         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.493%)  route 0.207ns (59.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.552     0.888    design_alu_i/ALU_0/inst/clk
    SLICE_X39Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_alu_i/ALU_0/inst/result_reg_reg[3]/Q
                         net (fo=1, routed)           0.207     1.236    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X35Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.820     1.186    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.551%)  route 0.188ns (53.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.555     0.891    design_alu_i/ALU_0/inst/clk
    SLICE_X36Y90         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.164     1.055 r  design_alu_i/ALU_0/inst/result_reg_reg[11]/Q
                         net (fo=1, routed)           0.188     1.243    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X35Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.772%)  route 0.194ns (54.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.552     0.888    design_alu_i/ALU_0/inst/clk
    SLICE_X38Y86         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164     1.052 r  design_alu_i/ALU_0/inst/result_reg_reg[2]/Q
                         net (fo=1, routed)           0.194     1.246    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X32Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.820     1.186    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X32Y86         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.544%)  route 0.225ns (61.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.555     0.891    design_alu_i/ALU_0/inst/clk
    SLICE_X37Y91         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  design_alu_i/ALU_0/inst/result_reg_reg[14]/Q
                         net (fo=1, routed)           0.225     1.256    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X38Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.824     1.190    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y93         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_alu_i/ALU_0/inst/result_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.095%)  route 0.229ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.552     0.888    design_alu_i/ALU_0/inst/clk
    SLICE_X39Y85         FDCE                                         r  design_alu_i/ALU_0/inst/result_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_alu_i/ALU_0/inst/result_reg_reg[0]/Q
                         net (fo=1, routed)           0.229     1.258    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X34Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_alu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_alu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_alu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1150, routed)        0.818     1.184    design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X34Y83         FDRE                                         r  design_alu_i/axi_gpio_RESULT/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





