synthesis:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Thu May 10 15:08:31 2018


Command Line:  synthesis -f LAB_ADD_LAB_ADD_lattice.synproj -gui 

-- all messages logged in file synthesis.log
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXO2
INFO: ### Device  : LCMXO2-256HC
INFO: ### Package : TQFP100
INFO: ### Speed   : 4
INFO: ##########################################################
INFO:                                                           
INFO: fix_gated_clocks = 1
-- Technology check ok...


INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)

################### Begin Area Report (add4)######################
Number of register bits => 0 of 192 (0 % )
GSR => 1
IB => 6
LUT4 => 5
OB => 4
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : A_c_0, loads : 3
  Net : B_c_0, loads : 3
  Net : A_c_2, loads : 2
  Net : A_c_1, loads : 2
  Net : B_c_2, loads : 2
  Net : B_c_1, loads : 2
  Net : n25, loads : 2
  Net : n42, loads : 1
  Net : n43, loads : 1
  Net : n44, loads : 1
################### End Clock Report ##################

Peak Memory Usage: 117.539  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.172  secs
--------------------------------------------------------------
