\hypertarget{group__I2S__Peripheral__Access__Layer}{}\section{I2S Peripheral Access Layer}
\label{group__I2S__Peripheral__Access__Layer}\index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__I2S__Register__Accessor__Macros}{I2\+S -\/ Register accessor macros}
\item 
\hyperlink{group__I2S__Register__Masks}{I2\+S Register Masks}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structI2S__Type}{I2\+S\+\_\+\+Type}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE}~(0x4002\+F000u)
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0}~((\hyperlink{structI2S__Type}{I2\+S\+\_\+\+Type} $\ast$)\hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0})\hypertarget{group__I2S__Peripheral__Access__Layer_ga2eac5d85244610150239927c71b2e147}{}\label{group__I2S__Peripheral__Access__Layer_ga2eac5d85244610150239927c71b2e147}

\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0} \}
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942}{I2\+S0\+\_\+\+Rx\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries I2\+S\+\_\+\+T\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae}{I2\+S0\+\_\+\+Tx\+\_\+\+I\+R\+Qn} \}\hypertarget{group__I2S__Peripheral__Access__Layer_ga71c7ba45e8e9d63f5ee14e4048ce1238}{}\label{group__I2S__Peripheral__Access__Layer_ga71c7ba45e8e9d63f5ee14e4048ce1238}

\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE}~(0x4002\+F000u)
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0}~((\hyperlink{structI2S__Type}{I2\+S\+\_\+\+Type} $\ast$)\hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE})
\item 
\#define {\bfseries I2\+S0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}~(\hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0})\hypertarget{group__I2S__Peripheral__Access__Layer_ga2eac5d85244610150239927c71b2e147}{}\label{group__I2S__Peripheral__Access__Layer_ga2eac5d85244610150239927c71b2e147}

\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}~\{ \hyperlink{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{I2\+S0\+\_\+\+B\+A\+SE} \}
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}~\{ \hyperlink{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{I2\+S0} \}
\item 
\#define \hyperlink{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4acd0a9915530c775f9da7a330800942}{I2\+S0\+\_\+\+Rx\+\_\+\+I\+R\+Qn} \}
\item 
\#define {\bfseries I2\+S\+\_\+\+T\+X\+\_\+\+I\+R\+QS}~\{ \hyperlink{group__Interrupt__vector__numbers_gga666eb0caeb12ec0e281415592ae89083a4448f20d9ed3dc1f3a578593a63875ae}{I2\+S0\+\_\+\+Tx\+\_\+\+I\+R\+Qn} \}\hypertarget{group__I2S__Peripheral__Access__Layer_ga71c7ba45e8e9d63f5ee14e4048ce1238}{}\label{group__I2S__Peripheral__Access__Layer_ga71c7ba45e8e9d63f5ee14e4048ce1238}

\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structI2S__Type}{I2\+S\+\_\+\+Type} $\ast$ {\bfseries I2\+S\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__I2S__Peripheral__Access__Layer_gad33bb471ea84d7b817c0f390b890984a}{}\label{group__I2S__Peripheral__Access__Layer_gad33bb471ea84d7b817c0f390b890984a}

\item 
typedef struct \hyperlink{structI2S__Type}{I2\+S\+\_\+\+Type} $\ast$ {\bfseries I2\+S\+\_\+\+Mem\+Map\+Ptr}\hypertarget{group__I2S__Peripheral__Access__Layer_gad33bb471ea84d7b817c0f390b890984a}{}\label{group__I2S__Peripheral__Access__Layer_gad33bb471ea84d7b817c0f390b890984a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S0@{I2\+S0}}
\index{I2\+S0@{I2\+S0}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S0}{I2S0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S0~(({\bf I2\+S\+\_\+\+Type} $\ast$){\bf I2\+S0\+\_\+\+B\+A\+SE})}\hypertarget{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{}\label{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}
Peripheral I2\+S0 base pointer \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S0@{I2\+S0}}
\index{I2\+S0@{I2\+S0}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S0}{I2S0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S0~(({\bf I2\+S\+\_\+\+Type} $\ast$){\bf I2\+S0\+\_\+\+B\+A\+SE})}\hypertarget{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}{}\label{group__I2S__Peripheral__Access__Layer_gadb0838291c90975e284e5f6a112f5877}
Peripheral I2\+S0 base pointer \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S0\+\_\+\+B\+A\+SE@{I2\+S0\+\_\+\+B\+A\+SE}}
\index{I2\+S0\+\_\+\+B\+A\+SE@{I2\+S0\+\_\+\+B\+A\+SE}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S0\+\_\+\+B\+A\+SE}{I2S0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S0\+\_\+\+B\+A\+SE~(0x4002\+F000u)}\hypertarget{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{}\label{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}
Peripheral I2\+S0 base address \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S0\+\_\+\+B\+A\+SE@{I2\+S0\+\_\+\+B\+A\+SE}}
\index{I2\+S0\+\_\+\+B\+A\+SE@{I2\+S0\+\_\+\+B\+A\+SE}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S0\+\_\+\+B\+A\+SE}{I2S0_BASE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S0\+\_\+\+B\+A\+SE~(0x4002\+F000u)}\hypertarget{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}{}\label{group__I2S__Peripheral__Access__Layer_ga7441a9fd88c69575185aa87244e12f85}
Peripheral I2\+S0 base address \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{I2S_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf I2\+S0\+\_\+\+B\+A\+SE} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}{}\label{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}
Array initializer of I2S peripheral base addresses \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}}
\index{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS}{I2S_BASE_ADDRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+D\+RS~\{ {\bf I2\+S0\+\_\+\+B\+A\+SE} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}{}\label{group__I2S__Peripheral__Access__Layer_ga1c0a8f15fa8e40ce9442ca976e76cb56}
Array initializer of I2S peripheral base addresses \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{I2S_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf I2\+S0} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}{}\label{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}
Array initializer of I2S peripheral base pointers \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}
\index{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS@{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}{I2S_BASE_PTRS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ {\bf I2\+S0} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}{}\label{group__I2S__Peripheral__Access__Layer_gad4496321b78d6de21d7434afb80480b5}
Array initializer of I2S peripheral base pointers \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS@{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}}
\index{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS@{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}{I2S_RX_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS~\{ {\bf I2\+S0\+\_\+\+Rx\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}{}\label{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}
Interrupt vectors for the I2S peripheral type \index{I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}!I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS@{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}}
\index{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS@{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}!I2\+S Peripheral Access Layer@{I2\+S Peripheral Access Layer}}
\subsubsection[{\texorpdfstring{I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS}{I2S_RX_IRQS}}]{\setlength{\rightskip}{0pt plus 5cm}\#define I2\+S\+\_\+\+R\+X\+\_\+\+I\+R\+QS~\{ {\bf I2\+S0\+\_\+\+Rx\+\_\+\+I\+R\+Qn} \}}\hypertarget{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}{}\label{group__I2S__Peripheral__Access__Layer_gaeca92f0fb02a87f382733e4349168b02}
Interrupt vectors for the I2S peripheral type 