read_file -format verilog {../rtl/RISCV.v}
current_design RISCV