#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* NEOMOTE_1_UART_MOTE_IntClock */
#define NEOMOTE_1_UART_MOTE_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define NEOMOTE_1_UART_MOTE_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define NEOMOTE_1_UART_MOTE_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define NEOMOTE_1_UART_MOTE_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define NEOMOTE_1_UART_MOTE_IntClock__INDEX 0x02u
#define NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_MSK 0x04u
#define NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_MSK 0x04u

/* Pin_Sampler_Completed_Sample */
#define Pin_Sampler_Completed_Sample__0__MASK 0x10u
#define Pin_Sampler_Completed_Sample__0__PC CYREG_PRT4_PC4
#define Pin_Sampler_Completed_Sample__0__PORT 4u
#define Pin_Sampler_Completed_Sample__0__SHIFT 4
#define Pin_Sampler_Completed_Sample__AG CYREG_PRT4_AG
#define Pin_Sampler_Completed_Sample__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Completed_Sample__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Completed_Sample__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Completed_Sample__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Completed_Sample__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Completed_Sample__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Completed_Sample__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Completed_Sample__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Completed_Sample__DR CYREG_PRT4_DR
#define Pin_Sampler_Completed_Sample__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Completed_Sample__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Completed_Sample__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Completed_Sample__MASK 0x10u
#define Pin_Sampler_Completed_Sample__PORT 4u
#define Pin_Sampler_Completed_Sample__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Completed_Sample__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Completed_Sample__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Completed_Sample__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Completed_Sample__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Completed_Sample__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Completed_Sample__PS CYREG_PRT4_PS
#define Pin_Sampler_Completed_Sample__SHIFT 4
#define Pin_Sampler_Completed_Sample__SLW CYREG_PRT4_SLW

/* NEOMOTE_1_UART_MOTE_BUART */
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__MASK 0x08u
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__POS 3
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__MASK 0x10u
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__POS 4
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__MASK 0x20u
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__POS 5
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK 0x38u
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB12_MSK
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB12_ST
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__MASK 0x01u
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__POS 0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__MASK 0x02u
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__POS 1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__MASK 0x04u
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__POS 2
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__MASK 0x08u
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__POS 3
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK 0x0Fu
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB04_MSK
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB04_ST
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB04_A0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB04_A1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB04_D0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB04_D1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB04_F0
#define NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB04_F1

/* Pin_Sampler_Sampler_Count */
#define Pin_Sampler_Sampler_Count__0__MASK 0x04u
#define Pin_Sampler_Sampler_Count__0__PC CYREG_PRT4_PC2
#define Pin_Sampler_Sampler_Count__0__PORT 4u
#define Pin_Sampler_Sampler_Count__0__SHIFT 2
#define Pin_Sampler_Sampler_Count__AG CYREG_PRT4_AG
#define Pin_Sampler_Sampler_Count__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Sampler_Count__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Sampler_Count__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Sampler_Count__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Sampler_Count__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Sampler_Count__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Sampler_Count__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Sampler_Count__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Sampler_Count__DR CYREG_PRT4_DR
#define Pin_Sampler_Sampler_Count__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Sampler_Count__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Sampler_Count__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Sampler_Count__MASK 0x04u
#define Pin_Sampler_Sampler_Count__PORT 4u
#define Pin_Sampler_Sampler_Count__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Sampler_Count__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Sampler_Count__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Sampler_Count__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Sampler_Count__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Sampler_Count__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Sampler_Count__PS CYREG_PRT4_PS
#define Pin_Sampler_Sampler_Count__SHIFT 2
#define Pin_Sampler_Sampler_Count__SLW CYREG_PRT4_SLW

/* uart_ultrasonic_IntClock */
#define uart_ultrasonic_IntClock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define uart_ultrasonic_IntClock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define uart_ultrasonic_IntClock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define uart_ultrasonic_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define uart_ultrasonic_IntClock__INDEX 0x03u
#define uart_ultrasonic_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define uart_ultrasonic_IntClock__PM_ACT_MSK 0x08u
#define uart_ultrasonic_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define uart_ultrasonic_IntClock__PM_STBY_MSK 0x08u

/* NEOMOTE_1_External_VRef */
#define NEOMOTE_1_External_VRef__0__MASK 0x20u
#define NEOMOTE_1_External_VRef__0__PC CYREG_PRT3_PC5
#define NEOMOTE_1_External_VRef__0__PORT 3u
#define NEOMOTE_1_External_VRef__0__SHIFT 5
#define NEOMOTE_1_External_VRef__AG CYREG_PRT3_AG
#define NEOMOTE_1_External_VRef__AMUX CYREG_PRT3_AMUX
#define NEOMOTE_1_External_VRef__BIE CYREG_PRT3_BIE
#define NEOMOTE_1_External_VRef__BIT_MASK CYREG_PRT3_BIT_MASK
#define NEOMOTE_1_External_VRef__BYP CYREG_PRT3_BYP
#define NEOMOTE_1_External_VRef__CTL CYREG_PRT3_CTL
#define NEOMOTE_1_External_VRef__DM0 CYREG_PRT3_DM0
#define NEOMOTE_1_External_VRef__DM1 CYREG_PRT3_DM1
#define NEOMOTE_1_External_VRef__DM2 CYREG_PRT3_DM2
#define NEOMOTE_1_External_VRef__DR CYREG_PRT3_DR
#define NEOMOTE_1_External_VRef__INP_DIS CYREG_PRT3_INP_DIS
#define NEOMOTE_1_External_VRef__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define NEOMOTE_1_External_VRef__LCD_EN CYREG_PRT3_LCD_EN
#define NEOMOTE_1_External_VRef__MASK 0x20u
#define NEOMOTE_1_External_VRef__PORT 3u
#define NEOMOTE_1_External_VRef__PRT CYREG_PRT3_PRT
#define NEOMOTE_1_External_VRef__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define NEOMOTE_1_External_VRef__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define NEOMOTE_1_External_VRef__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define NEOMOTE_1_External_VRef__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define NEOMOTE_1_External_VRef__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define NEOMOTE_1_External_VRef__PS CYREG_PRT3_PS
#define NEOMOTE_1_External_VRef__SHIFT 5
#define NEOMOTE_1_External_VRef__SLW CYREG_PRT3_SLW

/* NEOMOTE_1_I2C_0_I2C_IRQ */
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_MASK 0x8000u
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_NUMBER 15u
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_NUM 7u
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_SD_Card_Power */
#define NEOMOTE_1_SD_Card_Power__0__MASK 0x01u
#define NEOMOTE_1_SD_Card_Power__0__PC CYREG_PRT2_PC0
#define NEOMOTE_1_SD_Card_Power__0__PORT 2u
#define NEOMOTE_1_SD_Card_Power__0__SHIFT 0
#define NEOMOTE_1_SD_Card_Power__AG CYREG_PRT2_AG
#define NEOMOTE_1_SD_Card_Power__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_SD_Card_Power__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_SD_Card_Power__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_SD_Card_Power__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_SD_Card_Power__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_SD_Card_Power__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_SD_Card_Power__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_SD_Card_Power__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_SD_Card_Power__DR CYREG_PRT2_DR
#define NEOMOTE_1_SD_Card_Power__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_SD_Card_Power__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_SD_Card_Power__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_SD_Card_Power__MASK 0x01u
#define NEOMOTE_1_SD_Card_Power__PORT 2u
#define NEOMOTE_1_SD_Card_Power__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_SD_Card_Power__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_SD_Card_Power__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_SD_Card_Power__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_SD_Card_Power__PS CYREG_PRT2_PS
#define NEOMOTE_1_SD_Card_Power__SHIFT 0
#define NEOMOTE_1_SD_Card_Power__SLW CYREG_PRT2_SLW

/* isr_byte_ultrasonic_rx */
#define isr_byte_ultrasonic_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_byte_ultrasonic_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_byte_ultrasonic_rx__INTC_MASK 0x80u
#define isr_byte_ultrasonic_rx__INTC_NUMBER 7u
#define isr_byte_ultrasonic_rx__INTC_PRIOR_NUM 7u
#define isr_byte_ultrasonic_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_byte_ultrasonic_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_byte_ultrasonic_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_I2C_0_I2C_FF */
#define NEOMOTE_1_I2C_0_I2C_FF__ADR CYREG_I2C_ADR
#define NEOMOTE_1_I2C_0_I2C_FF__CFG CYREG_I2C_CFG
#define NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define NEOMOTE_1_I2C_0_I2C_FF__CSR CYREG_I2C_CSR
#define NEOMOTE_1_I2C_0_I2C_FF__D CYREG_I2C_D
#define NEOMOTE_1_I2C_0_I2C_FF__MCSR CYREG_I2C_MCSR
#define NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_MSK 0x04u
#define NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_MSK 0x04u
#define NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define NEOMOTE_1_I2C_0_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define NEOMOTE_1_I2C_0_I2C_FF__XCFG CYREG_I2C_XCFG

/* NEOMOTE_1_isr_rtc_int1 */
#define NEOMOTE_1_isr_rtc_int1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NEOMOTE_1_isr_rtc_int1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NEOMOTE_1_isr_rtc_int1__INTC_MASK 0x20u
#define NEOMOTE_1_isr_rtc_int1__INTC_NUMBER 5u
#define NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_NUM 7u
#define NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define NEOMOTE_1_isr_rtc_int1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NEOMOTE_1_isr_rtc_int1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_NEO_RTC_INT1 */
#define NEOMOTE_1_NEO_RTC_INT1__0__MASK 0x40u
#define NEOMOTE_1_NEO_RTC_INT1__0__PC CYREG_PRT1_PC6
#define NEOMOTE_1_NEO_RTC_INT1__0__PORT 1u
#define NEOMOTE_1_NEO_RTC_INT1__0__SHIFT 6
#define NEOMOTE_1_NEO_RTC_INT1__AG CYREG_PRT1_AG
#define NEOMOTE_1_NEO_RTC_INT1__AMUX CYREG_PRT1_AMUX
#define NEOMOTE_1_NEO_RTC_INT1__BIE CYREG_PRT1_BIE
#define NEOMOTE_1_NEO_RTC_INT1__BIT_MASK CYREG_PRT1_BIT_MASK
#define NEOMOTE_1_NEO_RTC_INT1__BYP CYREG_PRT1_BYP
#define NEOMOTE_1_NEO_RTC_INT1__CTL CYREG_PRT1_CTL
#define NEOMOTE_1_NEO_RTC_INT1__DM0 CYREG_PRT1_DM0
#define NEOMOTE_1_NEO_RTC_INT1__DM1 CYREG_PRT1_DM1
#define NEOMOTE_1_NEO_RTC_INT1__DM2 CYREG_PRT1_DM2
#define NEOMOTE_1_NEO_RTC_INT1__DR CYREG_PRT1_DR
#define NEOMOTE_1_NEO_RTC_INT1__INP_DIS CYREG_PRT1_INP_DIS
#define NEOMOTE_1_NEO_RTC_INT1__INTSTAT CYREG_PICU1_INTSTAT
#define NEOMOTE_1_NEO_RTC_INT1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define NEOMOTE_1_NEO_RTC_INT1__LCD_EN CYREG_PRT1_LCD_EN
#define NEOMOTE_1_NEO_RTC_INT1__MASK 0x40u
#define NEOMOTE_1_NEO_RTC_INT1__PORT 1u
#define NEOMOTE_1_NEO_RTC_INT1__PRT CYREG_PRT1_PRT
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define NEOMOTE_1_NEO_RTC_INT1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define NEOMOTE_1_NEO_RTC_INT1__PS CYREG_PRT1_PS
#define NEOMOTE_1_NEO_RTC_INT1__SHIFT 6
#define NEOMOTE_1_NEO_RTC_INT1__SLW CYREG_PRT1_SLW
#define NEOMOTE_1_NEO_RTC_INT1__SNAP CYREG_PICU1_SNAP

/* ultrasonic_voltage_pin */
#define ultrasonic_voltage_pin__0__MASK 0x04u
#define ultrasonic_voltage_pin__0__PC CYREG_PRT0_PC2
#define ultrasonic_voltage_pin__0__PORT 0u
#define ultrasonic_voltage_pin__0__SHIFT 2
#define ultrasonic_voltage_pin__AG CYREG_PRT0_AG
#define ultrasonic_voltage_pin__AMUX CYREG_PRT0_AMUX
#define ultrasonic_voltage_pin__BIE CYREG_PRT0_BIE
#define ultrasonic_voltage_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define ultrasonic_voltage_pin__BYP CYREG_PRT0_BYP
#define ultrasonic_voltage_pin__CTL CYREG_PRT0_CTL
#define ultrasonic_voltage_pin__DM0 CYREG_PRT0_DM0
#define ultrasonic_voltage_pin__DM1 CYREG_PRT0_DM1
#define ultrasonic_voltage_pin__DM2 CYREG_PRT0_DM2
#define ultrasonic_voltage_pin__DR CYREG_PRT0_DR
#define ultrasonic_voltage_pin__INP_DIS CYREG_PRT0_INP_DIS
#define ultrasonic_voltage_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ultrasonic_voltage_pin__LCD_EN CYREG_PRT0_LCD_EN
#define ultrasonic_voltage_pin__MASK 0x04u
#define ultrasonic_voltage_pin__PORT 0u
#define ultrasonic_voltage_pin__PRT CYREG_PRT0_PRT
#define ultrasonic_voltage_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ultrasonic_voltage_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ultrasonic_voltage_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ultrasonic_voltage_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ultrasonic_voltage_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ultrasonic_voltage_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ultrasonic_voltage_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ultrasonic_voltage_pin__PS CYREG_PRT0_PS
#define ultrasonic_voltage_pin__SHIFT 2
#define ultrasonic_voltage_pin__SLW CYREG_PRT0_SLW

/* NEOMOTE_1_isr_RX_RTSn */
#define NEOMOTE_1_isr_RX_RTSn__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NEOMOTE_1_isr_RX_RTSn__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NEOMOTE_1_isr_RX_RTSn__INTC_MASK 0x10u
#define NEOMOTE_1_isr_RX_RTSn__INTC_NUMBER 4u
#define NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_NUM 7u
#define NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define NEOMOTE_1_isr_RX_RTSn__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NEOMOTE_1_isr_RX_RTSn__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_RTC_Crystal */
#define NEOMOTE_1_RTC_Crystal__0__MASK 0x08u
#define NEOMOTE_1_RTC_Crystal__0__PC CYREG_IO_PC_PRT15_PC3
#define NEOMOTE_1_RTC_Crystal__0__PORT 15u
#define NEOMOTE_1_RTC_Crystal__0__SHIFT 3
#define NEOMOTE_1_RTC_Crystal__AG CYREG_PRT15_AG
#define NEOMOTE_1_RTC_Crystal__AMUX CYREG_PRT15_AMUX
#define NEOMOTE_1_RTC_Crystal__BIE CYREG_PRT15_BIE
#define NEOMOTE_1_RTC_Crystal__BIT_MASK CYREG_PRT15_BIT_MASK
#define NEOMOTE_1_RTC_Crystal__BYP CYREG_PRT15_BYP
#define NEOMOTE_1_RTC_Crystal__CTL CYREG_PRT15_CTL
#define NEOMOTE_1_RTC_Crystal__DM0 CYREG_PRT15_DM0
#define NEOMOTE_1_RTC_Crystal__DM1 CYREG_PRT15_DM1
#define NEOMOTE_1_RTC_Crystal__DM2 CYREG_PRT15_DM2
#define NEOMOTE_1_RTC_Crystal__DR CYREG_PRT15_DR
#define NEOMOTE_1_RTC_Crystal__INP_DIS CYREG_PRT15_INP_DIS
#define NEOMOTE_1_RTC_Crystal__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define NEOMOTE_1_RTC_Crystal__LCD_EN CYREG_PRT15_LCD_EN
#define NEOMOTE_1_RTC_Crystal__MASK 0x08u
#define NEOMOTE_1_RTC_Crystal__PORT 15u
#define NEOMOTE_1_RTC_Crystal__PRT CYREG_PRT15_PRT
#define NEOMOTE_1_RTC_Crystal__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define NEOMOTE_1_RTC_Crystal__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define NEOMOTE_1_RTC_Crystal__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define NEOMOTE_1_RTC_Crystal__PS CYREG_PRT15_PS
#define NEOMOTE_1_RTC_Crystal__SHIFT 3
#define NEOMOTE_1_RTC_Crystal__SLW CYREG_PRT15_SLW

/* uart_solinst_IntClock */
#define uart_solinst_IntClock__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define uart_solinst_IntClock__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define uart_solinst_IntClock__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define uart_solinst_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define uart_solinst_IntClock__INDEX 0x04u
#define uart_solinst_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define uart_solinst_IntClock__PM_ACT_MSK 0x10u
#define uart_solinst_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define uart_solinst_IntClock__PM_STBY_MSK 0x10u

/* uart_ultrasonic_BUART */
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB06_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB06_ST
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB06_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB06_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define uart_ultrasonic_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB06_MSK
#define uart_ultrasonic_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB02_A0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB02_A1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB02_D0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB02_D1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB02_F0
#define uart_ultrasonic_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB02_F1
#define uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define uart_ultrasonic_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_ultrasonic_BUART_sRX_RxSts__3__POS 3
#define uart_ultrasonic_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_ultrasonic_BUART_sRX_RxSts__4__POS 4
#define uart_ultrasonic_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_ultrasonic_BUART_sRX_RxSts__5__POS 5
#define uart_ultrasonic_BUART_sRX_RxSts__MASK 0x38u
#define uart_ultrasonic_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define uart_ultrasonic_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define uart_ultrasonic_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB05_A0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB05_A1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB05_D0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB05_D1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB05_F0
#define uart_ultrasonic_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB05_F1
#define uart_ultrasonic_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_ultrasonic_BUART_sTX_TxSts__0__POS 0
#define uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define uart_ultrasonic_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_ultrasonic_BUART_sTX_TxSts__1__POS 1
#define uart_ultrasonic_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_ultrasonic_BUART_sTX_TxSts__2__POS 2
#define uart_ultrasonic_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_ultrasonic_BUART_sTX_TxSts__3__POS 3
#define uart_ultrasonic_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_ultrasonic_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define uart_ultrasonic_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define uart_ultrasonic_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB06_A0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB06_A1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB06_D0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB06_D1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB06_F0
#define uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB06_F1

/* emFile_1_SPI0_BSPIM */
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define emFile_1_SPI0_BSPIM_RxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_RxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_RxStsReg__5__MASK 0x20u
#define emFile_1_SPI0_BSPIM_RxStsReg__5__POS 5
#define emFile_1_SPI0_BSPIM_RxStsReg__6__MASK 0x40u
#define emFile_1_SPI0_BSPIM_RxStsReg__6__POS 6
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK 0x70u
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB01_MSK
#define emFile_1_SPI0_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB01_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__0__MASK 0x01u
#define emFile_1_SPI0_BSPIM_TxStsReg__0__POS 0
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define emFile_1_SPI0_BSPIM_TxStsReg__1__MASK 0x02u
#define emFile_1_SPI0_BSPIM_TxStsReg__1__POS 1
#define emFile_1_SPI0_BSPIM_TxStsReg__2__MASK 0x04u
#define emFile_1_SPI0_BSPIM_TxStsReg__2__POS 2
#define emFile_1_SPI0_BSPIM_TxStsReg__3__MASK 0x08u
#define emFile_1_SPI0_BSPIM_TxStsReg__3__POS 3
#define emFile_1_SPI0_BSPIM_TxStsReg__4__MASK 0x10u
#define emFile_1_SPI0_BSPIM_TxStsReg__4__POS 4
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK 0x1Fu
#define emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB00_MSK
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB00_ST
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB00_A0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB00_A1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB00_D0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB00_D1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB00_F0
#define emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB00_F1

/* isr_solinst_byte_rx */
#define isr_solinst_byte_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_solinst_byte_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_solinst_byte_rx__INTC_MASK 0x100u
#define isr_solinst_byte_rx__INTC_NUMBER 8u
#define isr_solinst_byte_rx__INTC_PRIOR_NUM 7u
#define isr_solinst_byte_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_solinst_byte_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_solinst_byte_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_I2C_0_SCL */
#define NEOMOTE_1_I2C_0_SCL__0__MASK 0x10u
#define NEOMOTE_1_I2C_0_SCL__0__PC CYREG_PRT12_PC4
#define NEOMOTE_1_I2C_0_SCL__0__PORT 12u
#define NEOMOTE_1_I2C_0_SCL__0__SHIFT 4
#define NEOMOTE_1_I2C_0_SCL__AG CYREG_PRT12_AG
#define NEOMOTE_1_I2C_0_SCL__BIE CYREG_PRT12_BIE
#define NEOMOTE_1_I2C_0_SCL__BIT_MASK CYREG_PRT12_BIT_MASK
#define NEOMOTE_1_I2C_0_SCL__BYP CYREG_PRT12_BYP
#define NEOMOTE_1_I2C_0_SCL__DM0 CYREG_PRT12_DM0
#define NEOMOTE_1_I2C_0_SCL__DM1 CYREG_PRT12_DM1
#define NEOMOTE_1_I2C_0_SCL__DM2 CYREG_PRT12_DM2
#define NEOMOTE_1_I2C_0_SCL__DR CYREG_PRT12_DR
#define NEOMOTE_1_I2C_0_SCL__INP_DIS CYREG_PRT12_INP_DIS
#define NEOMOTE_1_I2C_0_SCL__MASK 0x10u
#define NEOMOTE_1_I2C_0_SCL__PORT 12u
#define NEOMOTE_1_I2C_0_SCL__PRT CYREG_PRT12_PRT
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NEOMOTE_1_I2C_0_SCL__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NEOMOTE_1_I2C_0_SCL__PS CYREG_PRT12_PS
#define NEOMOTE_1_I2C_0_SCL__SHIFT 4
#define NEOMOTE_1_I2C_0_SCL__SIO_CFG CYREG_PRT12_SIO_CFG
#define NEOMOTE_1_I2C_0_SCL__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NEOMOTE_1_I2C_0_SCL__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NEOMOTE_1_I2C_0_SCL__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NEOMOTE_1_I2C_0_SCL__SLW CYREG_PRT12_SLW

/* NEOMOTE_1_I2C_0_SDA */
#define NEOMOTE_1_I2C_0_SDA__0__MASK 0x20u
#define NEOMOTE_1_I2C_0_SDA__0__PC CYREG_PRT12_PC5
#define NEOMOTE_1_I2C_0_SDA__0__PORT 12u
#define NEOMOTE_1_I2C_0_SDA__0__SHIFT 5
#define NEOMOTE_1_I2C_0_SDA__AG CYREG_PRT12_AG
#define NEOMOTE_1_I2C_0_SDA__BIE CYREG_PRT12_BIE
#define NEOMOTE_1_I2C_0_SDA__BIT_MASK CYREG_PRT12_BIT_MASK
#define NEOMOTE_1_I2C_0_SDA__BYP CYREG_PRT12_BYP
#define NEOMOTE_1_I2C_0_SDA__DM0 CYREG_PRT12_DM0
#define NEOMOTE_1_I2C_0_SDA__DM1 CYREG_PRT12_DM1
#define NEOMOTE_1_I2C_0_SDA__DM2 CYREG_PRT12_DM2
#define NEOMOTE_1_I2C_0_SDA__DR CYREG_PRT12_DR
#define NEOMOTE_1_I2C_0_SDA__INP_DIS CYREG_PRT12_INP_DIS
#define NEOMOTE_1_I2C_0_SDA__MASK 0x20u
#define NEOMOTE_1_I2C_0_SDA__PORT 12u
#define NEOMOTE_1_I2C_0_SDA__PRT CYREG_PRT12_PRT
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define NEOMOTE_1_I2C_0_SDA__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define NEOMOTE_1_I2C_0_SDA__PS CYREG_PRT12_PS
#define NEOMOTE_1_I2C_0_SDA__SHIFT 5
#define NEOMOTE_1_I2C_0_SDA__SIO_CFG CYREG_PRT12_SIO_CFG
#define NEOMOTE_1_I2C_0_SDA__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define NEOMOTE_1_I2C_0_SDA__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define NEOMOTE_1_I2C_0_SDA__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define NEOMOTE_1_I2C_0_SDA__SLW CYREG_PRT12_SLW

/* Pin_Sampler_Trigger */
#define Pin_Sampler_Trigger__0__MASK 0x40u
#define Pin_Sampler_Trigger__0__PC CYREG_PRT4_PC6
#define Pin_Sampler_Trigger__0__PORT 4u
#define Pin_Sampler_Trigger__0__SHIFT 6
#define Pin_Sampler_Trigger__AG CYREG_PRT4_AG
#define Pin_Sampler_Trigger__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Trigger__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Trigger__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Trigger__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Trigger__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Trigger__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Trigger__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Trigger__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Trigger__DR CYREG_PRT4_DR
#define Pin_Sampler_Trigger__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Trigger__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Trigger__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Trigger__MASK 0x40u
#define Pin_Sampler_Trigger__PORT 4u
#define Pin_Sampler_Trigger__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Trigger__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Trigger__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Trigger__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Trigger__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Trigger__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Trigger__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Trigger__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Trigger__PS CYREG_PRT4_PS
#define Pin_Sampler_Trigger__SHIFT 6
#define Pin_Sampler_Trigger__SLW CYREG_PRT4_SLW

/* ControlReg_Solinst */
#define ControlReg_Solinst_Sync_ctrl_reg__0__MASK 0x01u
#define ControlReg_Solinst_Sync_ctrl_reg__0__POS 0
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define ControlReg_Solinst_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define ControlReg_Solinst_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB01_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB01_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define ControlReg_Solinst_Sync_ctrl_reg__MASK 0x01u
#define ControlReg_Solinst_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define ControlReg_Solinst_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB01_MSK
#define ControlReg_Solinst_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* NEOMOTE_1_RTC_Int2 */
#define NEOMOTE_1_RTC_Int2__0__MASK 0x80u
#define NEOMOTE_1_RTC_Int2__0__PC CYREG_PRT1_PC7
#define NEOMOTE_1_RTC_Int2__0__PORT 1u
#define NEOMOTE_1_RTC_Int2__0__SHIFT 7
#define NEOMOTE_1_RTC_Int2__AG CYREG_PRT1_AG
#define NEOMOTE_1_RTC_Int2__AMUX CYREG_PRT1_AMUX
#define NEOMOTE_1_RTC_Int2__BIE CYREG_PRT1_BIE
#define NEOMOTE_1_RTC_Int2__BIT_MASK CYREG_PRT1_BIT_MASK
#define NEOMOTE_1_RTC_Int2__BYP CYREG_PRT1_BYP
#define NEOMOTE_1_RTC_Int2__CTL CYREG_PRT1_CTL
#define NEOMOTE_1_RTC_Int2__DM0 CYREG_PRT1_DM0
#define NEOMOTE_1_RTC_Int2__DM1 CYREG_PRT1_DM1
#define NEOMOTE_1_RTC_Int2__DM2 CYREG_PRT1_DM2
#define NEOMOTE_1_RTC_Int2__DR CYREG_PRT1_DR
#define NEOMOTE_1_RTC_Int2__INP_DIS CYREG_PRT1_INP_DIS
#define NEOMOTE_1_RTC_Int2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define NEOMOTE_1_RTC_Int2__LCD_EN CYREG_PRT1_LCD_EN
#define NEOMOTE_1_RTC_Int2__MASK 0x80u
#define NEOMOTE_1_RTC_Int2__PORT 1u
#define NEOMOTE_1_RTC_Int2__PRT CYREG_PRT1_PRT
#define NEOMOTE_1_RTC_Int2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define NEOMOTE_1_RTC_Int2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define NEOMOTE_1_RTC_Int2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define NEOMOTE_1_RTC_Int2__PS CYREG_PRT1_PS
#define NEOMOTE_1_RTC_Int2__SHIFT 7
#define NEOMOTE_1_RTC_Int2__SLW CYREG_PRT1_SLW

/* NEOMOTE_1_RX_CTS_n */
#define NEOMOTE_1_RX_CTS_n__0__MASK 0x04u
#define NEOMOTE_1_RX_CTS_n__0__PC CYREG_PRT2_PC2
#define NEOMOTE_1_RX_CTS_n__0__PORT 2u
#define NEOMOTE_1_RX_CTS_n__0__SHIFT 2
#define NEOMOTE_1_RX_CTS_n__AG CYREG_PRT2_AG
#define NEOMOTE_1_RX_CTS_n__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_RX_CTS_n__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_RX_CTS_n__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_RX_CTS_n__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_RX_CTS_n__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_RX_CTS_n__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_RX_CTS_n__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_RX_CTS_n__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_RX_CTS_n__DR CYREG_PRT2_DR
#define NEOMOTE_1_RX_CTS_n__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_RX_CTS_n__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_RX_CTS_n__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_RX_CTS_n__MASK 0x04u
#define NEOMOTE_1_RX_CTS_n__PORT 2u
#define NEOMOTE_1_RX_CTS_n__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_RX_CTS_n__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_RX_CTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_RX_CTS_n__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_RX_CTS_n__PS CYREG_PRT2_PS
#define NEOMOTE_1_RX_CTS_n__SHIFT 2
#define NEOMOTE_1_RX_CTS_n__SLW CYREG_PRT2_SLW

/* NEOMOTE_1_RX_RTS_n */
#define NEOMOTE_1_RX_RTS_n__0__MASK 0x01u
#define NEOMOTE_1_RX_RTS_n__0__PC CYREG_PRT0_PC0
#define NEOMOTE_1_RX_RTS_n__0__PORT 0u
#define NEOMOTE_1_RX_RTS_n__0__SHIFT 0
#define NEOMOTE_1_RX_RTS_n__AG CYREG_PRT0_AG
#define NEOMOTE_1_RX_RTS_n__AMUX CYREG_PRT0_AMUX
#define NEOMOTE_1_RX_RTS_n__BIE CYREG_PRT0_BIE
#define NEOMOTE_1_RX_RTS_n__BIT_MASK CYREG_PRT0_BIT_MASK
#define NEOMOTE_1_RX_RTS_n__BYP CYREG_PRT0_BYP
#define NEOMOTE_1_RX_RTS_n__CTL CYREG_PRT0_CTL
#define NEOMOTE_1_RX_RTS_n__DM0 CYREG_PRT0_DM0
#define NEOMOTE_1_RX_RTS_n__DM1 CYREG_PRT0_DM1
#define NEOMOTE_1_RX_RTS_n__DM2 CYREG_PRT0_DM2
#define NEOMOTE_1_RX_RTS_n__DR CYREG_PRT0_DR
#define NEOMOTE_1_RX_RTS_n__INP_DIS CYREG_PRT0_INP_DIS
#define NEOMOTE_1_RX_RTS_n__INTSTAT CYREG_PICU0_INTSTAT
#define NEOMOTE_1_RX_RTS_n__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define NEOMOTE_1_RX_RTS_n__LCD_EN CYREG_PRT0_LCD_EN
#define NEOMOTE_1_RX_RTS_n__MASK 0x01u
#define NEOMOTE_1_RX_RTS_n__PORT 0u
#define NEOMOTE_1_RX_RTS_n__PRT CYREG_PRT0_PRT
#define NEOMOTE_1_RX_RTS_n__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define NEOMOTE_1_RX_RTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define NEOMOTE_1_RX_RTS_n__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define NEOMOTE_1_RX_RTS_n__PS CYREG_PRT0_PS
#define NEOMOTE_1_RX_RTS_n__SHIFT 0
#define NEOMOTE_1_RX_RTS_n__SLW CYREG_PRT0_SLW
#define NEOMOTE_1_RX_RTS_n__SNAP CYREG_PICU0_SNAP

/* NEOMOTE_1_TX_CTS_n */
#define NEOMOTE_1_TX_CTS_n__0__MASK 0x20u
#define NEOMOTE_1_TX_CTS_n__0__PC CYREG_PRT2_PC5
#define NEOMOTE_1_TX_CTS_n__0__PORT 2u
#define NEOMOTE_1_TX_CTS_n__0__SHIFT 5
#define NEOMOTE_1_TX_CTS_n__AG CYREG_PRT2_AG
#define NEOMOTE_1_TX_CTS_n__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_TX_CTS_n__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_TX_CTS_n__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_TX_CTS_n__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_TX_CTS_n__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_TX_CTS_n__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_TX_CTS_n__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_TX_CTS_n__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_TX_CTS_n__DR CYREG_PRT2_DR
#define NEOMOTE_1_TX_CTS_n__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_TX_CTS_n__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_TX_CTS_n__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_TX_CTS_n__MASK 0x20u
#define NEOMOTE_1_TX_CTS_n__PORT 2u
#define NEOMOTE_1_TX_CTS_n__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_TX_CTS_n__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_TX_CTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_TX_CTS_n__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_TX_CTS_n__PS CYREG_PRT2_PS
#define NEOMOTE_1_TX_CTS_n__SHIFT 5
#define NEOMOTE_1_TX_CTS_n__SLW CYREG_PRT2_SLW

/* NEOMOTE_1_TX_RTS_n */
#define NEOMOTE_1_TX_RTS_n__0__MASK 0x40u
#define NEOMOTE_1_TX_RTS_n__0__PC CYREG_PRT2_PC6
#define NEOMOTE_1_TX_RTS_n__0__PORT 2u
#define NEOMOTE_1_TX_RTS_n__0__SHIFT 6
#define NEOMOTE_1_TX_RTS_n__AG CYREG_PRT2_AG
#define NEOMOTE_1_TX_RTS_n__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_TX_RTS_n__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_TX_RTS_n__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_TX_RTS_n__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_TX_RTS_n__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_TX_RTS_n__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_TX_RTS_n__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_TX_RTS_n__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_TX_RTS_n__DR CYREG_PRT2_DR
#define NEOMOTE_1_TX_RTS_n__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_TX_RTS_n__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_TX_RTS_n__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_TX_RTS_n__MASK 0x40u
#define NEOMOTE_1_TX_RTS_n__PORT 2u
#define NEOMOTE_1_TX_RTS_n__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_TX_RTS_n__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_TX_RTS_n__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_TX_RTS_n__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_TX_RTS_n__PS CYREG_PRT2_PS
#define NEOMOTE_1_TX_RTS_n__SHIFT 6
#define NEOMOTE_1_TX_RTS_n__SLW CYREG_PRT2_SLW

/* uart_solinst_BUART */
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__MASK 0x20u
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__POS 5
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__MASK 0x40u
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__POS 6
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__MASK 0x80u
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__POS 7
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB09_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB09_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK 0xE0u
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB09_MSK
#define uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define uart_solinst_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define uart_solinst_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define uart_solinst_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define uart_solinst_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define uart_solinst_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define uart_solinst_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define uart_solinst_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define uart_solinst_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define uart_solinst_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define uart_solinst_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define uart_solinst_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define uart_solinst_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define uart_solinst_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define uart_solinst_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define uart_solinst_BUART_sRX_RxSts__0__MASK 0x01u
#define uart_solinst_BUART_sRX_RxSts__0__POS 0
#define uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define uart_solinst_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_solinst_BUART_sRX_RxSts__3__POS 3
#define uart_solinst_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_solinst_BUART_sRX_RxSts__4__POS 4
#define uart_solinst_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_solinst_BUART_sRX_RxSts__5__POS 5
#define uart_solinst_BUART_sRX_RxSts__6__MASK 0x40u
#define uart_solinst_BUART_sRX_RxSts__6__POS 6
#define uart_solinst_BUART_sRX_RxSts__MASK 0x79u
#define uart_solinst_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB13_MSK
#define uart_solinst_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define uart_solinst_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB13_ST
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define uart_solinst_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define uart_solinst_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define uart_solinst_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define uart_solinst_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define uart_solinst_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define uart_solinst_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define uart_solinst_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define uart_solinst_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define uart_solinst_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define uart_solinst_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define uart_solinst_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define uart_solinst_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define uart_solinst_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_solinst_BUART_sTX_TxSts__0__POS 0
#define uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define uart_solinst_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_solinst_BUART_sTX_TxSts__1__POS 1
#define uart_solinst_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_solinst_BUART_sTX_TxSts__2__POS 2
#define uart_solinst_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_solinst_BUART_sTX_TxSts__3__POS 3
#define uart_solinst_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_solinst_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB09_MSK
#define uart_solinst_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define uart_solinst_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define uart_solinst_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define uart_solinst_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define uart_solinst_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define uart_solinst_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB09_ST
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB10_A0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB10_A1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB10_D0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB10_D1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB10_F0
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB10_F1
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL

/* ultrasonic_uart_rx */
#define ultrasonic_uart_rx__0__MASK 0x02u
#define ultrasonic_uart_rx__0__PC CYREG_PRT0_PC1
#define ultrasonic_uart_rx__0__PORT 0u
#define ultrasonic_uart_rx__0__SHIFT 1
#define ultrasonic_uart_rx__AG CYREG_PRT0_AG
#define ultrasonic_uart_rx__AMUX CYREG_PRT0_AMUX
#define ultrasonic_uart_rx__BIE CYREG_PRT0_BIE
#define ultrasonic_uart_rx__BIT_MASK CYREG_PRT0_BIT_MASK
#define ultrasonic_uart_rx__BYP CYREG_PRT0_BYP
#define ultrasonic_uart_rx__CTL CYREG_PRT0_CTL
#define ultrasonic_uart_rx__DM0 CYREG_PRT0_DM0
#define ultrasonic_uart_rx__DM1 CYREG_PRT0_DM1
#define ultrasonic_uart_rx__DM2 CYREG_PRT0_DM2
#define ultrasonic_uart_rx__DR CYREG_PRT0_DR
#define ultrasonic_uart_rx__INP_DIS CYREG_PRT0_INP_DIS
#define ultrasonic_uart_rx__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ultrasonic_uart_rx__LCD_EN CYREG_PRT0_LCD_EN
#define ultrasonic_uart_rx__MASK 0x02u
#define ultrasonic_uart_rx__PORT 0u
#define ultrasonic_uart_rx__PRT CYREG_PRT0_PRT
#define ultrasonic_uart_rx__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ultrasonic_uart_rx__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ultrasonic_uart_rx__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ultrasonic_uart_rx__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ultrasonic_uart_rx__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ultrasonic_uart_rx__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ultrasonic_uart_rx__PS CYREG_PRT0_PS
#define ultrasonic_uart_rx__SHIFT 1
#define ultrasonic_uart_rx__SLW CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_1_theACLK */
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* isr_SampleCounter */
#define isr_SampleCounter__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SampleCounter__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SampleCounter__INTC_MASK 0x04u
#define isr_SampleCounter__INTC_NUMBER 2u
#define isr_SampleCounter__INTC_PRIOR_NUM 7u
#define isr_SampleCounter__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_SampleCounter__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SampleCounter__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* modem_voltage_pin */
#define modem_voltage_pin__0__MASK 0x20u
#define modem_voltage_pin__0__PC CYREG_PRT0_PC5
#define modem_voltage_pin__0__PORT 0u
#define modem_voltage_pin__0__SHIFT 5
#define modem_voltage_pin__AG CYREG_PRT0_AG
#define modem_voltage_pin__AMUX CYREG_PRT0_AMUX
#define modem_voltage_pin__BIE CYREG_PRT0_BIE
#define modem_voltage_pin__BIT_MASK CYREG_PRT0_BIT_MASK
#define modem_voltage_pin__BYP CYREG_PRT0_BYP
#define modem_voltage_pin__CTL CYREG_PRT0_CTL
#define modem_voltage_pin__DM0 CYREG_PRT0_DM0
#define modem_voltage_pin__DM1 CYREG_PRT0_DM1
#define modem_voltage_pin__DM2 CYREG_PRT0_DM2
#define modem_voltage_pin__DR CYREG_PRT0_DR
#define modem_voltage_pin__INP_DIS CYREG_PRT0_INP_DIS
#define modem_voltage_pin__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define modem_voltage_pin__LCD_EN CYREG_PRT0_LCD_EN
#define modem_voltage_pin__MASK 0x20u
#define modem_voltage_pin__PORT 0u
#define modem_voltage_pin__PRT CYREG_PRT0_PRT
#define modem_voltage_pin__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define modem_voltage_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define modem_voltage_pin__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define modem_voltage_pin__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define modem_voltage_pin__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define modem_voltage_pin__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define modem_voltage_pin__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define modem_voltage_pin__PS CYREG_PRT0_PS
#define modem_voltage_pin__SHIFT 5
#define modem_voltage_pin__SLW CYREG_PRT0_SLW

/* Pin_Sampler_Power */
#define Pin_Sampler_Power__0__MASK 0x80u
#define Pin_Sampler_Power__0__PC CYREG_PRT4_PC7
#define Pin_Sampler_Power__0__PORT 4u
#define Pin_Sampler_Power__0__SHIFT 7
#define Pin_Sampler_Power__AG CYREG_PRT4_AG
#define Pin_Sampler_Power__AMUX CYREG_PRT4_AMUX
#define Pin_Sampler_Power__BIE CYREG_PRT4_BIE
#define Pin_Sampler_Power__BIT_MASK CYREG_PRT4_BIT_MASK
#define Pin_Sampler_Power__BYP CYREG_PRT4_BYP
#define Pin_Sampler_Power__CTL CYREG_PRT4_CTL
#define Pin_Sampler_Power__DM0 CYREG_PRT4_DM0
#define Pin_Sampler_Power__DM1 CYREG_PRT4_DM1
#define Pin_Sampler_Power__DM2 CYREG_PRT4_DM2
#define Pin_Sampler_Power__DR CYREG_PRT4_DR
#define Pin_Sampler_Power__INP_DIS CYREG_PRT4_INP_DIS
#define Pin_Sampler_Power__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Pin_Sampler_Power__LCD_EN CYREG_PRT4_LCD_EN
#define Pin_Sampler_Power__MASK 0x80u
#define Pin_Sampler_Power__PORT 4u
#define Pin_Sampler_Power__PRT CYREG_PRT4_PRT
#define Pin_Sampler_Power__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Pin_Sampler_Power__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Pin_Sampler_Power__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Pin_Sampler_Power__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Pin_Sampler_Power__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Pin_Sampler_Power__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Pin_Sampler_Power__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Pin_Sampler_Power__PS CYREG_PRT4_PS
#define Pin_Sampler_Power__SHIFT 7
#define Pin_Sampler_Power__SLW CYREG_PRT4_SLW

/* solinst_power_pin */
#define solinst_power_pin__0__MASK 0x08u
#define solinst_power_pin__0__PC CYREG_PRT12_PC3
#define solinst_power_pin__0__PORT 12u
#define solinst_power_pin__0__SHIFT 3
#define solinst_power_pin__AG CYREG_PRT12_AG
#define solinst_power_pin__BIE CYREG_PRT12_BIE
#define solinst_power_pin__BIT_MASK CYREG_PRT12_BIT_MASK
#define solinst_power_pin__BYP CYREG_PRT12_BYP
#define solinst_power_pin__DM0 CYREG_PRT12_DM0
#define solinst_power_pin__DM1 CYREG_PRT12_DM1
#define solinst_power_pin__DM2 CYREG_PRT12_DM2
#define solinst_power_pin__DR CYREG_PRT12_DR
#define solinst_power_pin__INP_DIS CYREG_PRT12_INP_DIS
#define solinst_power_pin__MASK 0x08u
#define solinst_power_pin__PORT 12u
#define solinst_power_pin__PRT CYREG_PRT12_PRT
#define solinst_power_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define solinst_power_pin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define solinst_power_pin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define solinst_power_pin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define solinst_power_pin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define solinst_power_pin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define solinst_power_pin__PS CYREG_PRT12_PS
#define solinst_power_pin__SHIFT 3
#define solinst_power_pin__SIO_CFG CYREG_PRT12_SIO_CFG
#define solinst_power_pin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define solinst_power_pin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define solinst_power_pin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define solinst_power_pin__SLW CYREG_PRT12_SLW

/* ADC_SAR_1_Bypass */
#define ADC_SAR_1_Bypass__0__MASK 0x10u
#define ADC_SAR_1_Bypass__0__PC CYREG_PRT0_PC4
#define ADC_SAR_1_Bypass__0__PORT 0u
#define ADC_SAR_1_Bypass__0__SHIFT 4
#define ADC_SAR_1_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_1_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_1_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_Bypass__MASK 0x10u
#define ADC_SAR_1_Bypass__PORT 0u
#define ADC_SAR_1_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_1_Bypass__SHIFT 4
#define ADC_SAR_1_Bypass__SLW CYREG_PRT0_SLW

/* ControlReg_Modem */
#define ControlReg_Modem_Sync_ctrl_reg__0__MASK 0x01u
#define ControlReg_Modem_Sync_ctrl_reg__0__POS 0
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define ControlReg_Modem_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define ControlReg_Modem_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define ControlReg_Modem_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define ControlReg_Modem_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define ControlReg_Modem_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define ControlReg_Modem_Sync_ctrl_reg__MASK 0x01u
#define ControlReg_Modem_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define ControlReg_Modem_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK
#define ControlReg_Modem_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* emFile_1_Clock_1 */
#define emFile_1_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define emFile_1_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define emFile_1_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define emFile_1_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define emFile_1_Clock_1__INDEX 0x00u
#define emFile_1_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define emFile_1_Clock_1__PM_ACT_MSK 0x01u
#define emFile_1_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define emFile_1_Clock_1__PM_STBY_MSK 0x01u

/* emFile_1_SPI0_CS */
#define emFile_1_SPI0_CS__0__MASK 0x01u
#define emFile_1_SPI0_CS__0__PC CYREG_PRT6_PC0
#define emFile_1_SPI0_CS__0__PORT 6u
#define emFile_1_SPI0_CS__0__SHIFT 0
#define emFile_1_SPI0_CS__AG CYREG_PRT6_AG
#define emFile_1_SPI0_CS__AMUX CYREG_PRT6_AMUX
#define emFile_1_SPI0_CS__BIE CYREG_PRT6_BIE
#define emFile_1_SPI0_CS__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_SPI0_CS__BYP CYREG_PRT6_BYP
#define emFile_1_SPI0_CS__CTL CYREG_PRT6_CTL
#define emFile_1_SPI0_CS__DM0 CYREG_PRT6_DM0
#define emFile_1_SPI0_CS__DM1 CYREG_PRT6_DM1
#define emFile_1_SPI0_CS__DM2 CYREG_PRT6_DM2
#define emFile_1_SPI0_CS__DR CYREG_PRT6_DR
#define emFile_1_SPI0_CS__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_SPI0_CS__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_SPI0_CS__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_SPI0_CS__MASK 0x01u
#define emFile_1_SPI0_CS__PORT 6u
#define emFile_1_SPI0_CS__PRT CYREG_PRT6_PRT
#define emFile_1_SPI0_CS__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_SPI0_CS__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_SPI0_CS__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_SPI0_CS__PS CYREG_PRT6_PS
#define emFile_1_SPI0_CS__SHIFT 0
#define emFile_1_SPI0_CS__SLW CYREG_PRT6_SLW

/* NEOMOTE_1_isr_RX */
#define NEOMOTE_1_isr_RX__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NEOMOTE_1_isr_RX__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NEOMOTE_1_isr_RX__INTC_MASK 0x02u
#define NEOMOTE_1_isr_RX__INTC_NUMBER 1u
#define NEOMOTE_1_isr_RX__INTC_PRIOR_NUM 7u
#define NEOMOTE_1_isr_RX__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define NEOMOTE_1_isr_RX__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NEOMOTE_1_isr_RX__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_RX_Pin */
#define NEOMOTE_1_RX_Pin__0__MASK 0x02u
#define NEOMOTE_1_RX_Pin__0__PC CYREG_PRT2_PC1
#define NEOMOTE_1_RX_Pin__0__PORT 2u
#define NEOMOTE_1_RX_Pin__0__SHIFT 1
#define NEOMOTE_1_RX_Pin__AG CYREG_PRT2_AG
#define NEOMOTE_1_RX_Pin__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_RX_Pin__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_RX_Pin__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_RX_Pin__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_RX_Pin__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_RX_Pin__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_RX_Pin__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_RX_Pin__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_RX_Pin__DR CYREG_PRT2_DR
#define NEOMOTE_1_RX_Pin__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_RX_Pin__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_RX_Pin__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_RX_Pin__MASK 0x02u
#define NEOMOTE_1_RX_Pin__PORT 2u
#define NEOMOTE_1_RX_Pin__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_RX_Pin__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_RX_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_RX_Pin__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_RX_Pin__PS CYREG_PRT2_PS
#define NEOMOTE_1_RX_Pin__SHIFT 1
#define NEOMOTE_1_RX_Pin__SLW CYREG_PRT2_SLW

/* NEOMOTE_1_TX_Pin */
#define NEOMOTE_1_TX_Pin__0__MASK 0x02u
#define NEOMOTE_1_TX_Pin__0__PC CYREG_IO_PC_PRT15_PC1
#define NEOMOTE_1_TX_Pin__0__PORT 15u
#define NEOMOTE_1_TX_Pin__0__SHIFT 1
#define NEOMOTE_1_TX_Pin__AG CYREG_PRT15_AG
#define NEOMOTE_1_TX_Pin__AMUX CYREG_PRT15_AMUX
#define NEOMOTE_1_TX_Pin__BIE CYREG_PRT15_BIE
#define NEOMOTE_1_TX_Pin__BIT_MASK CYREG_PRT15_BIT_MASK
#define NEOMOTE_1_TX_Pin__BYP CYREG_PRT15_BYP
#define NEOMOTE_1_TX_Pin__CTL CYREG_PRT15_CTL
#define NEOMOTE_1_TX_Pin__DM0 CYREG_PRT15_DM0
#define NEOMOTE_1_TX_Pin__DM1 CYREG_PRT15_DM1
#define NEOMOTE_1_TX_Pin__DM2 CYREG_PRT15_DM2
#define NEOMOTE_1_TX_Pin__DR CYREG_PRT15_DR
#define NEOMOTE_1_TX_Pin__INP_DIS CYREG_PRT15_INP_DIS
#define NEOMOTE_1_TX_Pin__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define NEOMOTE_1_TX_Pin__LCD_EN CYREG_PRT15_LCD_EN
#define NEOMOTE_1_TX_Pin__MASK 0x02u
#define NEOMOTE_1_TX_Pin__PORT 15u
#define NEOMOTE_1_TX_Pin__PRT CYREG_PRT15_PRT
#define NEOMOTE_1_TX_Pin__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define NEOMOTE_1_TX_Pin__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define NEOMOTE_1_TX_Pin__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define NEOMOTE_1_TX_Pin__PS CYREG_PRT15_PS
#define NEOMOTE_1_TX_Pin__SHIFT 1
#define NEOMOTE_1_TX_Pin__SLW CYREG_PRT15_SLW

/* modem_power_pin */
#define modem_power_pin__0__MASK 0x04u
#define modem_power_pin__0__PC CYREG_PRT12_PC2
#define modem_power_pin__0__PORT 12u
#define modem_power_pin__0__SHIFT 2
#define modem_power_pin__AG CYREG_PRT12_AG
#define modem_power_pin__BIE CYREG_PRT12_BIE
#define modem_power_pin__BIT_MASK CYREG_PRT12_BIT_MASK
#define modem_power_pin__BYP CYREG_PRT12_BYP
#define modem_power_pin__DM0 CYREG_PRT12_DM0
#define modem_power_pin__DM1 CYREG_PRT12_DM1
#define modem_power_pin__DM2 CYREG_PRT12_DM2
#define modem_power_pin__DR CYREG_PRT12_DR
#define modem_power_pin__INP_DIS CYREG_PRT12_INP_DIS
#define modem_power_pin__MASK 0x04u
#define modem_power_pin__PORT 12u
#define modem_power_pin__PRT CYREG_PRT12_PRT
#define modem_power_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define modem_power_pin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define modem_power_pin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define modem_power_pin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define modem_power_pin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define modem_power_pin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define modem_power_pin__PS CYREG_PRT12_PS
#define modem_power_pin__SHIFT 2
#define modem_power_pin__SIO_CFG CYREG_PRT12_SIO_CFG
#define modem_power_pin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define modem_power_pin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define modem_power_pin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define modem_power_pin__SLW CYREG_PRT12_SLW

/* modem_reset_pin */
#define modem_reset_pin__0__MASK 0x80u
#define modem_reset_pin__0__PC CYREG_PRT3_PC7
#define modem_reset_pin__0__PORT 3u
#define modem_reset_pin__0__SHIFT 7
#define modem_reset_pin__AG CYREG_PRT3_AG
#define modem_reset_pin__AMUX CYREG_PRT3_AMUX
#define modem_reset_pin__BIE CYREG_PRT3_BIE
#define modem_reset_pin__BIT_MASK CYREG_PRT3_BIT_MASK
#define modem_reset_pin__BYP CYREG_PRT3_BYP
#define modem_reset_pin__CTL CYREG_PRT3_CTL
#define modem_reset_pin__DM0 CYREG_PRT3_DM0
#define modem_reset_pin__DM1 CYREG_PRT3_DM1
#define modem_reset_pin__DM2 CYREG_PRT3_DM2
#define modem_reset_pin__DR CYREG_PRT3_DR
#define modem_reset_pin__INP_DIS CYREG_PRT3_INP_DIS
#define modem_reset_pin__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define modem_reset_pin__LCD_EN CYREG_PRT3_LCD_EN
#define modem_reset_pin__MASK 0x80u
#define modem_reset_pin__PORT 3u
#define modem_reset_pin__PRT CYREG_PRT3_PRT
#define modem_reset_pin__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define modem_reset_pin__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define modem_reset_pin__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define modem_reset_pin__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define modem_reset_pin__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define modem_reset_pin__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define modem_reset_pin__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define modem_reset_pin__PS CYREG_PRT3_PS
#define modem_reset_pin__SHIFT 7
#define modem_reset_pin__SLW CYREG_PRT3_SLW

/* NEOMOTE_1_pwr_1 */
#define NEOMOTE_1_pwr_1__0__MASK 0x08u
#define NEOMOTE_1_pwr_1__0__PC CYREG_PRT2_PC3
#define NEOMOTE_1_pwr_1__0__PORT 2u
#define NEOMOTE_1_pwr_1__0__SHIFT 3
#define NEOMOTE_1_pwr_1__AG CYREG_PRT2_AG
#define NEOMOTE_1_pwr_1__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_pwr_1__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_pwr_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_pwr_1__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_pwr_1__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_pwr_1__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_pwr_1__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_pwr_1__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_pwr_1__DR CYREG_PRT2_DR
#define NEOMOTE_1_pwr_1__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_pwr_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_pwr_1__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_pwr_1__MASK 0x08u
#define NEOMOTE_1_pwr_1__PORT 2u
#define NEOMOTE_1_pwr_1__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_pwr_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_pwr_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_pwr_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_pwr_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_pwr_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_pwr_1__PS CYREG_PRT2_PS
#define NEOMOTE_1_pwr_1__SHIFT 3
#define NEOMOTE_1_pwr_1__SLW CYREG_PRT2_SLW

/* NEOMOTE_1_TimeN */
#define NEOMOTE_1_TimeN__0__MASK 0x80u
#define NEOMOTE_1_TimeN__0__PC CYREG_PRT2_PC7
#define NEOMOTE_1_TimeN__0__PORT 2u
#define NEOMOTE_1_TimeN__0__SHIFT 7
#define NEOMOTE_1_TimeN__AG CYREG_PRT2_AG
#define NEOMOTE_1_TimeN__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_TimeN__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_TimeN__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_TimeN__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_TimeN__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_TimeN__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_TimeN__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_TimeN__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_TimeN__DR CYREG_PRT2_DR
#define NEOMOTE_1_TimeN__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_TimeN__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_TimeN__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_TimeN__MASK 0x80u
#define NEOMOTE_1_TimeN__PORT 2u
#define NEOMOTE_1_TimeN__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_TimeN__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_TimeN__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_TimeN__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_TimeN__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_TimeN__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_TimeN__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_TimeN__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_TimeN__PS CYREG_PRT2_PS
#define NEOMOTE_1_TimeN__SHIFT 7
#define NEOMOTE_1_TimeN__SLW CYREG_PRT2_SLW

/* uart_solinst_rx */
#define uart_solinst_rx__0__MASK 0x02u
#define uart_solinst_rx__0__PC CYREG_PRT4_PC1
#define uart_solinst_rx__0__PORT 4u
#define uart_solinst_rx__0__SHIFT 1
#define uart_solinst_rx__AG CYREG_PRT4_AG
#define uart_solinst_rx__AMUX CYREG_PRT4_AMUX
#define uart_solinst_rx__BIE CYREG_PRT4_BIE
#define uart_solinst_rx__BIT_MASK CYREG_PRT4_BIT_MASK
#define uart_solinst_rx__BYP CYREG_PRT4_BYP
#define uart_solinst_rx__CTL CYREG_PRT4_CTL
#define uart_solinst_rx__DM0 CYREG_PRT4_DM0
#define uart_solinst_rx__DM1 CYREG_PRT4_DM1
#define uart_solinst_rx__DM2 CYREG_PRT4_DM2
#define uart_solinst_rx__DR CYREG_PRT4_DR
#define uart_solinst_rx__INP_DIS CYREG_PRT4_INP_DIS
#define uart_solinst_rx__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define uart_solinst_rx__LCD_EN CYREG_PRT4_LCD_EN
#define uart_solinst_rx__MASK 0x02u
#define uart_solinst_rx__PORT 4u
#define uart_solinst_rx__PRT CYREG_PRT4_PRT
#define uart_solinst_rx__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define uart_solinst_rx__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define uart_solinst_rx__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define uart_solinst_rx__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define uart_solinst_rx__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define uart_solinst_rx__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define uart_solinst_rx__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define uart_solinst_rx__PS CYREG_PRT4_PS
#define uart_solinst_rx__SHIFT 1
#define uart_solinst_rx__SLW CYREG_PRT4_SLW

/* uart_solinst_tx */
#define uart_solinst_tx__0__MASK 0x01u
#define uart_solinst_tx__0__PC CYREG_PRT4_PC0
#define uart_solinst_tx__0__PORT 4u
#define uart_solinst_tx__0__SHIFT 0
#define uart_solinst_tx__AG CYREG_PRT4_AG
#define uart_solinst_tx__AMUX CYREG_PRT4_AMUX
#define uart_solinst_tx__BIE CYREG_PRT4_BIE
#define uart_solinst_tx__BIT_MASK CYREG_PRT4_BIT_MASK
#define uart_solinst_tx__BYP CYREG_PRT4_BYP
#define uart_solinst_tx__CTL CYREG_PRT4_CTL
#define uart_solinst_tx__DM0 CYREG_PRT4_DM0
#define uart_solinst_tx__DM1 CYREG_PRT4_DM1
#define uart_solinst_tx__DM2 CYREG_PRT4_DM2
#define uart_solinst_tx__DR CYREG_PRT4_DR
#define uart_solinst_tx__INP_DIS CYREG_PRT4_INP_DIS
#define uart_solinst_tx__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define uart_solinst_tx__LCD_EN CYREG_PRT4_LCD_EN
#define uart_solinst_tx__MASK 0x01u
#define uart_solinst_tx__PORT 4u
#define uart_solinst_tx__PRT CYREG_PRT4_PRT
#define uart_solinst_tx__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define uart_solinst_tx__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define uart_solinst_tx__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define uart_solinst_tx__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define uart_solinst_tx__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define uart_solinst_tx__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define uart_solinst_tx__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define uart_solinst_tx__PS CYREG_PRT4_PS
#define uart_solinst_tx__SHIFT 0
#define uart_solinst_tx__SLW CYREG_PRT4_SLW

/* emFile_1_miso0 */
#define emFile_1_miso0__0__MASK 0x08u
#define emFile_1_miso0__0__PC CYREG_PRT6_PC3
#define emFile_1_miso0__0__PORT 6u
#define emFile_1_miso0__0__SHIFT 3
#define emFile_1_miso0__AG CYREG_PRT6_AG
#define emFile_1_miso0__AMUX CYREG_PRT6_AMUX
#define emFile_1_miso0__BIE CYREG_PRT6_BIE
#define emFile_1_miso0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_miso0__BYP CYREG_PRT6_BYP
#define emFile_1_miso0__CTL CYREG_PRT6_CTL
#define emFile_1_miso0__DM0 CYREG_PRT6_DM0
#define emFile_1_miso0__DM1 CYREG_PRT6_DM1
#define emFile_1_miso0__DM2 CYREG_PRT6_DM2
#define emFile_1_miso0__DR CYREG_PRT6_DR
#define emFile_1_miso0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_miso0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_miso0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_miso0__MASK 0x08u
#define emFile_1_miso0__PORT 6u
#define emFile_1_miso0__PRT CYREG_PRT6_PRT
#define emFile_1_miso0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_miso0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_miso0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_miso0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_miso0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_miso0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_miso0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_miso0__PS CYREG_PRT6_PS
#define emFile_1_miso0__SHIFT 3
#define emFile_1_miso0__SLW CYREG_PRT6_SLW

/* emFile_1_mosi0 */
#define emFile_1_mosi0__0__MASK 0x02u
#define emFile_1_mosi0__0__PC CYREG_PRT6_PC1
#define emFile_1_mosi0__0__PORT 6u
#define emFile_1_mosi0__0__SHIFT 1
#define emFile_1_mosi0__AG CYREG_PRT6_AG
#define emFile_1_mosi0__AMUX CYREG_PRT6_AMUX
#define emFile_1_mosi0__BIE CYREG_PRT6_BIE
#define emFile_1_mosi0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_mosi0__BYP CYREG_PRT6_BYP
#define emFile_1_mosi0__CTL CYREG_PRT6_CTL
#define emFile_1_mosi0__DM0 CYREG_PRT6_DM0
#define emFile_1_mosi0__DM1 CYREG_PRT6_DM1
#define emFile_1_mosi0__DM2 CYREG_PRT6_DM2
#define emFile_1_mosi0__DR CYREG_PRT6_DR
#define emFile_1_mosi0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_mosi0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_mosi0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_mosi0__MASK 0x02u
#define emFile_1_mosi0__PORT 6u
#define emFile_1_mosi0__PRT CYREG_PRT6_PRT
#define emFile_1_mosi0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_mosi0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_mosi0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_mosi0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_mosi0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_mosi0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_mosi0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_mosi0__PS CYREG_PRT6_PS
#define emFile_1_mosi0__SHIFT 1
#define emFile_1_mosi0__SLW CYREG_PRT6_SLW

/* emFile_1_sclk0 */
#define emFile_1_sclk0__0__MASK 0x04u
#define emFile_1_sclk0__0__PC CYREG_PRT6_PC2
#define emFile_1_sclk0__0__PORT 6u
#define emFile_1_sclk0__0__SHIFT 2
#define emFile_1_sclk0__AG CYREG_PRT6_AG
#define emFile_1_sclk0__AMUX CYREG_PRT6_AMUX
#define emFile_1_sclk0__BIE CYREG_PRT6_BIE
#define emFile_1_sclk0__BIT_MASK CYREG_PRT6_BIT_MASK
#define emFile_1_sclk0__BYP CYREG_PRT6_BYP
#define emFile_1_sclk0__CTL CYREG_PRT6_CTL
#define emFile_1_sclk0__DM0 CYREG_PRT6_DM0
#define emFile_1_sclk0__DM1 CYREG_PRT6_DM1
#define emFile_1_sclk0__DM2 CYREG_PRT6_DM2
#define emFile_1_sclk0__DR CYREG_PRT6_DR
#define emFile_1_sclk0__INP_DIS CYREG_PRT6_INP_DIS
#define emFile_1_sclk0__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define emFile_1_sclk0__LCD_EN CYREG_PRT6_LCD_EN
#define emFile_1_sclk0__MASK 0x04u
#define emFile_1_sclk0__PORT 6u
#define emFile_1_sclk0__PRT CYREG_PRT6_PRT
#define emFile_1_sclk0__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define emFile_1_sclk0__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define emFile_1_sclk0__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define emFile_1_sclk0__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define emFile_1_sclk0__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define emFile_1_sclk0__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define emFile_1_sclk0__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define emFile_1_sclk0__PS CYREG_PRT6_PS
#define emFile_1_sclk0__SHIFT 2
#define emFile_1_sclk0__SLW CYREG_PRT6_SLW

/* isr_SleepTimer */
#define isr_SleepTimer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SleepTimer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SleepTimer__INTC_MASK 0x08u
#define isr_SleepTimer__INTC_NUMBER 3u
#define isr_SleepTimer__INTC_PRIOR_NUM 7u
#define isr_SleepTimer__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_SleepTimer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SleepTimer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_1_IRQ */
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* NEOMOTE_1_pwr */
#define NEOMOTE_1_pwr__0__MASK 0x10u
#define NEOMOTE_1_pwr__0__PC CYREG_PRT2_PC4
#define NEOMOTE_1_pwr__0__PORT 2u
#define NEOMOTE_1_pwr__0__SHIFT 4
#define NEOMOTE_1_pwr__AG CYREG_PRT2_AG
#define NEOMOTE_1_pwr__AMUX CYREG_PRT2_AMUX
#define NEOMOTE_1_pwr__BIE CYREG_PRT2_BIE
#define NEOMOTE_1_pwr__BIT_MASK CYREG_PRT2_BIT_MASK
#define NEOMOTE_1_pwr__BYP CYREG_PRT2_BYP
#define NEOMOTE_1_pwr__CTL CYREG_PRT2_CTL
#define NEOMOTE_1_pwr__DM0 CYREG_PRT2_DM0
#define NEOMOTE_1_pwr__DM1 CYREG_PRT2_DM1
#define NEOMOTE_1_pwr__DM2 CYREG_PRT2_DM2
#define NEOMOTE_1_pwr__DR CYREG_PRT2_DR
#define NEOMOTE_1_pwr__INP_DIS CYREG_PRT2_INP_DIS
#define NEOMOTE_1_pwr__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define NEOMOTE_1_pwr__LCD_EN CYREG_PRT2_LCD_EN
#define NEOMOTE_1_pwr__MASK 0x10u
#define NEOMOTE_1_pwr__PORT 2u
#define NEOMOTE_1_pwr__PRT CYREG_PRT2_PRT
#define NEOMOTE_1_pwr__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define NEOMOTE_1_pwr__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define NEOMOTE_1_pwr__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define NEOMOTE_1_pwr__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define NEOMOTE_1_pwr__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define NEOMOTE_1_pwr__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define NEOMOTE_1_pwr__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define NEOMOTE_1_pwr__PS CYREG_PRT2_PS
#define NEOMOTE_1_pwr__SHIFT 4
#define NEOMOTE_1_pwr__SLW CYREG_PRT2_SLW

/* uart_IntClock */
#define uart_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define uart_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define uart_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define uart_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define uart_IntClock__INDEX 0x01u
#define uart_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define uart_IntClock__PM_ACT_MSK 0x02u
#define uart_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define uart_IntClock__PM_STBY_MSK 0x02u

/* BottleCount */
#define BottleCount_sts_sts_reg__0__MASK 0x01u
#define BottleCount_sts_sts_reg__0__POS 0
#define BottleCount_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define BottleCount_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define BottleCount_sts_sts_reg__1__MASK 0x02u
#define BottleCount_sts_sts_reg__1__POS 1
#define BottleCount_sts_sts_reg__2__MASK 0x04u
#define BottleCount_sts_sts_reg__2__POS 2
#define BottleCount_sts_sts_reg__3__MASK 0x08u
#define BottleCount_sts_sts_reg__3__POS 3
#define BottleCount_sts_sts_reg__4__MASK 0x10u
#define BottleCount_sts_sts_reg__4__POS 4
#define BottleCount_sts_sts_reg__5__MASK 0x20u
#define BottleCount_sts_sts_reg__5__POS 5
#define BottleCount_sts_sts_reg__6__MASK 0x40u
#define BottleCount_sts_sts_reg__6__POS 6
#define BottleCount_sts_sts_reg__7__MASK 0x80u
#define BottleCount_sts_sts_reg__7__POS 7
#define BottleCount_sts_sts_reg__MASK 0xFFu
#define BottleCount_sts_sts_reg__MASK_REG CYREG_B1_UDB06_MSK
#define BottleCount_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define BottleCount_sts_sts_reg__STATUS_REG CYREG_B1_UDB06_ST

/* isr_byte_rx */
#define isr_byte_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_byte_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_byte_rx__INTC_MASK 0x40u
#define isr_byte_rx__INTC_NUMBER 6u
#define isr_byte_rx__INTC_PRIOR_NUM 7u
#define isr_byte_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_byte_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_byte_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SlowClock_1 */
#define SlowClock_1__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define SlowClock_1__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define SlowClock_1__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define SlowClock_1__CFG2_SRC_SEL_MASK 0x07u
#define SlowClock_1__INDEX 0x06u
#define SlowClock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SlowClock_1__PM_ACT_MSK 0x40u
#define SlowClock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SlowClock_1__PM_STBY_MSK 0x40u

/* uart_BUART */
#define uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define uart_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define uart_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define uart_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define uart_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define uart_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define uart_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define uart_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define uart_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define uart_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define uart_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define uart_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define uart_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define uart_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define uart_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define uart_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define uart_BUART_sRX_RxSts__3__MASK 0x08u
#define uart_BUART_sRX_RxSts__3__POS 3
#define uart_BUART_sRX_RxSts__4__MASK 0x10u
#define uart_BUART_sRX_RxSts__4__POS 4
#define uart_BUART_sRX_RxSts__5__MASK 0x20u
#define uart_BUART_sRX_RxSts__5__POS 5
#define uart_BUART_sRX_RxSts__MASK 0x38u
#define uart_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB11_MSK
#define uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define uart_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB11_ST
#define uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define uart_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define uart_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB07_A0
#define uart_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB07_A1
#define uart_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define uart_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB07_D0
#define uart_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB07_D1
#define uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define uart_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define uart_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB07_F0
#define uart_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB07_F1
#define uart_BUART_sTX_TxSts__0__MASK 0x01u
#define uart_BUART_sTX_TxSts__0__POS 0
#define uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define uart_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define uart_BUART_sTX_TxSts__1__MASK 0x02u
#define uart_BUART_sTX_TxSts__1__POS 1
#define uart_BUART_sTX_TxSts__2__MASK 0x04u
#define uart_BUART_sTX_TxSts__2__POS 2
#define uart_BUART_sTX_TxSts__3__MASK 0x08u
#define uart_BUART_sTX_TxSts__3__POS 3
#define uart_BUART_sTX_TxSts__MASK 0x0Fu
#define uart_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB07_MSK
#define uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define uart_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB07_ST
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB06_A0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB06_A1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB06_D0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB06_D1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB06_F0
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB06_F1
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define uart_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL

/* SlowClock */
#define SlowClock__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define SlowClock__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define SlowClock__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define SlowClock__CFG2_SRC_SEL_MASK 0x07u
#define SlowClock__INDEX 0x05u
#define SlowClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SlowClock__PM_ACT_MSK 0x20u
#define SlowClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SlowClock__PM_STBY_MSK 0x20u

/* uart_rx */
#define uart_rx__0__MASK 0x08u
#define uart_rx__0__PC CYREG_PRT5_PC3
#define uart_rx__0__PORT 5u
#define uart_rx__0__SHIFT 3
#define uart_rx__AG CYREG_PRT5_AG
#define uart_rx__AMUX CYREG_PRT5_AMUX
#define uart_rx__BIE CYREG_PRT5_BIE
#define uart_rx__BIT_MASK CYREG_PRT5_BIT_MASK
#define uart_rx__BYP CYREG_PRT5_BYP
#define uart_rx__CTL CYREG_PRT5_CTL
#define uart_rx__DM0 CYREG_PRT5_DM0
#define uart_rx__DM1 CYREG_PRT5_DM1
#define uart_rx__DM2 CYREG_PRT5_DM2
#define uart_rx__DR CYREG_PRT5_DR
#define uart_rx__INP_DIS CYREG_PRT5_INP_DIS
#define uart_rx__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define uart_rx__LCD_EN CYREG_PRT5_LCD_EN
#define uart_rx__MASK 0x08u
#define uart_rx__PORT 5u
#define uart_rx__PRT CYREG_PRT5_PRT
#define uart_rx__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define uart_rx__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define uart_rx__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define uart_rx__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define uart_rx__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define uart_rx__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define uart_rx__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define uart_rx__PS CYREG_PRT5_PS
#define uart_rx__SHIFT 3
#define uart_rx__SLW CYREG_PRT5_SLW

/* uart_tx */
#define uart_tx__0__MASK 0x04u
#define uart_tx__0__PC CYREG_PRT1_PC2
#define uart_tx__0__PORT 1u
#define uart_tx__0__SHIFT 2
#define uart_tx__AG CYREG_PRT1_AG
#define uart_tx__AMUX CYREG_PRT1_AMUX
#define uart_tx__BIE CYREG_PRT1_BIE
#define uart_tx__BIT_MASK CYREG_PRT1_BIT_MASK
#define uart_tx__BYP CYREG_PRT1_BYP
#define uart_tx__CTL CYREG_PRT1_CTL
#define uart_tx__DM0 CYREG_PRT1_DM0
#define uart_tx__DM1 CYREG_PRT1_DM1
#define uart_tx__DM2 CYREG_PRT1_DM2
#define uart_tx__DR CYREG_PRT1_DR
#define uart_tx__INP_DIS CYREG_PRT1_INP_DIS
#define uart_tx__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define uart_tx__LCD_EN CYREG_PRT1_LCD_EN
#define uart_tx__MASK 0x04u
#define uart_tx__PORT 1u
#define uart_tx__PRT CYREG_PRT1_PRT
#define uart_tx__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define uart_tx__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define uart_tx__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define uart_tx__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define uart_tx__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define uart_tx__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define uart_tx__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define uart_tx__PS CYREG_PRT1_PS
#define uart_tx__SHIFT 2
#define uart_tx__SLW CYREG_PRT1_SLW

/* VBAT_EN */
#define VBAT_EN__0__MASK 0x80u
#define VBAT_EN__0__PC CYREG_PRT12_PC7
#define VBAT_EN__0__PORT 12u
#define VBAT_EN__0__SHIFT 7
#define VBAT_EN__AG CYREG_PRT12_AG
#define VBAT_EN__BIE CYREG_PRT12_BIE
#define VBAT_EN__BIT_MASK CYREG_PRT12_BIT_MASK
#define VBAT_EN__BYP CYREG_PRT12_BYP
#define VBAT_EN__DM0 CYREG_PRT12_DM0
#define VBAT_EN__DM1 CYREG_PRT12_DM1
#define VBAT_EN__DM2 CYREG_PRT12_DM2
#define VBAT_EN__DR CYREG_PRT12_DR
#define VBAT_EN__INP_DIS CYREG_PRT12_INP_DIS
#define VBAT_EN__MASK 0x80u
#define VBAT_EN__PORT 12u
#define VBAT_EN__PRT CYREG_PRT12_PRT
#define VBAT_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define VBAT_EN__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define VBAT_EN__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define VBAT_EN__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define VBAT_EN__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define VBAT_EN__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define VBAT_EN__PS CYREG_PRT12_PS
#define VBAT_EN__SHIFT 7
#define VBAT_EN__SIO_CFG CYREG_PRT12_SIO_CFG
#define VBAT_EN__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define VBAT_EN__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define VBAT_EN__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define VBAT_EN__SLW CYREG_PRT12_SLW

/* Vbat */
#define Vbat__0__MASK 0x20u
#define Vbat__0__PC CYREG_PRT5_PC5
#define Vbat__0__PORT 5u
#define Vbat__0__SHIFT 5
#define Vbat__AG CYREG_PRT5_AG
#define Vbat__AMUX CYREG_PRT5_AMUX
#define Vbat__BIE CYREG_PRT5_BIE
#define Vbat__BIT_MASK CYREG_PRT5_BIT_MASK
#define Vbat__BYP CYREG_PRT5_BYP
#define Vbat__CTL CYREG_PRT5_CTL
#define Vbat__DM0 CYREG_PRT5_DM0
#define Vbat__DM1 CYREG_PRT5_DM1
#define Vbat__DM2 CYREG_PRT5_DM2
#define Vbat__DR CYREG_PRT5_DR
#define Vbat__INP_DIS CYREG_PRT5_INP_DIS
#define Vbat__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Vbat__LCD_EN CYREG_PRT5_LCD_EN
#define Vbat__MASK 0x20u
#define Vbat__PORT 5u
#define Vbat__PRT CYREG_PRT5_PRT
#define Vbat__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Vbat__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Vbat__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Vbat__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Vbat__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Vbat__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Vbat__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Vbat__PS CYREG_PRT5_PS
#define Vbat__SHIFT 5
#define Vbat__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000081E7u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 5
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
