library ieee;
use ieee.std_logic_1164.all;
entity Fulladder_struct is 
port(a,b,cin : in std_logic;
sum,cout: out std_logic);
end Fulladder_struct;
architecture FA_S_arch of Fulladder_struct is 
component H_A is 
port (a,b: in std_logic;
      s,c: out std_logic);
end component;
signal s1,c1,c2:std_logic;
begin
HA1: H_A port map (a,b,s1,c1);
HA2: H_A port map (s1,cin,sum,c2);
cout<=c1 or c2;
end FA_S_arch;