Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,107
design__inferred_latch__count,0
design__instance__count,3841
design__instance__area,27532.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003743694396689534
power__switching__total,0.0001503750099800527
power__leakage__total,2.4035696100099813E-8
power__total,0.0005247684894129634
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4708827905323286
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4772172792007815
timing__hold__ws__corner:nom_tt_025C_1v80,0.3305260603213052
timing__setup__ws__corner:nom_tt_025C_1v80,29.865771145946702
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.330526
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,29.865770
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6383278530872917
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6490994592214516
timing__hold__ws__corner:nom_ss_100C_1v60,0.8805620926105885
timing__setup__ws__corner:nom_ss_100C_1v60,20.750942884685905
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.880562
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,20.750942
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.40195184429698955
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.40563656359762895
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12040763171769603
timing__setup__ws__corner:nom_ff_n40C_1v95,30.89485377196618
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.120408
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,33.263416
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,18
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.39768836571724464
clock__skew__worst_setup,0.4015201895728073
timing__hold__ws,0.11667472873642516
timing__setup__ws,20.487651266503605
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.116675
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,20.487652
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3841
design__instance__area__stdcell,27532.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.803748
design__instance__utilization__stdcell,0.803748
design__instance__count__class:buffer,2
design__instance__count__class:inverter,83
design__instance__count__class:sequential_cell,229
design__instance__count__class:multi_input_combinational_cell,2855
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1726
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,57213.4
design__violations,0
design__instance__count__class:timing_repair_buffer,168
design__instance__count__class:clock_buffer,28
design__instance__count__class:clock_inverter,20
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,42
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,3382
route__net__special,2
route__drc_errors__iter:1,1631
route__wirelength__iter:1,64791
route__drc_errors__iter:2,974
route__wirelength__iter:2,63882
route__drc_errors__iter:3,814
route__wirelength__iter:3,63590
route__drc_errors__iter:4,91
route__wirelength__iter:4,63531
route__drc_errors__iter:5,6
route__wirelength__iter:5,63576
route__drc_errors__iter:6,0
route__wirelength__iter:6,63576
route__drc_errors,0
route__wirelength,63576
route__vias,23948
route__vias__singlecut,23948
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,424.07
timing__unannotated_net__count__corner:nom_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4650092942323135
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.47129201875077925
timing__hold__ws__corner:min_tt_025C_1v80,0.32382702991240675
timing__setup__ws__corner:min_tt_025C_1v80,29.99240407589529
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.323827
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,29.992405
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6286747966820762
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6385939735538206
timing__hold__ws__corner:min_ss_100C_1v60,0.8710881151843098
timing__setup__ws__corner:min_ss_100C_1v60,20.939526261160655
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871088
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,20.939526
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.39768836571724464
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4015201895728073
timing__hold__ws__corner:min_ff_n40C_1v95,0.11667472873642516
timing__setup__ws__corner:min_ff_n40C_1v95,30.912826950975546
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.116675
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,33.341530
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.47865468499141633
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4838659609940893
timing__hold__ws__corner:max_tt_025C_1v80,0.3374419728041981
timing__setup__ws__corner:max_tt_025C_1v80,29.7205042322258
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.337442
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,29.720505
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,18
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.6502472078167697
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.6608588308085566
timing__hold__ws__corner:max_ss_100C_1v60,0.892682952824735
timing__setup__ws__corner:max_ss_100C_1v60,20.487651266503605
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.892683
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,20.487652
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.408548817451463
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.41045273897023926
timing__hold__ws__corner:max_ff_n40C_1v95,0.12486428910918922
timing__setup__ws__corner:max_ff_n40C_1v95,30.876116759494266
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.124864
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,33.165428
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000446392
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000428029
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000416262
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000428029
design_powergrid__voltage__worst,0.0000428029
design_powergrid__voltage__worst__net:VPWR,1.79996
design_powergrid__drop__worst,0.0000446392
design_powergrid__drop__worst__net:VPWR,0.0000446392
design_powergrid__voltage__worst__net:VGND,0.0000428029
design_powergrid__drop__worst__net:VGND,0.0000428029
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000004109999999999999612844414631496192669146694242954254150390625
ir__drop__worst,0.000044599999999999999887589918756702900282107293605804443359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
