Search.setIndex({"docnames": ["index", "install", "mult-2b-aig", "mult-2b-mapped", "tutorial_toy"], "filenames": ["index.rst", "install.rst", "mult-2b-aig.rst", "mult-2b-mapped.rst", "tutorial_toy.rst"], "titles": ["Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning on RTL Designs", "Installations", "Tutorial Toy Example 1", "Tutorial Toy Example 2", "Tutorials"], "terms": {"A": 4, "framework": [], "graph": [], "learn": [], "rtl": 4, "design": 4, "setup": [], "toi": 0, "exampl": 0, "tutori": 0, "1": [0, 4], "2": [0, 4], "bit": 0, "multipli": 0, "And": 0, "inv": 0, "aig": [0, 4], "represent": 0, "technologi": [0, 4], "map": [0, 4], "netlist": 0, "index": [], "modul": 4, "search": [], "page": 4, "author": [2, 3], "cunxi": [0, 2, 3], "yu": [0, 2, 3], "thi": [2, 3, 4], "i": [2, 3, 4], "an": [2, 3, 4], "intefac": [2, 3], "01": [2, 3], "read": [2, 3], "blif": 2, "hierarchi": 2, "reader": 2, "flatten": 2, "10": [2, 3], "instanc": 2, "logic": 2, "box": 2, "left": 2, "0": [2, 3], "black": 2, "02": [2, 3], "strash": 2, "03": 2, "write_edgelist": [2, 3], "writeedgelist": [2, 3], "http": [0, 1, 2, 3], "github": [0, 1, 2, 3], "com": [0, 1, 2, 3], "ycunxi": [0, 1, 2, 3], "start": [2, 3], "write": [2, 3], "04": [2, 3], "h": [2, 3], "usag": [2, 3], "n": [2, 3], "network": [2, 3], "part": [2, 3], "pytorch": [2, 3], "geometr": [2, 3], "more": [2, 3], "detail": [2, 3], "toggl": [2, 3], "keep": [2, 3], "origin": [2, 3], "name": [2, 3], "default": [2, 3], "fals": [2, 3], "print": [2, 3], "help": [2, 3], "massag": [2, 3], "extens": [2, 3], "specif": 2, "here": [2, 4], "pi": [2, 3], "po": [2, 3], "ar": 2, "hash": 2, "from": [2, 3], "id": 2, "8": [2, 3], "a0": [2, 4], "9": [2, 3], "b0": [2, 4], "b1": [2, 4], "11": [2, 3], "a1": [2, 4], "4": [2, 3], "12": [2, 3], "m0": [2, 4], "23": [2, 3], "5": [2, 3], "m1": [2, 4], "24": [2, 3], "6": [2, 3], "m2": [2, 4], "25": [2, 3], "7": [2, 3], "m3": [2, 4], "26": [2, 3], "note": 2, "node": 2, "have": 2, "pin": 2, "2nd": 2, "valu": 2, "other": 2, "benchmark": [2, 3], "dump": [2, 3], "beta": [2, 3], "multi2": [2, 3, 4], "sun": [2, 3], "apr": [2, 3], "17": 2, "50": 2, "2023": [2, 3], "00": [2, 3], "27": [2, 3], "28": [2, 3], "29": [2, 3], "30": [2, 3], "31": [2, 3], "32": [2, 3], "For": 2, "one": 2, "path": 2, "solid": 2, "edg": 2, "7nm_lvt_ff": [3, 4], "lib": [3, 4], "librari": 3, "asap7_7nm_lvt_ff": 3, "ha": 3, "159": 3, "cell": 3, "skip": 3, "seq": 3, "tri": 3, "state": 3, "func": 3, "dont_us": 3, "time": 3, "70": 3, "sec": 3, "warn": 3, "detect": 3, "multi": 3, "output": [3, 4], "gate": 3, "fax1_asap7_75t_l": 3, "m": 3, "v": [3, 4], "19": 3, "06": 3, "42": 3, "invx1_asap7_75t_l": [3, 4], "nor2xp33_asap7_75t_l": [3, 4], "and4x1_asap7_75t_l": [3, 4], "aoi22xp33_asap7_75t_l": [3, 4], "aoi211xp5_asap7_75t_l": [3, 4], "nor4xp25_asap7_75t_l": [3, 4], "make": 1, "sure": 1, "you": [1, 4], "compil": 1, "abc": [0, 1], "link": 1, "binari": 1, "work": 1, "folder": 1, "us": [1, 4], "ln": 1, "": [1, 4], "welcom": 4, "project": 4, "outlin": 4, "what": 4, "can": 4, "expect": 4, "find": 4, "repres": 4, "behavior": 4, "full": 4, "found": 4, "mult": [0, 4], "2b": [0, 4], "input": 4, "wire": 4, "new_multi2": 4, "x0_0_": 4, "x0_1_": 4, "x0_2_": 4, "x0_3_": 4, "y0_0_": 4, "y0_1_": 4, "y0_2_": 4, "y0_3_": 4, "y1_0_": 4, "y1_1_": 4, "y1_2_": 4, "y1_3_": 4, "add4": 4, "c_": 4, "new_n60_": 4, "new_n62_": 4, "new_n64_": 4, "assign": 4, "x2_0_": 4, "x2_1_": 4, "x2_2_": 4, "x2_3_": 4, "endmodul": 4, "circuit": 4, "new_n9_": 4, "new_n10_": 4, "new_n12_": 4, "new_n13_": 4, "new_n15_": 4, "new_n16_": 4, "g0": 4, "y": 4, "g1": 4, "g2": 4, "b": 4, "g3": 4, "c": 4, "d": 4, "g4": 4, "a2": 4, "b2": 4, "g5": 4, "g6": 4, "g7": 4, "g8": 4, "g9": 4, "instal": 0, "verilog": [1, 2, 3, 4], "pyg": [1, 2, 3, 4], "cd": 1, "j4": 1, "your_path": 1, "rc": 1, "step": 0, "process": 0, "check": 0, "edgelist": 0, "file": 0, "written": 0, "el": 0, "3": 0, "topologi": 0, "packag": 0, "sourc": 1, "contact": 0, "utah": 0, "edu": 0}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "verilog": 0, "pyg": 0, "": [], "document": [], "content": [], "indic": [], "tabl": [], "toi": [2, 3, 4], "exampl": [2, 3, 4], "1": [2, 3], "2": [2, 3], "bit": [2, 3], "multipli": [2, 3], "And": 2, "inv": 2, "graph": [0, 2], "aig": 2, "represent": [2, 3], "step": [2, 3], "process": [2, 3], "abc": [2, 3], "check": [2, 3], "edgelist": [2, 3], "file": [2, 3], "written": [2, 3], "mult": [2, 3], "2b": [2, 3], "el": [2, 3], "3": [2, 3], "topologi": [2, 3], "netlist": [2, 3], "technologi": 3, "map": 3, "A": 0, "framework": 0, "learn": 0, "rtl": 0, "design": 0, "setup": [], "tutori": [2, 3, 4], "instal": [1, 4], "packag": 1}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"Step 1: Process in ABC": [[3, "step-1-process-in-abc"], [2, "step-1-process-in-abc"]], "Step 2: Check edgelist file written (mult-2b.el)": [[3, "step-2-check-edgelist-file-written-mult-2b-el"], [2, "step-2-check-edgelist-file-written-mult-2b-el"]], "Step 3: Check the topology of the netlist": [[3, "step-3-check-the-topology-of-the-netlist"], [2, "step-3-check-the-topology-of-the-netlist"]], "Tutorial Toy Example 2": [[3, "tutorial-toy-example-2"]], "2-bit Multiplier technology mapped netlist representation": [[3, "bit-multiplier-technology-mapped-netlist-representation"]], "Installations": [[4, "installations"], [1, "installations"]], "Tutorials": [[4, "tutorials"]], "Toy example tutorials": [[4, "toy-example-tutorials"]], "Packages": [[1, "packages"]], "Welcome to Verilog-to-PyG \u2013 A framework for Graph Learning on RTL Designs": [[0, "welcome-to-verilog-to-pyg-a-framework-for-graph-learning-on-rtl-designs"]], "Tutorial Toy Example 1": [[2, "tutorial-toy-example-1"]], "2-bit Multiplier And-Inv-Graph (AIG) representation": [[2, "bit-multiplier-and-inv-graph-aig-representation"]]}, "indexentries": {}})