/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [10:0] _02_;
  wire [6:0] _03_;
  reg [13:0] _04_;
  reg [6:0] _05_;
  wire [3:0] _06_;
  reg [5:0] _07_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  wire [9:0] celloutsig_0_42z;
  wire [15:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire [6:0] celloutsig_0_53z;
  wire [25:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_60z;
  wire celloutsig_0_65z;
  wire [8:0] celloutsig_0_67z;
  wire [3:0] celloutsig_0_71z;
  wire [9:0] celloutsig_0_72z;
  wire [3:0] celloutsig_0_75z;
  wire [13:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [26:0] celloutsig_0_80z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_1z[1] ? celloutsig_1_5z : celloutsig_1_4z[2];
  assign celloutsig_0_22z = celloutsig_0_9z ? celloutsig_0_4z : celloutsig_0_0z[4];
  assign celloutsig_0_52z = ~celloutsig_0_28z[15];
  assign celloutsig_1_6z = ~celloutsig_1_4z[2];
  assign celloutsig_0_16z = ~celloutsig_0_12z;
  assign celloutsig_0_14z = ~((celloutsig_0_13z[5] | celloutsig_0_13z[2]) & celloutsig_0_0z[3]);
  assign celloutsig_0_29z = celloutsig_0_9z | ~(celloutsig_0_28z[17]);
  assign celloutsig_0_47z = celloutsig_0_7z | ~(celloutsig_0_40z);
  assign celloutsig_1_9z = celloutsig_1_1z[16] | ~(celloutsig_1_5z);
  assign celloutsig_1_18z = celloutsig_1_14z[2] | ~(celloutsig_1_4z[0]);
  assign celloutsig_0_1z = celloutsig_0_0z[3] | ~(in_data[75]);
  assign celloutsig_0_20z = celloutsig_0_7z | ~(celloutsig_0_12z);
  assign celloutsig_0_25z = celloutsig_0_1z | ~(celloutsig_0_3z[7]);
  assign celloutsig_0_10z = celloutsig_0_5z | celloutsig_0_3z[4];
  assign celloutsig_1_8z = ~(celloutsig_1_4z[2] ^ celloutsig_1_0z[0]);
  assign celloutsig_0_11z = ~(celloutsig_0_10z ^ celloutsig_0_1z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ celloutsig_0_9z);
  reg [6:0] _25_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 7'h00;
    else _25_ <= { celloutsig_0_3z[2:1], celloutsig_0_34z };
  assign { _01_, _03_[5:0] } = _25_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 14'h0000;
    else _04_ <= { celloutsig_0_13z[5:1], celloutsig_0_24z, celloutsig_0_1z, _01_, _03_[5:0] };
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _05_ <= 7'h00;
    else _05_ <= celloutsig_0_41z[7:1];
  reg [3:0] _28_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _28_ <= 4'h0;
    else _28_ <= { celloutsig_0_3z[9:8], celloutsig_0_5z, celloutsig_0_4z };
  assign { _00_, _06_[2:0] } = _28_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= in_data[13:8];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 11'h000;
    else _02_ <= { celloutsig_0_0z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_41z = { celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_31z } & celloutsig_0_18z[13:6];
  assign celloutsig_0_46z = { celloutsig_0_19z[10:1], celloutsig_0_9z, celloutsig_0_30z, celloutsig_0_35z } & { celloutsig_0_9z, celloutsig_0_37z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_33z, celloutsig_0_26z, celloutsig_0_42z };
  assign celloutsig_0_53z = _04_[10:4] & { celloutsig_0_41z[7:2], celloutsig_0_10z };
  assign celloutsig_0_80z = { celloutsig_0_53z[5:1], celloutsig_0_67z[8:4], celloutsig_0_67z[5], celloutsig_0_67z[2:0], _05_, celloutsig_0_14z, celloutsig_0_31z } / { 1'h1, celloutsig_0_18z[12:1], celloutsig_0_42z, celloutsig_0_75z };
  assign celloutsig_1_2z = { celloutsig_1_0z[10:4], celloutsig_1_0z } / { 1'h1, in_data[175:170], celloutsig_1_0z[10:1], in_data[96] };
  assign celloutsig_1_14z = { celloutsig_1_4z[6:0], celloutsig_1_13z, celloutsig_1_6z } / { 1'h1, celloutsig_1_2z[12:6], celloutsig_1_8z };
  assign celloutsig_0_24z = { _07_[5:2], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_12z } === { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:2], celloutsig_1_6z } > { celloutsig_1_11z[5:2], celloutsig_1_12z };
  assign celloutsig_0_8z = { in_data[35:33], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z, _00_, _06_[2:0], celloutsig_0_0z, celloutsig_0_1z, _00_, _06_[2:0] } < { in_data[57:39], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_13z[2:0], celloutsig_0_25z } < celloutsig_0_3z[10:7];
  assign celloutsig_0_0z = in_data[25:20] % { 1'h1, in_data[56:52] };
  assign celloutsig_0_42z = { celloutsig_0_28z[18:10], celloutsig_0_20z } % { 1'h1, celloutsig_0_13z[4:2], celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_35z, celloutsig_0_33z, celloutsig_0_4z };
  assign celloutsig_0_60z = { celloutsig_0_0z[3:2], celloutsig_0_39z, _00_, _06_[2:0] } % { 1'h1, _05_[5:0] };
  assign celloutsig_1_4z = { celloutsig_1_1z[6:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_1z[6:0] };
  assign celloutsig_1_19z = in_data[169:166] % { 1'h1, celloutsig_1_11z[3], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_0_28z = { in_data[83:70], celloutsig_0_25z, _00_, _06_[2:0] } % { 1'h1, celloutsig_0_19z, _00_, _06_[2:0], celloutsig_0_11z };
  assign celloutsig_0_31z = celloutsig_0_3z[6:2] * _07_[4:0];
  assign celloutsig_0_34z = { celloutsig_0_31z[3:0], celloutsig_0_32z } * { _06_[2:0], celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_71z = { _00_, _06_[2:0] } * celloutsig_0_3z[8:5];
  assign celloutsig_0_72z = { _04_[7], celloutsig_0_5z, celloutsig_0_41z } * { celloutsig_0_67z[7:4], celloutsig_0_67z[5], celloutsig_0_52z, celloutsig_0_71z };
  assign celloutsig_0_75z = { celloutsig_0_55z[21:20], celloutsig_0_23z, celloutsig_0_12z } * celloutsig_0_71z;
  assign celloutsig_0_18z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_0z } * { celloutsig_0_13z[1], celloutsig_0_12z, celloutsig_0_15z, _02_ };
  assign celloutsig_0_19z = in_data[19:7] * { in_data[29:18], celloutsig_0_7z };
  assign celloutsig_0_55z = in_data[61] ? { celloutsig_0_46z[10:2], _00_, _06_[2:0], celloutsig_0_8z, celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_47z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_13z } : { celloutsig_0_30z[2:0], celloutsig_0_25z, _07_, celloutsig_0_46z };
  assign celloutsig_0_7z = { in_data[44:42], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z } != in_data[40:24];
  assign celloutsig_0_79z = - { celloutsig_0_75z, celloutsig_0_72z };
  assign celloutsig_1_0z = ~ in_data[112:102];
  assign celloutsig_1_11z = ~ celloutsig_1_1z[7:0];
  assign celloutsig_0_37z = celloutsig_0_35z & celloutsig_0_18z[4];
  assign celloutsig_0_32z = | { celloutsig_0_24z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z[1:0] };
  assign celloutsig_0_35z = | celloutsig_0_0z;
  assign celloutsig_0_33z = ~^ { in_data[80:76], celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_21z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_19z[7:2], celloutsig_0_37z };
  assign celloutsig_0_48z = ~^ { celloutsig_0_19z[10:5], celloutsig_0_40z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_65z = ~^ { celloutsig_0_18z[11:10], celloutsig_0_60z, celloutsig_0_42z, celloutsig_0_48z, celloutsig_0_37z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_0z[5], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_26z = ~^ { celloutsig_0_19z[8:5], celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_24z };
  assign celloutsig_0_9z = ^ { in_data[74:70], celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[138:122] >>> { in_data[114:109], celloutsig_1_0z };
  assign celloutsig_0_13z = celloutsig_0_3z[6:1] >>> { celloutsig_0_3z[12:9], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_3z[5:2] ^ { celloutsig_0_28z[13:11], celloutsig_0_29z };
  assign celloutsig_0_3z = { in_data[91:84], celloutsig_0_0z } ^ in_data[15:2];
  assign celloutsig_0_50z = ~((celloutsig_0_42z[4] & celloutsig_0_23z) | celloutsig_0_8z);
  assign celloutsig_1_3z = ~((in_data[134] & celloutsig_1_0z[7]) | celloutsig_1_2z[3]);
  assign celloutsig_1_5z = ~((celloutsig_1_2z[15] & celloutsig_1_0z[5]) | celloutsig_1_1z[9]);
  assign celloutsig_0_39z = ~((celloutsig_0_33z & celloutsig_0_3z[8]) | (celloutsig_0_23z & celloutsig_0_14z));
  assign celloutsig_0_4z = ~((celloutsig_0_1z & in_data[17]) | (celloutsig_0_1z & _02_[1]));
  assign celloutsig_0_5z = ~((celloutsig_0_3z[1] & celloutsig_0_4z) | (_02_[9] & celloutsig_0_4z));
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_4z[2]) | (celloutsig_1_8z & celloutsig_1_0z[5]));
  assign celloutsig_0_21z = ~((celloutsig_0_10z & celloutsig_0_1z) | (celloutsig_0_14z & celloutsig_0_14z));
  assign celloutsig_0_23z = ~((celloutsig_0_18z[10] & celloutsig_0_21z) | (celloutsig_0_14z & _07_[3]));
  assign { celloutsig_0_67z[0], celloutsig_0_67z[8:5], celloutsig_0_67z[1], celloutsig_0_67z[4], celloutsig_0_67z[2] } = ~ { celloutsig_0_65z, celloutsig_0_60z[4:2], celloutsig_0_50z, celloutsig_0_39z, celloutsig_0_10z, celloutsig_0_4z };
  assign _03_[6] = _01_;
  assign _06_[3] = _00_;
  assign celloutsig_0_67z[3] = celloutsig_0_67z[5];
  assign { out_data[128], out_data[99:96], out_data[45:32], out_data[26:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_79z, celloutsig_0_80z };
endmodule
