* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Sep 13 2019 04:28:26

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  604
    LUTs:                 2342
    RAMs:                 0
    IOBs:                 18
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 2560/7680
        Combinational Logic Cells: 1956     out of   7680      25.4688%
        Sequential Logic Cells:    604      out of   7680      7.86458%
        Logic Tiles:               447      out of   960       46.5625%
    Registers: 
        Logic Registers:           604      out of   7680      7.86458%
        IO Registers:              7        out of   1280      0.546875
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               11       out of   63        17.4603%
        InOut Pins:                4        out of   63        6.34921%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 9        out of   18        50%
    Bank 1: 0        out of   15        0%
    Bank 0: 7        out of   17        41.1765%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    B2          Input      SB_LVCMOS    No       3        Simple Input                  CLK     
    D1          Input      SB_LVCMOS    No       3        Simple Input                  PIN_7   
    E2          Input      SB_LVCMOS    No       3        Simple Input                  PIN_8   

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    A1          Output     SB_LVCMOS    No       0        Output Registered             PIN_2   
    A2          Output     SB_LVCMOS    No       0        Output Registered             PIN_1   
    A3          Output     SB_LVCMOS    No       0        Simple Output                 USBPU   
    A6          Output     SB_LVCMOS    No       0        Output Registered             PIN_24  
    A7          Output     SB_LVCMOS    No       0        Output Registered             PIN_22  
    B1          Output     SB_LVCMOS    No       3        Output Registered             PIN_3   
    B3          Output     SB_LVCMOS    No       0        Simple Output                 LED     
    B6          Output     SB_LVCMOS    No       0        Output Registered             PIN_23  
    E1          Output     SB_LVCMOS    No       3        Simple Output                 PIN_9   
    G2          Output     SB_LVCMOS    Yes      3        Output Tristatable by Enable  PIN_10  
    H1          Output     SB_LVCMOS    Yes      2        Output Tristatable by Enable  PIN_11  

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name
    ----------  ---------  -----------  -------  -------  -----------                   -----------
    C1          InOut      SB_LVCMOS    Yes      3        Simple Input No Output        PIN_5   
    C2          InOut      SB_LVCMOS    Yes      3        Simple Input No Output        PIN_4   
    D2          InOut      SB_LVCMOS    Yes      3        Simple Input No Output        PIN_6   
    J1          InOut      SB_LVCMOS    Yes      2        Input Registered No Output    PIN_12  

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   611     CLK_c  


Router Summary:
---------------
    Status:  Successful
    Runtime: 18 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    16088 out of 146184      11.0053%
                          Span 4     3297 out of  29696      11.1025%
                         Span 12      403 out of   5632      7.15554%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect      244 out of   6720      3.63095%

