
---------- Begin Simulation Statistics ----------
final_tick                               683218523000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69904                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702848                       # Number of bytes of host memory used
host_op_rate                                    70113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9741.72                       # Real time elapsed on the host
host_tick_rate                               70133223                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   680983410                       # Number of instructions simulated
sim_ops                                     683021019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.683219                       # Number of seconds simulated
sim_ticks                                683218523000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.653244                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85035359                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100451389                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7692056                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132938163                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14397715                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14522036                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          124321                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171431153                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1083135                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018210                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5041711                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151195955                       # Number of branches committed
system.cpu0.commit.bw_lim_events             23025813                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058522                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87198985                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623593559                       # Number of instructions committed
system.cpu0.commit.committedOps             624613063                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1152535661                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.541947                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.391620                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    874170850     75.85%     75.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    159401705     13.83%     89.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41797357      3.63%     93.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     31809202      2.76%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     14560440      1.26%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4371844      0.38%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1907596      0.17%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1490854      0.13%     98.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     23025813      2.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1152535661                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130086                       # Number of function calls committed.
system.cpu0.commit.int_insts                604909243                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190134589                       # Number of loads committed
system.cpu0.commit.membars                    2037606                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037612      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347100277     55.57%     55.90% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191152791     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78379756     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624613063                       # Class of committed instruction
system.cpu0.commit.refs                     269532575                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623593559                       # Number of Instructions Simulated
system.cpu0.committedOps                    624613063                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.171650                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.171650                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            249566462                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2658151                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83208829                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             724334439                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               403007410                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                504782783                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5050832                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9506386                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4498645                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171431153                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                127996300                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    753679042                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2441768                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     743658685                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 101                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          648                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               15402498                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126590                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         405525008                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99433074                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549139                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1166906132                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.638165                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878095                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               630442382     54.03%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               401435837     34.40%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83334967      7.14%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                38899348      3.33%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6613143      0.57%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4685522      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  472488      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1019459      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2986      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1166906132                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      187320696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5110253                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161629047                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.518015                       # Inst execution rate
system.cpu0.iew.exec_refs                   317603683                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  96700978                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              183387649                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220685869                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021184                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2486248                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            99995039                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          711789470                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220902705                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4462313                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            701510165                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                779752                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12462921                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5050832                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             14580056                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       245044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        16130609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11091                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10241                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4298923                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30551280                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     20597042                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10241                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       688793                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4421460                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                304756485                       # num instructions consuming a value
system.cpu0.iew.wb_count                    693293435                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840997                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256299260                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.511948                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     693362140                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               865198346                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441519249                       # number of integer regfile writes
system.cpu0.ipc                              0.460479                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.460479                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038556      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378687779     53.64%     53.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4405292      0.62%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542788      0.22%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           223125940     31.61%     86.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           96172073     13.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             705972479                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2433517                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003447                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 412419     16.95%     16.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2247      0.09%     17.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 417282     17.15%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1353076     55.60%     89.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               248489     10.21%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             706367385                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2581447704                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    693293384                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        798975421                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708730361                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                705972479                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059109                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87176322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           163204                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           587                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20772624                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1166906132                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848471                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          666770664     57.14%     57.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          343363208     29.43%     86.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          124312055     10.65%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21736680      1.86%     99.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7388313      0.63%     99.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1329190      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1591751      0.14%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             288755      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             125516      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1166906132                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.521310                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12461994                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6609813                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220685869                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           99995039                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    882                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1354226828                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12774359                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              206889297                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399029010                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7550215                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               409414945                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18561995                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31052                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            890741431                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             720287442                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460747686                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                502316359                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16796269                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5050832                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             43139341                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61718608                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       890741387                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         95358                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2926                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17416555                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2916                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1841310924                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1438007485                       # The number of ROB writes
system.cpu0.timesIdled                       12795294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  849                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.270940                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7260589                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8825217                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1144207                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         11258238                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            822312                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         954812                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          132500                       # Number of indirect misses.
system.cpu1.branchPred.lookups               13633453                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10119                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017936                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           666591                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114659                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2698824                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9510638                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57389851                       # Number of instructions committed
system.cpu1.commit.committedOps              58407956                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    251526591                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.232214                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.034832                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    230445354     91.62%     91.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9836713      3.91%     95.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3734772      1.48%     97.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2004722      0.80%     97.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1352404      0.54%     98.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       830207      0.33%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       428875      0.17%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       194720      0.08%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2698824      1.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    251526591                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1442905                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55972040                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14460647                       # Number of loads committed
system.cpu1.commit.membars                    2035987                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035987      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34547093     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15478583     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5604801      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58407956                       # Class of committed instruction
system.cpu1.commit.refs                      21083396                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57389851                       # Number of Instructions Simulated
system.cpu1.committedOps                     58407956                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.423105                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.423105                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            208681715                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               484869                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6654251                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              71738788                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 9513991                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31835185                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                666894                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               975677                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2480453                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   13633453                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9894446                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    240933144                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               111433                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      77845010                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2289020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053709                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11100583                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8082901                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.306668                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         253178238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313129                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.778231                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               203567079     80.40%     80.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                31697466     12.52%     92.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11351322      4.48%     97.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3705698      1.46%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1021308      0.40%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1337718      0.53%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  497409      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      11      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     227      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           253178238                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         663113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              704094                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11306945                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.249415                       # Inst execution rate
system.cpu1.iew.exec_refs                    22423918                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6802557                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              174786519                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             16522715                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1188208                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           809890                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7527646                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           67908728                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15621361                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           670503                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             63311770                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                988075                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4889244                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                666894                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              7143911                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22822                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          736229                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6263                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          459                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2062068                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       904897                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        81158                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        622936                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37368728                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62922609                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.819883                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30637978                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.247882                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62950257                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80810919                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44573355                       # number of integer regfile writes
system.cpu1.ipc                              0.226086                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226086                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036087      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38641813     60.39%     63.58% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248020      0.39%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493512      0.77%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16755743     26.19%     90.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5807086      9.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63982273                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1907168                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029808                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 256943     13.47%     13.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5569      0.29%     13.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 409971     21.50%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     35.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1096389     57.49%     92.75% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               138292      7.25%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63853338                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         383162077                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62922597                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         77409763                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  64345109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63982273                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3563619                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9500771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           112153                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        509158                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5567553                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    253178238                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.252716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.726921                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          213477109     84.32%     84.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25952195     10.25%     94.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8334945      3.29%     97.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2100813      0.83%     98.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2386649      0.94%     99.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             355639      0.14%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             325519      0.13%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             183108      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              62261      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      253178238                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.252056                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          7547587                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1460388                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            16522715                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7527646                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       253841351                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1112577934                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              189479708                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41366772                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6713088                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11205108                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2654261                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28818                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             90244941                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              70534917                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50236057                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 32065788                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10058994                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                666894                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19733242                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 8869285                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        90244929                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27498                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               595                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13505170                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           595                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   316746101                       # The number of ROB reads
system.cpu1.rob.rob_writes                  137491889                       # The number of ROB writes
system.cpu1.timesIdled                          40026                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10353340                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              8608047                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            20387840                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             128067                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1935345                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12592160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25133865                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1039918                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       280022                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37136978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5676216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74250309                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5956238                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10590813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2464819                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10076789                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              355                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            268                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2000258                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2000257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10590813                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37724932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37724932                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    963576896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               963576896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12592254                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12592254    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12592254                       # Request fanout histogram
system.membus.respLayer1.occupancy        64913142496                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         37633834041                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   683218523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   683218523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    798397937.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1226150482.461397                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3493397000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   676831339500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6387183500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    112712287                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       112712287                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    112712287                       # number of overall hits
system.cpu0.icache.overall_hits::total      112712287                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15284013                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15284013                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15284013                       # number of overall misses
system.cpu0.icache.overall_misses::total     15284013                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 264545439997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 264545439997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 264545439997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 264545439997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    127996300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    127996300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    127996300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    127996300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119410                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119410                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119410                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119410                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17308.637463                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17308.637463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17308.637463                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17308.637463                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3070                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.327869                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14214437                       # number of writebacks
system.cpu0.icache.writebacks::total         14214437                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1069541                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1069541                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1069541                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1069541                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14214472                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14214472                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14214472                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14214472                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 239857727497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 239857727497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 239857727497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 239857727497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.111054                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.111054                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.111054                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.111054                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16874.191845                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16874.191845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16874.191845                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16874.191845                       # average overall mshr miss latency
system.cpu0.icache.replacements              14214437                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    112712287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      112712287                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15284013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15284013                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 264545439997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 264545439997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    127996300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    127996300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119410                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119410                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17308.637463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17308.637463                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1069541                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1069541                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14214472                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14214472                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 239857727497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 239857727497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.111054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.111054                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16874.191845                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16874.191845                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999925                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          126926646                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14214439                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.929416                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999925                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        270207071                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       270207071                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    240968916                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       240968916                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    240968916                       # number of overall hits
system.cpu0.dcache.overall_hits::total      240968916                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37090165                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37090165                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37090165                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37090165                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1163072003451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1163072003451                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1163072003451                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1163072003451                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    278059081                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    278059081                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    278059081                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    278059081                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133390                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133390                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133390                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133390                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31357.962507                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31357.962507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31357.962507                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31357.962507                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     13935156                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        62811                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           939205                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            645                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.837183                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    97.381395                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21444548                       # number of writebacks
system.cpu0.dcache.writebacks::total         21444548                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16041277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16041277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16041277                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16041277                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21048888                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21048888                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21048888                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21048888                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 492626672714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 492626672714                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 492626672714                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 492626672714                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075699                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075699                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075699                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075699                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23403.928641                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23403.928641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23403.928641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23403.928641                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21444548                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    176713274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      176713274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     22967883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     22967883                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 700161542500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 700161542500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199681157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199681157                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115023                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30484.374311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30484.374311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7039371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7039371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     15928512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     15928512                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 353673217000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 353673217000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.079770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.079770                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22203.782563                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22203.782563                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64255642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64255642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14122282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14122282                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 462910460951                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 462910460951                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78377924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78377924                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.180182                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.180182                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 32778.729454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32778.729454                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9001906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9001906                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5120376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5120376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 138953455714                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 138953455714                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065329                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27137.353920                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27137.353920                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1184                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          720                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          720                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6711000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6711000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.378151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.378151                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9320.833333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9320.833333                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          710                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          710                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       726000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005252                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005252                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        72600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        72600                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1687                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       683500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       683500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1850                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1850                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.088108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.088108                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4193.251534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4193.251534                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.088108                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.088108                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3205.521472                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3205.521472                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        49000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        47000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407868                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407868                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  32200016999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  32200016999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018210                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400574                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400574                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 78947.152017                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 78947.152017                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407868                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407868                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31792148999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31792148999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400574                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400574                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 77947.152017                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 77947.152017                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970968                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          263039179                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21456473                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.259199                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999093                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999093                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        579618595                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       579618595                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13305115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18294156                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              325025                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31973872                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13305115                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18294156                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49576                       # number of overall hits
system.l2.overall_hits::.cpu1.data             325025                       # number of overall hits
system.l2.overall_hits::total                31973872                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            909355                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3149291                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1071982                       # number of demand (read+write) misses
system.l2.demand_misses::total                5133568                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           909355                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3149291                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2940                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1071982                       # number of overall misses
system.l2.overall_misses::total               5133568                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  75494397498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 277596685437                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    267379498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 119760043566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     473118505999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  75494397498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 277596685437                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    267379498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 119760043566                       # number of overall miss cycles
system.l2.overall_miss_latency::total    473118505999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14214470                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21443447                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52516                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1397007                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             37107440                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14214470                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21443447                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52516                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1397007                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            37107440                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.063974                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146865                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.055983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.767342                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.138343                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.063974                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146865                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.055983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.767342                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.138343                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83019.720019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88145.771679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90945.407483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111718.334418                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92161.729619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83019.720019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88145.771679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90945.407483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111718.334418                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92161.729619                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             780625                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     24852                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.410953                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7200734                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2464819                       # number of writebacks
system.l2.writebacks::total                   2464819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         189712                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          62886                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              252684                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        189712                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         62886                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             252684                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       909284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2959579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1009096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4880884                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       909284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2959579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1009096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7851324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12732208                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  66397792998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 234568773382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    237372998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 104384665346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 405588604724                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  66397792998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 234568773382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    237372998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 104384665346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 731402847250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1136991451974                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.063969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.138018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.055697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.722327                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.131534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.063969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.138018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.055697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.722327                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.343117                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73022.062412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79257.479994                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81153.161709                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103443.741077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83097.366117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73022.062412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79257.479994                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81153.161709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103443.741077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93156.625207                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89300.414506                       # average overall mshr miss latency
system.l2.replacements                       18092898                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6661550                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6661550                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6661550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6661550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30320017                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30320017                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30320017                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30320017                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7851324                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7851324                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 731402847250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 731402847250                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93156.625207                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93156.625207                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   12                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 87                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.872093                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3827.586207                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1507000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       245000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1752000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.872093                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.923077                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20093.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20137.931034                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19928.571429                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4148569                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4275160                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1368431                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         727905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2096336                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 116541830715                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77907604530                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  194449435245                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5517000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6371496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.248039                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.851853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.329018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85164.564903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107029.907103                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92756.807709                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        74167                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        24068                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            98235                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1294264                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       703837                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1998101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  97591582901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68496175610                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 166087758511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.234596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.823687                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.313600                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75403.150285                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97318.236481                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83122.804358                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13305115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13354691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       909355                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           912295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  75494397498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    267379498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  75761776996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14214470                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52516                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14266986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.063974                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.055983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.063944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83019.720019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90945.407483                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83045.261671                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            86                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       909284                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2925                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       912209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  66397792998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    237372998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  66635165996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.063969                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.055697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.063938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73022.062412                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81153.161709                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73048.134798                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14145587                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       198434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14344021                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1780860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       344077                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2124937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 161054854722                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  41852439036                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 202907293758                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     15926447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       542511                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16468958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.111818                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.634230                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.129027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 90436.561393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121636.840114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95488.616255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       115545                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        38818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       154363                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1665315                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       305259                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1970574                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 136977190481                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  35888489736                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 172865680217                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.104563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.562678                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.119654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82253.021489                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 117567.343587                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87723.516202                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           84                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           22                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               106                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          563                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          147                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             710                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10659970                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1849984                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12509954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          647                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          169                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           816                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.870170                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869822                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.870098                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 18934.227353                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12584.925170                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17619.653521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           19                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          430                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          558                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      8738461                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2647984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11386445                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.664606                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.757396                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.683824                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20322.002326                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20687.375000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20405.815412                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999891                       # Cycle average of tags in use
system.l2.tags.total_refs                    81546476                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18093154                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.507035                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.586924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.108395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.964965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.964290                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.350185                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032944                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.171328                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.396097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            58                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 610812738                       # Number of tag accesses
system.l2.tags.data_accesses                610812738                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      58194112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     189583040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        187200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      64634240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    493229888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          805828480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     58194112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       187200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      58381312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    157748416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       157748416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         909283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2962235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1009910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7706717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12591070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2464819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2464819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85176426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        277485217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           273997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94602587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    721921130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1179459357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85176426                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       273997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85450423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230890134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230890134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230890134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85176426                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       277485217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          273997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94602587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    721921130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1410349491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1996529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    909282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2471710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    986706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7648148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004423388750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       121453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       121454                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20557784                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1882681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12591070                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2464819                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12591070                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2464819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 572299                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                468290                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            490701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            607272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            559089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            595909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1528287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1485868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            675307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            630646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            577084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            562466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           555490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           793679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           873010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           988661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           481290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           614012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            159520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            133452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            157164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            172579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           112409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           133669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           135477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86371                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 470609866302                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                60093855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            695961822552                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39156.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57906.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9947138                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1343814                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.31                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12591070                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2464819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3153038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1417696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1014318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  814164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  657308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  626331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  591991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  543860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  471254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  394764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 440441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 823966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 408179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 190574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 161183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 136057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 106249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  58467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  53020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  85522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 111003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 114897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 117535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 119238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 121220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 124368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 122818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 121405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 119144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 117310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 116942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 116989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   8820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2724316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.247773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.114080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.764647                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       935046     34.32%     34.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       647668     23.77%     58.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       203046      7.45%     65.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       175319      6.44%     71.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       236381      8.68%     80.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       102392      3.76%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        52821      1.94%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38748      1.42%     87.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       332895     12.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2724316                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       121454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      98.957391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    498.449461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       121453    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        121454                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       121453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.438425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.408640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.040690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            99283     81.75%     81.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3238      2.67%     84.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11505      9.47%     93.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4496      3.70%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1827      1.50%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              682      0.56%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              249      0.21%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              115      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               39      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        121453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              769201344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                36627136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               127776384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               805828480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            157748416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1125.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1179.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    230.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  683218491500                       # Total gap between requests
system.mem_ctrls.avgGap                      45378.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     58194048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    158189440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       187200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     63149184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    489481472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    127776384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85176332.375286027789                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 231535642.952701389790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 273997.255194440950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 92428969.464576423168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 716434721.135334372520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 187021252.642472654581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       909283                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2962235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2925                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1009910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7706717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2464819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  28964547247                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 117032290470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    114626594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  62524162833                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 487326195408                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16669116921390                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31854.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     39508.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39188.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61910.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63233.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6762815.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           8025809820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4265803905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38882240880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4676117760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53932201440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     295078503450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13868752320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       418729429575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        612.877748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33301178353                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22813960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 627103384647                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11425870680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6072971520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46931784060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5745617460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53932201440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     298623441180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10883541600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       433615427940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.665796                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  25248090034                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22813960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 635156472966                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6949558831.250000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32083027522.687889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 249925245000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   127253816500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 555964706500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9841113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9841113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9841113                       # number of overall hits
system.cpu1.icache.overall_hits::total        9841113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        53333                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53333                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53333                       # number of overall misses
system.cpu1.icache.overall_misses::total        53333                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    968224500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    968224500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    968224500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    968224500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9894446                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9894446                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9894446                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9894446                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005390                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005390                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005390                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005390                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18154.322840                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18154.322840                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18154.322840                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18154.322840                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52484                       # number of writebacks
system.cpu1.icache.writebacks::total            52484                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          817                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          817                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          817                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52516                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52516                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52516                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    900604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    900604500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    900604500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    900604500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005308                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005308                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005308                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005308                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17149.145022                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17149.145022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17149.145022                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17149.145022                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52484                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9841113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9841113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53333                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    968224500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    968224500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9894446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9894446                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005390                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005390                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18154.322840                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18154.322840                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          817                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52516                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    900604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    900604500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17149.145022                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17149.145022                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.984329                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9858152                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52484                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           187.831568                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        333195000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.984329                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19841408                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19841408                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16514896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16514896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16514896                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16514896                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3873974                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3873974                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3873974                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3873974                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 379033899279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 379033899279                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 379033899279                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 379033899279                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20388870                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20388870                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20388870                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20388870                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.190004                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.190004                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.190004                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.190004                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97841.105614                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97841.105614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97841.105614                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97841.105614                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1435358                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       222940                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            23997                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1560                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.814060                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   142.910256                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1396698                       # number of writebacks
system.cpu1.dcache.writebacks::total          1396698                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2893903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2893903                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2893903                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2893903                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       980071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       980071                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       980071                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       980071                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  89975937314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  89975937314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  89975937314                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  89975937314                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048069                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048069                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048069                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048069                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91805.529716                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91805.529716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91805.529716                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91805.529716                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1396698                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12595492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12595492                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2189003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2189003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 195882457500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 195882457500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14784495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14784495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.148061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.148061                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89484.782570                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89484.782570                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1646186                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1646186                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       542817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       542817                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  45223352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  45223352000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036715                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83312.335465                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83312.335465                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3919404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3919404                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1684971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1684971                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 183151441779                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 183151441779                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5604375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5604375                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.300653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.300653                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108697.088424                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108697.088424                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1247717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1247717                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  44752585314                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  44752585314                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078020                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102349.173053                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102349.173053                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5922500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5922500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          457                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.321663                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.321663                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40289.115646                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40289.115646                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          145                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         7000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         7000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          328                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       618500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       618500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          437                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.249428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249428                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5674.311927                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5674.311927                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       509500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.249428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249428                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4674.311927                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4674.311927                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588701                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588701                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429235                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429235                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36748532000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36748532000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017936                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85614.015632                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85614.015632                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429235                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429235                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36319297000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36319297000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84614.015632                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84614.015632                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.904265                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18512385                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1409176                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.137028                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        333206500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.904265                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44224605                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44224605                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 683218523000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30736670                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9126369                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30446600                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15628079                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13511989                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             364                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           270                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            634                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6395211                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6395209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14266988                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16469683                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          816                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          816                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42643378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     64345659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4203308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             111349861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1819449984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2744831680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6720000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178796928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4749798592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31629873                       # Total snoops (count)
system.tol2bus.snoopTraffic                 159313856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68742647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.106201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.321044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               61722151     89.79%     89.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6740474      9.81%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 280022      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68742647                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        74237438201                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32191240637                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21585069718                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2114526933                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          78788970                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            24002                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1319754928000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 145194                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719352                       # Number of bytes of host memory used
host_op_rate                                   145896                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6348.63                       # Real time elapsed on the host
host_tick_rate                              100263561                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   921782803                       # Number of instructions simulated
sim_ops                                     926243084                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.636536                       # Number of seconds simulated
sim_ticks                                636536405000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.227207                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14952835                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17142398                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2729926                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         29540863                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            851145                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1070918                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          219773                       # Number of indirect misses.
system.cpu0.branchPred.lookups               34130666                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       133396                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        179198                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2176979                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  19185384                       # Number of branches committed
system.cpu0.commit.bw_lim_events              5575163                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2517590                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       48691565                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           105431689                       # Number of instructions committed
system.cpu0.commit.committedOps             106523882                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    585099443                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.182061                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.943557                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    547781657     93.62%     93.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     18146619      3.10%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      4616288      0.79%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5428744      0.93%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1384677      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       758259      0.13%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       929104      0.16%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       478932      0.08%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      5575163      0.95%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    585099443                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     23291                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1738297                       # Number of function calls committed.
system.cpu0.commit.int_insts                103538792                       # Number of committed integer instructions.
system.cpu0.commit.loads                     33460045                       # Number of loads committed
system.cpu0.commit.membars                    1698086                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1703429      1.60%      1.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        61670121     57.89%     59.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1071268      1.01%     60.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          470250      0.44%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3562      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10687      0.01%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1781      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1815      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.96% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       33635627     31.58%     92.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       7949896      7.46%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3616      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1814      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        106523882                       # Class of committed instruction
system.cpu0.commit.refs                      41590953                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  105431689                       # Number of Instructions Simulated
system.cpu0.committedOps                    106523882                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.178415                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.178415                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            444161560                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               561574                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12468548                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             165604758                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                80880556                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 61162691                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2215137                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1215535                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4649626                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   34130666                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13011149                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    498654733                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               773530                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         5603                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     196676719                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2818                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        11888                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5539658                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039583                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          91624699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15803980                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.228093                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         593069570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.334875                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.873164                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               479702556     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                72811769     12.28%     93.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                15032984      2.53%     95.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                11699255      1.97%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11441650      1.93%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1224626      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  222111      0.04%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   70481      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  864138      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           593069570                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    20050                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14497                       # number of floating regfile writes
system.cpu0.idleCycles                      269194507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2344659                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22741797                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.168128                       # Inst execution rate
system.cpu0.iew.exec_refs                    64803638                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8788713                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15471732                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             52259415                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1123389                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           526411                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9416354                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          154111072                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             56014925                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1545752                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            144971088                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                154441                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            142172414                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2215137                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            142130736                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2212816                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          303048                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4226                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3220                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          377                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18799370                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1285457                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3220                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       995118                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1349541                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                102166723                       # num instructions consuming a value
system.cpu0.iew.wb_count                    132212004                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.780196                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 79710115                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.153331                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     132600813                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               185787619                       # number of integer regfile reads
system.cpu0.int_regfile_writes              101351786                       # number of integer regfile writes
system.cpu0.ipc                              0.122273                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122273                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1742165      1.19%      1.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76971046     52.53%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1625496      1.11%     54.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               470518      0.32%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 34      0.00%     55.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3562      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10687      0.01%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             68      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1781      0.00%     55.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1815      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            57003648     38.91%     94.07% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8680249      5.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3851      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1919      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             146516839                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  23774                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              47498                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        23520                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             24237                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1848457                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012616                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 471375     25.50%     25.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1964      0.11%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     25.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1255078     67.90%     93.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               119981      6.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               56      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             146599357                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         888415000                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    132188484                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        201676252                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 150802594                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                146516839                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3308478                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       47587274                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           510792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        790888                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27903459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    593069570                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.247048                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.758337                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          510903647     86.15%     86.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           47392099      7.99%     94.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18713018      3.16%     97.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            7707152      1.30%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5187484      0.87%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1753555      0.30%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1011053      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             219277      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             182285      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      593069570                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.169921                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2870206                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          526745                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            52259415                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9416354                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  63223                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17861                       # number of misc regfile writes
system.cpu0.numCycles                       862264077                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   410809050                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              161103688                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             79234669                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2416002                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                84645488                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             116417662                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               178189                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            206625585                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             157906828                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121345065                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 61529386                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2280577                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2215137                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            120413840                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                42110464                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            20096                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       206605489                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     163162031                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            932151                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 25049862                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        946974                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   734420317                       # The number of ROB reads
system.cpu0.rob.rob_writes                  318409211                       # The number of ROB writes
system.cpu0.timesIdled                        3202670                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                36375                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.680639                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16995583                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            20070211                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2984941                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         34299578                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1439826                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1705417                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          265591                       # Number of indirect misses.
system.cpu1.branchPred.lookups               40094805                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       219929                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        165298                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2412706                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  25045761                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6897330                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3010698                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       47920587                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           135367704                       # Number of instructions committed
system.cpu1.commit.committedOps             136698183                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    678670200                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.201421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.980366                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    629493771     92.75%     92.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24187778      3.56%     96.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6910326      1.02%     97.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6344281      0.93%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2067117      0.30%     98.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       990482      0.15%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1196413      0.18%     98.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       582702      0.09%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6897330      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    678670200                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    102345                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2689278                       # Number of function calls committed.
system.cpu1.commit.int_insts                133100422                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40523137                       # Number of loads committed
system.cpu1.commit.membars                    2040092                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2063699      1.51%      1.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        80669663     59.01%     60.52% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1322488      0.97%     61.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          645771      0.47%     61.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15738      0.01%     61.97% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         47214      0.03%     62.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7869      0.01%     62.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7869      0.01%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.02% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40672665     29.75%     91.77% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      11221552      8.21%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15770      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7885      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        136698183                       # Class of committed instruction
system.cpu1.commit.refs                      51917872                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  135367704                       # Number of Instructions Simulated
system.cpu1.committedOps                    136698183                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.825778                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.825778                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            490965454                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               580235                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            14541867                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             195902318                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               113395567                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 74955888                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2475550                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1191283                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4914999                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   40094805                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16551337                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    557898036                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               948592                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4249                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     227580998                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1922                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        10044                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                6098766                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037848                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         125743824                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18435409                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.214829                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         686707458                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.334702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.882010                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               556408628     81.03%     81.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                83033852     12.09%     93.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18333521      2.67%     95.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13151606      1.92%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                12413636      1.81%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1685786      0.25%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  354792      0.05%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  130761      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1194876      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           686707458                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    86751                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   63073                       # number of floating regfile writes
system.cpu1.idleCycles                      372650203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2563226                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                28572520                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.165122                       # Inst execution rate
system.cpu1.iew.exec_refs                    75136018                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12041458                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14798955                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             59061519                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1316220                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           693681                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12723492                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          183575693                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             63094560                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1678987                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            174923680                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                152309                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            142845666                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2475550                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            142814389                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2231313                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          716666                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5190                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         4125                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          254                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     18538382                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1328757                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          4125                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1121077                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1442149                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                118314395                       # num instructions consuming a value
system.cpu1.iew.wb_count                    162039591                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.779822                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 92264208                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.152960                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     162487148                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               225435538                       # number of integer regfile reads
system.cpu1.int_regfile_writes              122316092                       # number of integer regfile writes
system.cpu1.ipc                              0.127783                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.127783                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2126270      1.20%      1.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             95864783     54.28%     55.49% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1805208      1.02%     56.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               647916      0.37%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  8      0.00%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15738      0.01%     56.88% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              47214      0.03%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             39      0.00%     56.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7869      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7869      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            64101068     36.30%     93.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11954816      6.77%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15928      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7941      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             176602667                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 102622                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             205234                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       102477                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            102881                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2128323                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012051                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 533902     25.09%     25.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  6133      0.29%     25.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    223      0.01%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1387403     65.19%     90.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               200646      9.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             176502098                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1042304119                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    161937114                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        230353029                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 179656322                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                176602667                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3919371                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       46877510                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           468238                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        908673                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     27146332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    686707458                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.257173                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.768185                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          586640633     85.43%     85.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           58491472      8.52%     93.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           22621836      3.29%     97.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            9125136      1.33%     98.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            6054837      0.88%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2083134      0.30%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1197496      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             271191      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             221723      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      686707458                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.166707                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3357055                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          636958                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            59061519                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12723492                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 178797                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 78690                       # number of misc regfile writes
system.cpu1.numCycles                      1059357661                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   213635376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              160646955                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            100505227                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2598160                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117466265                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             121383160                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               146507                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            245851866                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             187692091                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          142040532                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 75307927                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2543434                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2475550                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            125845659                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                41535305                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            86781                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       245765085                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     204965102                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1127675                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26844234                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1145528                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   855818535                       # The number of ROB reads
system.cpu1.rob.rob_writes                  377279702                       # The number of ROB writes
system.cpu1.timesIdled                        4628546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20540887                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1548003                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            23023214                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                834389                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     33156487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      64593393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2814395                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1971680                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23447031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19015735                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47163146                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       20987415                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           31326091                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4223643                       # Transaction distribution
system.membus.trans_dist::WritebackClean           81                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27237526                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145911                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          80521                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1566274                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1560709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      31326091                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     97480184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               97480184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2375073536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2375073536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           182165                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          33132134                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                33132134    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            33132134                       # Request fanout histogram
system.membus.respLayer1.occupancy       171987729799                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         89235279849                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   636536405000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   636536405000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23920                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17174791.387960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   36387449.315279                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11960    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    689425000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11960                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   431125900000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 205410505000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9745645                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9745645                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9745645                       # number of overall hits
system.cpu0.icache.overall_hits::total        9745645                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3265485                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3265485                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3265485                       # number of overall misses
system.cpu0.icache.overall_misses::total      3265485                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 211854209457                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 211854209457                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 211854209457                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 211854209457                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13011130                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13011130                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13011130                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13011130                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.250976                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.250976                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.250976                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.250976                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64876.797614                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64876.797614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64876.797614                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64876.797614                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       147875                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2686                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.053984                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3013100                       # number of writebacks
system.cpu0.icache.writebacks::total          3013100                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       251302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       251302                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       251302                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       251302                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3014183                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3014183                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3014183                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3014183                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 194303901462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 194303901462                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 194303901462                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 194303901462                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.231662                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.231662                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.231662                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.231662                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64463.206601                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64463.206601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64463.206601                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64463.206601                       # average overall mshr miss latency
system.cpu0.icache.replacements               3013100                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9745645                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9745645                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3265485                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3265485                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 211854209457                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 211854209457                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13011130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13011130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.250976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.250976                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64876.797614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64876.797614                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       251302                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       251302                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3014183                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3014183                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 194303901462                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 194303901462                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.231662                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.231662                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64463.206601                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64463.206601                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           12759940                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3014215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.233255                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         29036443                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        29036443                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     36343586                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        36343586                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     36343586                       # number of overall hits
system.cpu0.dcache.overall_hits::total       36343586                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16609604                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16609604                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16609604                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16609604                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1372062032654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1372062032654                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1372062032654                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1372062032654                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     52953190                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     52953190                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     52953190                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     52953190                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.313666                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.313666                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.313666                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.313666                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82606.546950                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82606.546950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82606.546950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82606.546950                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    154570283                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        51784                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2473980                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            737                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.478388                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.263229                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      7496298                       # number of writebacks
system.cpu0.dcache.writebacks::total          7496298                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8950276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8950276                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8950276                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8950276                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      7659328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7659328                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      7659328                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7659328                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 700754749632                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 700754749632                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 700754749632                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 700754749632                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.144643                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.144643                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.144643                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.144643                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91490.369603                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91490.369603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91490.369603                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91490.369603                       # average overall mshr miss latency
system.cpu0.dcache.replacements               7496181                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     31328782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       31328782                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     14271285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     14271285                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1204992868500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1204992868500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     45600067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     45600067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.312966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.312966                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84434.784149                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84434.784149                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7512089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7512089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      6759196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6759196                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 626575086500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 626575086500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.148228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.148228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 92699.647488                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 92699.647488                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5014804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5014804                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2338319                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2338319                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 167069164154                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 167069164154                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7353123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7353123                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71448.405523                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71448.405523                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1438187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1438187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       900132                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       900132                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  74179663132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  74179663132                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.122415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.122415                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 82409.761159                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82409.761159                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       580401                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       580401                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        51707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        51707                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2322613000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2322613000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       632108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       632108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.081801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.081801                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44918.734407                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44918.734407                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        40573                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        40573                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        11134                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11134                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    245390000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    245390000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.017614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017614                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22039.698222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22039.698222                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       556599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       556599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        41531                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        41531                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    357445000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    357445000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       598130                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       598130                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.069435                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.069435                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8606.703426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8606.703426                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        41394                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        41394                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    316071000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    316071000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.069206                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.069206                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7635.671836                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7635.671836                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       513000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       513000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       493000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       122507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         122507                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        56691                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        56691                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    923200829                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    923200829                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       179198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       179198                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.316360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.316360                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 16284.786456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 16284.786456                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            7                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        56684                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        56684                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    866317829                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    866317829                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.316320                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.316320                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 15283.286801                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 15283.286801                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.755284                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           45401697                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          7642684                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.940544                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.755284                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992353                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992353                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        116367904                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       116367904                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1131097                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1035734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1769268                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1285732                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5221831                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1131097                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1035734                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1769268                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1285732                       # number of overall hits
system.l2.overall_hits::total                 5221831                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1882751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           6432057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           2642528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7044241                       # number of demand (read+write) misses
system.l2.demand_misses::total               18001577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1882751                       # number of overall misses
system.l2.overall_misses::.cpu0.data          6432057                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          2642528                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7044241                       # number of overall misses
system.l2.overall_misses::total              18001577                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 176973227991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 675150229450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 239409641491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 729098699942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1820631798874                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 176973227991                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 675150229450                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 239409641491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 729098699942                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1820631798874                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3013848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         7467791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4411796                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8329973                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23223408                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3013848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        7467791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4411796                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8329973                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23223408                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.624700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.861307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.598969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.845650                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.775148                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.624700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.861307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.598969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.845650                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.775148                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93997.149910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104966.456213                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90598.715128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103502.804623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101137.350293                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93997.149910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104966.456213                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90598.715128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103502.804623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101137.350293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              32232                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       852                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.830986                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  14278295                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4223608                       # number of writebacks
system.l2.writebacks::total                   4223608                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          17717                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         323469                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          27081                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         404597                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              772864                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         17717                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        323469                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         27081                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        404597                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             772864                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1865034                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6108588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      2615447                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6639644                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          17228713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1865034                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6108588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      2615447                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6639644                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     17758412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         34987125                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 157223438050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 591992847167                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 211619762041                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 635975955070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1596812002328                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 157223438050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 591992847167                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 211619762041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 635975955070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1263437694453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2860249696781                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.618822                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.817991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.592830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.797079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.741868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.618822                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.817991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.592830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.797079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.506546                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 84300.574708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96911.568953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80911.508450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95784.646748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92683.185466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 84300.574708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96911.568953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80911.508450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95784.646748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71145.871289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81751.492779                       # average overall mshr miss latency
system.l2.replacements                       49537619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4809327                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4809327                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           35                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             35                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      4809362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4809362                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000007                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           35                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     16389253                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16389253                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           81                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             81                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16389334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16389334                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           81                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           81                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     17758412                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       17758412                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1263437694453                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1263437694453                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71145.871289                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71145.871289                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            5566                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1195                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6761                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         23607                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         13592                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              37199                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     78977500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     66752500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    145730000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        29173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        14787                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            43960                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.809207                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.919186                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.846201                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3345.511924                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4911.160977                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3917.578430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           99                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           74                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             173                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23508                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        13518                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         37026                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    476029994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    273980494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    750010488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.805814                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.914181                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.842266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20249.701974                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20267.827637                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20256.319559                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4163                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           809                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               4972                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         5152                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         6879                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            12031                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     21839500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     18559000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     40398500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         9315                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         7688                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          17003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.553086                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.894771                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.707581                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4239.033385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2697.921209                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3357.867176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           85                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           55                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           140                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         5067                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         6824                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        11891                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    104803929                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    137824992                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    242628921                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.543961                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.887617                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.699347                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20683.625222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20197.097304                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20404.416870                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            99925                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           167708                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267633                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         745523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         937652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1683175                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  71253793986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  87055045986                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  158308839972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       845448                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1105360                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1950808                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.881808                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.848277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.862809                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95575.581150                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92843.662666                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94053.702064                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        54014                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72155                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           126169                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       691509                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       865497                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1557006                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  60317430003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  73460400508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 133777830511                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.817920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.783000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.798134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87225.806176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84876.551286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85919.919712                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1131097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1769268                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2900365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1882751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      2642528                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          4525279                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 176973227991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 239409641491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 416382869482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3013848                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4411796                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7425644                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.624700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.598969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.609412                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93997.149910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90598.715128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92012.640432                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        17717                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        27081                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         44798                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1865034                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      2615447                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      4480481                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 157223438050                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 211619762041                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 368843200091                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.618822                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.592830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.603379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 84300.574708                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80911.508450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82322.232834                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       935809                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1118024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2053833                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      5686534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6106589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11793123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 603896435464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 642043653956                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1245940089420                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      6622343                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7224613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13846956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.858689                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.845248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.851676                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 106197.630308                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105139.490140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105649.715467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       269455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       332442                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       601897                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5417079                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5774147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11191226                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 531675417164                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 562515554562                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1094190971726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.818000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.799233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.808208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 98147.990303                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97419.680268                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97772.216532                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2024                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1182                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3206                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         6702                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         7007                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           13709                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14281999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     12392499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26674498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8726                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         8189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         16915                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.768050                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.855660                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.810464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  2131.005521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1768.588412                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1945.765410                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          236                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          193                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          429                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         6466                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         6814                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        13280                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    125193468                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    132403474                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    257596942                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.741004                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.832092                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.785102                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19361.810702                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19431.093924                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19397.360090                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999322                       # Cycle average of tags in use
system.l2.tags.total_refs                    59328622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  49541261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.197560                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.290900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.908988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.123337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.678769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.530821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.466506                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.332670                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.064427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.041856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.070794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.460414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 405543421                       # Number of tag accesses
system.l2.tags.data_accesses                405543421                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     119365248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     392214592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     167399552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     426589888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    999185920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2104755200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    119365248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    167399552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     286764800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    270313152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       270313152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1865082                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6128353                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        2615618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6665467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15612280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32886800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4223643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4223643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        187523050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        616169930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        262985040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        670173590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1569723133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3306574743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    187523050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    262985040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        450508090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      424662517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            424662517                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      424662517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       187523050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       616169930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       262985040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       670173590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1569723133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3731237260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4048180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1865050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5876238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   2615581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6391046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15406815.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000289577750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       250621                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       250620                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            54364600                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3811715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32886800                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4223724                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32886800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4223724                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 732070                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                175544                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            646181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            722850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2623110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1273459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1623948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4615238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3390518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           3408576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2199463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2134545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1962167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3049923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1625929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1295728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           887868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           695227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             97535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            172127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            409257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            289887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            315573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            242368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            225273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            264696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            352757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            259861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           255279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           428077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           408496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           112000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           119193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95804                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1058131846849                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               160773650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1661033034349                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32907.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51657.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         9                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23150923                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2691763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32886800                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4223724                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5038475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 5358181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4474595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3955825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3349795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2811352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2218602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1671730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1165600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  801352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 526183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 346020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 205922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 114892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  61806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  31254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  14941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 239308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 254859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 259889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 261464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 262443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 268145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 259685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 257844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 256135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 254787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 253872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 253958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     19                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10360232                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    223.642498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.958487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.682606                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2447800     23.63%     23.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4991694     48.18%     71.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1216484     11.74%     83.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       582651      5.62%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       313591      3.03%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       198925      1.92%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       139175      1.34%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        99193      0.96%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       370719      3.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10360232                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       250620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     128.300603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.687292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.947077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          64191     25.61%     25.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        94327     37.64%     63.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        44126     17.61%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        22815      9.10%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12377      4.94%     94.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         6496      2.59%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3399      1.36%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1603      0.64%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          706      0.28%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          335      0.13%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          175      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           42      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           20      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        250620                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       250621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.152649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.142760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.593635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           232288     92.68%     92.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4398      1.75%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9525      3.80%     98.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3182      1.27%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              960      0.38%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              203      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               51      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        250621                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2057902720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                46852480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               259083712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2104755200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            270318336                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3232.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       407.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3306.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    424.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        28.44                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  636536359500                       # Total gap between requests
system.mem_ctrls.avgGap                      17152.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    119363200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    376079232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    167397184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    409026944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    986036160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    259083712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 187519832.428123265505                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 590821246.115530490875                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 262981319.976506292820                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 642582169.357619047165                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1549064833.141790390015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 407021043.831734955311                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1865082                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6128353                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      2615618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6665467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15612280                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4223724                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  79615058671                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 339241025505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 103129755867                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 361155606093                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 777891588213                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 15828981236043                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42687.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55355.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39428.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54183.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49825.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3747636.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          35998480560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          19133653770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         98895069000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10604283840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     50248049280.000610                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     285756741690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3792723360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       504429001500.005676                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        792.458998                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7482469051                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21255520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 607798415949                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37973540220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          20183430465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        130689703200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10527257520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     50248049280.000610                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     287957250630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1939663200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       539518894515.005676                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        847.585292                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2630597582                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21255520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 612650287418                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              33330                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6412212.318493                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   24413412.280200                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16666    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    943448000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   529670474500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 106865930500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11847643                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11847643                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11847643                       # number of overall hits
system.cpu1.icache.overall_hits::total       11847643                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4703693                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4703693                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4703693                       # number of overall misses
system.cpu1.icache.overall_misses::total      4703693                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 285691205453                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 285691205453                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 285691205453                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 285691205453                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16551336                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16551336                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16551336                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16551336                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.284188                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.284188                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.284188                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.284188                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60737.638586                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60737.638586                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60737.638586                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60737.638586                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       342680                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4008                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.499002                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4410970                       # number of writebacks
system.cpu1.icache.writebacks::total          4410970                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       291696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       291696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       291696                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       291696                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4411997                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4411997                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4411997                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4411997                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 265789439966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 265789439966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 265789439966                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 265789439966                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.266564                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.266564                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.266564                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.266564                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60242.434427                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60242.434427                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60242.434427                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60242.434427                       # average overall mshr miss latency
system.cpu1.icache.replacements               4410970                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11847643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11847643                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4703693                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4703693                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 285691205453                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 285691205453                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16551336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16551336                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.284188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.284188                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60737.638586                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60737.638586                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       291696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       291696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4411997                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4411997                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 265789439966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 265789439966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.266564                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.266564                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60242.434427                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60242.434427                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989428                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16295117                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4412029                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.693339                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989428                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999670                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999670                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37514669                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37514669                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     43929855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        43929855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     43929855                       # number of overall hits
system.cpu1.dcache.overall_hits::total       43929855                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18620252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18620252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18620252                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18620252                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1486211753490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1486211753490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1486211753490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1486211753490                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     62550107                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     62550107                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     62550107                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     62550107                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.297685                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.297685                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.297685                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.297685                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79816.951644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79816.951644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79816.951644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79816.951644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    157086611                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        55217                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2500610                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            869                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.819316                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.540852                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8397129                       # number of writebacks
system.cpu1.dcache.writebacks::total          8397129                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10098462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10098462                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10098462                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10098462                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8521790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8521790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8521790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8521790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 757286565710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 757286565710                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 757286565710                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 757286565710                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.136239                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.136239                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.136239                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.136239                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88864.729794                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88864.729794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88864.729794                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88864.729794                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8397128                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     36482757                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       36482757                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     15558887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     15558887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1283765650000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1283765650000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     52041644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     52041644                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.298970                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.298970                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82510.121065                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82510.121065                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8205409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8205409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7353478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7353478                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 665591315000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 665591315000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.141300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.141300                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90513.810608                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90513.810608                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7447098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7447098                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3061365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3061365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 202446103490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 202446103490                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10508463                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10508463                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.291324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.291324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66129.358469                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66129.358469                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1893053                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1893053                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1168312                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1168312                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91695250710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91695250710                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.111178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.111178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 78485.242564                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 78485.242564                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       690055                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       690055                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        73661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        73661                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4153403500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4153403500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       763716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       763716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.096451                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096451                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 56385.380323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 56385.380323                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        36874                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        36874                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        36787                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        36787                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2606269500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2606269500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.048168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.048168                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 70847.568435                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70847.568435                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       674387                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       674387                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44232                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44232                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    383193000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    383193000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       718619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       718619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.061551                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.061551                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8663.252849                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8663.252849                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44221                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44221                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    339037000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    339037000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.061536                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.061536                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7666.877728                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7666.877728                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       983000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       983000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       918000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       918000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       117256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         117256                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        48042                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        48042                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    566146461                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    566146461                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       165298                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       165298                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.290639                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.290639                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 11784.406582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 11784.406582                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          268                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          268                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47774                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    508427962                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    508427962                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.289017                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.289017                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 10642.356972                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 10642.356972                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.757193                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           54087328                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8538964                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.334179                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.757193                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992412                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992412                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        136934415                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       136934415                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 636536405000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21586692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9032970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18508080                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        45314029                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24341324                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              68                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          152033                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         85530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         237563                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           85                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           85                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2004191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2004193                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7426179                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14160512                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        16915                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        16915                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9041131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     22779958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13234762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     25408393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70464244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    385724736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    957702656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    564656960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1070534592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2978618944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        74423188                       # Total snoops (count)
system.tol2bus.snoopTraffic                 293839040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97724547                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.267200                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.492859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               73805779     75.52%     75.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1               21833955     22.34%     97.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1976373      2.02%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 108440      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97724547                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46899508540                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11528868974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4528310387                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12867813079                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6624728001                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           102056                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
