{
  "name": "tile_reg",
  "description": "LinxISA tile registers for accelerator-oriented blocks (TMA, CUBE, VPAR/VSEQ, MSEQ/MPAR). 32 architectural tiles with variable size (512B-4KB each). Organized as 4 hands (T, U, M, N) × 8 depth = 32 tiles.",
  "count": 32,
  "hands": [
    "T",
    "U",
    "M",
    "N"
  ],
  "depth_per_hand": 8,
  "min_size_bytes": 512,
  "max_size_bytes": 4096,
  "total_architectural_bytes": 131072,
  "entries": [
    { "hand": "T", "index": 0, "name": "T#0", "code": 0 },
    { "hand": "T", "index": 1, "name": "T#1", "code": 1 },
    { "hand": "T", "index": 2, "name": "T#2", "code": 2 },
    { "hand": "T", "index": 3, "name": "T#3", "code": 3 },
    { "hand": "T", "index": 4, "name": "T#4", "code": 4 },
    { "hand": "T", "index": 5, "name": "T#5", "code": 5 },
    { "hand": "T", "index": 6, "name": "T#6", "code": 6 },
    { "hand": "T", "index": 7, "name": "T#7", "code": 7 },
    { "hand": "U", "index": 0, "name": "U#0", "code": 8 },
    { "hand": "U", "index": 1, "name": "U#1", "code": 9 },
    { "hand": "U", "index": 2, "name": "U#2", "code": 10 },
    { "hand": "U", "index": 3, "name": "U#3", "code": 11 },
    { "hand": "U", "index": 4, "name": "U#4", "code": 12 },
    { "hand": "U", "index": 5, "name": "U#5", "code": 13 },
    { "hand": "U", "index": 6, "name": "U#6", "code": 14 },
    { "hand": "U", "index": 7, "name": "U#7", "code": 15 },
    { "hand": "M", "index": 0, "name": "M#0", "code": 16 },
    { "hand": "M", "index": 1, "name": "M#1", "code": 17 },
    { "hand": "M", "index": 2, "name": "M#2", "code": 18 },
    { "hand": "M", "index": 3, "name": "M#3", "code": 19 },
    { "hand": "M", "index": 4, "name": "M#4", "code": 20 },
    { "hand": "M", "index": 5, "name": "M#5", "code": 21 },
    { "hand": "M", "index": 6, "name": "M#6", "code": 22 },
    { "hand": "M", "index": 7, "name": "M#7", "code": 23 },
    { "hand": "N", "index": 0, "name": "N#0", "code": 24 },
    { "hand": "N", "index": 1, "name": "N#1", "code": 25 },
    { "hand": "N", "index": 2, "name": "N#2", "code": 26 },
    { "hand": "N", "index": 3, "name": "N#3", "code": 27 },
    { "hand": "N", "index": 4, "name": "N#4", "code": 28 },
    { "hand": "N", "index": 5, "name": "N#5", "code": 29 },
    { "hand": "N", "index": 6, "name": "N#6", "code": 30 },
    { "hand": "N", "index": 7, "name": "N#7", "code": 31 }
  ],
  "notes": [
    "Strict v0.3 architectural tile register file: 32 tiles (T/U/M/N hands × depth 8).",
    "Each tile has an architectural size tracked in the range [512B, 4KB].",
    "Tile registers are addressed by hand+index (for example T#0, U#3, M#2, N#5).",
    "Tile registers are used by tile/vector blocks such as BSTART.TMA, BSTART.CUBE, BSTART.VPAR/VSEQ and bridged MSEQ/MPAR flows.",
    "Implementations may provision more physical tiles than architectural (renaming support).",
    "Total architectural tile register space: 32 × 4KB = 128KB."
  ]
}
