Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 12:59:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_gen/fir_gen_ED97_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.980ns (34.471%)  route 1.863ns (65.529%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 5.680 - 4.000 ) 
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.170ns, distribution 0.990ns)
  Clock Net Delay (Destination): 1.020ns (routing 0.155ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1115, routed)        1.160     2.111    Add_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X120Y429       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y429       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.190 r  Add_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/Q
                         net (fo=1, routed)           0.241     2.431    Add_impl_instance/FPAddSubOp_instance/LZC_component/Q[1]
    SLICE_X119Y427       LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.579 r  Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4/O
                         net (fo=1, routed)           0.094     2.673    Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_4_n_0
    SLICE_X117Y427       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051     2.724 r  Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2/O
                         net (fo=1, routed)           0.086     2.810    Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2_n_0
    SLICE_X117Y427       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     2.845 r  Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1/O
                         net (fo=4, routed)           0.217     3.062    Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X119Y424       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     3.160 r  Add_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9/O
                         net (fo=1, routed)           0.009     3.169    Add_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X119Y424       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.359 r  Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.385    Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X119Y425       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.400 r  Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.426    Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X119Y426       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.441 r  Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     3.467    Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X119Y427       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.543 f  Add_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[1]
                         net (fo=6, routed)           0.292     3.835    Add_impl_instance/FPAddSubOp_instance/fracAdder/level5[26]
    SLICE_X117Y426       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.157     3.992 f  Add_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5/O
                         net (fo=1, routed)           0.160     4.152    Add_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5_n_0
    SLICE_X117Y425       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.202 f  Add_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2/O
                         net (fo=6, routed)           0.285     4.487    Add_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2_n_0
    SLICE_X120Y425       LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.066     4.553 r  Add_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1/O
                         net (fo=13, routed)          0.401     4.954    Add_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X119Y424       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=1115, routed)        1.020     5.680    Add_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLICE_X119Y424       FDRE                                         r  Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]/C
                         clock pessimism              0.359     6.039    
                         clock uncertainty           -0.035     6.003    
    SLICE_X119Y424       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074     5.929    Add_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -4.954    
  -------------------------------------------------------------------
                         slack                                  0.976    




