@INPROCEEDINGS{1319663,
author={Bolzani, L. and Rebaudengo, M. and Reorda, M.S. and Vargas, F. and Violante, M.},
booktitle={On-Line Testing Symposium, 2004. IOLTS 2004. Proceedings. 10th IEEE International},
title={Hybrid soft error detection by means of infrastructure IP cores [SoC implementation]},
year={2004},
month={July},
pages={79-84},
keywords={error detection;fault diagnosis;fault tolerance;fault tolerant computing;industrial property;integrated circuit reliability;redundancy;safety-critical software;system-on-chip;dependability;fault correction;fault detection;fault tolerance;hybrid soft error detection;information redundancy;infrastructure IP cores;low-cost infrastructure-intellectual-property cores;safety-critical applications;Application software;Biomedical computing;Computer aided manufacturing;Computer errors;Costs;Fault tolerance;Fault tolerant systems;Hardware;Redundancy;Software safety},
doi={10.1109/OLT.2004.1319663},}

