#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan 31 15:02:31 2025
# Process ID         : 9964
# Current directory  : C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent29276 C:\CSEE4280\GRP2ADD\Exercise3\FINAL CODE\CH4\project_1\project_1.xpr
# Log file           : C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/vivado.log
# Journal file       : C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1\vivado.jou
# Running On         : LAPTOP-RH96MGM6
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 8216 MB
# Swap memory        : 9522 MB
# Total Virtual      : 17739 MB
# Available Virtual  : 4298 MB
#-----------------------------------------------------------
start_gui
open_project {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/CSEE4280/project_1' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.ip_user_files'.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/cathode_top.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/seven_segment.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/SystemVerilog/counting_buttons/hdl/counting_buttons.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc'; using path 'C:/CSEE4280/The-FPGA-Programming-Handbook-Second-Edition/CH4/xdc/Nexys-A7-100T-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.559 ; gain = 277.648
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1382.285 ; gain = 22.332
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
set_property PROGRAM.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2025-Jan-31 15:12:32
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2025-Jan-31 15:12:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-14:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1497.953 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
set_property PROGRAM.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/CSEE4280/GRP2ADD/Exercise3/FINAL CODE/CH4/project_1/project_1.runs/impl_1/counting_buttons.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292BB36A2A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 31 20:56:23 2025...
