# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.22

# Delete rule output on recipe failure.
.DELETE_ON_ERROR:

#=============================================================================
# Special targets provided by cmake.

# Disable implicit rules so canonical targets will work.
.SUFFIXES:

# Disable VCS-based implicit rules.
% : %,v

# Disable VCS-based implicit rules.
% : RCS/%

# Disable VCS-based implicit rules.
% : RCS/%,v

# Disable VCS-based implicit rules.
% : SCCS/s.%

# Disable VCS-based implicit rules.
% : s.%

.SUFFIXES: .hpux_make_needs_suffix_list

# Command-line flag to silence nested $(MAKE).
$(VERBOSE)MAKESILENT = -s

#Suppress display of executed commands.
$(VERBOSE).SILENT:

# A target that is always out of date.
cmake_force:
.PHONY : cmake_force

#=============================================================================
# Set environment variables for the build.

# The shell in which to execute make rules.
SHELL = /bin/sh

# The CMake executable.
CMAKE_COMMAND = /usr/bin/cmake

# The command to remove a file.
RM = /usr/bin/cmake -E rm -f

# Escaping for special characters.
EQUALS = =

# The top-level source directory on which CMake was run.
CMAKE_SOURCE_DIR = /home/nouran/OpenFPGA

# The top-level build directory on which CMake was run.
CMAKE_BINARY_DIR = /home/nouran/OpenFPGA/build

# Include any dependencies generated for this target.
include vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/depend.make
# Include any dependencies generated by the compiler for this target.
include vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/compiler_depend.make

# Include the progress variables for this target.
include vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/progress.make

# Include the compile flags for this target's objects.
include vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/flags.make

vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o: vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/flags.make
vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o: ../vtr-verilog-to-routing/abc/src/base/main/main.c
vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o: vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/compiler_depend.ts
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --progress-dir=/home/nouran/OpenFPGA/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_1) "Building C object vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o"
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc && /usr/bin/ccache /usr/bin/cc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -MD -MT vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o -MF CMakeFiles/abc.dir/src/base/main/main.c.o.d -o CMakeFiles/abc.dir/src/base/main/main.c.o -c /home/nouran/OpenFPGA/vtr-verilog-to-routing/abc/src/base/main/main.c

vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.i: cmake_force
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Preprocessing C source to CMakeFiles/abc.dir/src/base/main/main.c.i"
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc && /usr/bin/cc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -E /home/nouran/OpenFPGA/vtr-verilog-to-routing/abc/src/base/main/main.c > CMakeFiles/abc.dir/src/base/main/main.c.i

vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.s: cmake_force
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green "Compiling C source to assembly CMakeFiles/abc.dir/src/base/main/main.c.s"
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc && /usr/bin/cc $(C_DEFINES) $(C_INCLUDES) $(C_FLAGS) -S /home/nouran/OpenFPGA/vtr-verilog-to-routing/abc/src/base/main/main.c -o CMakeFiles/abc.dir/src/base/main/main.c.s

# Object files for target abc
abc_OBJECTS = \
"CMakeFiles/abc.dir/src/base/main/main.c.o"

# External object files for target abc
abc_EXTERNAL_OBJECTS =

vtr-verilog-to-routing/abc/abc: vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/src/base/main/main.c.o
vtr-verilog-to-routing/abc/abc: vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/build.make
vtr-verilog-to-routing/abc/abc: vtr-verilog-to-routing/abc/libabc.a
vtr-verilog-to-routing/abc/abc: vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/link.txt
	@$(CMAKE_COMMAND) -E cmake_echo_color --switch=$(COLOR) --green --bold --progress-dir=/home/nouran/OpenFPGA/build/CMakeFiles --progress-num=$(CMAKE_PROGRESS_2) "Linking CXX executable abc"
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc && $(CMAKE_COMMAND) -E cmake_link_script CMakeFiles/abc.dir/link.txt --verbose=$(VERBOSE)

# Rule to build all files generated by this target.
vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/build: vtr-verilog-to-routing/abc/abc
.PHONY : vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/build

vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/clean:
	cd /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc && $(CMAKE_COMMAND) -P CMakeFiles/abc.dir/cmake_clean.cmake
.PHONY : vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/clean

vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/depend:
	cd /home/nouran/OpenFPGA/build && $(CMAKE_COMMAND) -E cmake_depends "Unix Makefiles" /home/nouran/OpenFPGA /home/nouran/OpenFPGA/vtr-verilog-to-routing/abc /home/nouran/OpenFPGA/build /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc /home/nouran/OpenFPGA/build/vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/DependInfo.cmake --color=$(COLOR)
.PHONY : vtr-verilog-to-routing/abc/CMakeFiles/abc.dir/depend

