#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x176e010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x176e1a0 .scope module, "tb" "tb" 3 53;
 .timescale -12 -12;
L_0x176c180 .functor NOT 1, L_0x17a11d0, C4<0>, C4<0>, C4<0>;
L_0x17a0f30 .functor XOR 1, L_0x17a0d40, L_0x17a0e90, C4<0>, C4<0>;
L_0x17a10c0 .functor XOR 1, L_0x17a0f30, L_0x17a0ff0, C4<0>, C4<0>;
v0x179f630_0 .net *"_ivl_10", 0 0, L_0x17a0ff0;  1 drivers
v0x179f730_0 .net *"_ivl_12", 0 0, L_0x17a10c0;  1 drivers
v0x179f810_0 .net *"_ivl_2", 0 0, L_0x17a0ca0;  1 drivers
v0x179f8d0_0 .net *"_ivl_4", 0 0, L_0x17a0d40;  1 drivers
v0x179f9b0_0 .net *"_ivl_6", 0 0, L_0x17a0e90;  1 drivers
v0x179fae0_0 .net *"_ivl_8", 0 0, L_0x17a0f30;  1 drivers
v0x179fbc0_0 .net "a", 0 0, v0x179e1a0_0;  1 drivers
v0x179fc60_0 .net "b", 0 0, v0x179e240_0;  1 drivers
v0x179fd00_0 .net "c", 0 0, v0x179e2e0_0;  1 drivers
v0x179fe30_0 .var "clk", 0 0;
v0x179fed0_0 .net "out_dut", 0 0, L_0x17a0af0;  1 drivers
v0x179ff70_0 .net "out_ref", 0 0, L_0x176ca40;  1 drivers
v0x17a0010_0 .var/2u "stats1", 159 0;
v0x17a00b0_0 .var/2u "strobe", 0 0;
v0x17a0150_0 .net "tb_match", 0 0, L_0x17a11d0;  1 drivers
v0x17a0210_0 .net "tb_mismatch", 0 0, L_0x176c180;  1 drivers
v0x17a02d0_0 .net "wavedrom_enable", 0 0, v0x179e450_0;  1 drivers
v0x17a0370_0 .net "wavedrom_title", 511 0, v0x179e540_0;  1 drivers
L_0x17a0ca0 .concat [ 1 0 0 0], L_0x176ca40;
L_0x17a0d40 .concat [ 1 0 0 0], L_0x176ca40;
L_0x17a0e90 .concat [ 1 0 0 0], L_0x17a0af0;
L_0x17a0ff0 .concat [ 1 0 0 0], L_0x176ca40;
L_0x17a11d0 .cmp/eeq 1, L_0x17a0ca0, L_0x17a10c0;
S_0x17776d0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x176e1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x1778140 .functor OR 1, v0x179e1a0_0, v0x179e240_0, C4<0>, C4<0>;
L_0x176ca40 .functor OR 1, L_0x1778140, v0x179e2e0_0, C4<0>, C4<0>;
v0x176c3f0_0 .net *"_ivl_0", 0 0, L_0x1778140;  1 drivers
v0x176c490_0 .net "a", 0 0, v0x179e1a0_0;  alias, 1 drivers
v0x179d3e0_0 .net "b", 0 0, v0x179e240_0;  alias, 1 drivers
v0x179d480_0 .net "c", 0 0, v0x179e2e0_0;  alias, 1 drivers
v0x179d540_0 .net "out", 0 0, L_0x176ca40;  alias, 1 drivers
S_0x179d6d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 16 0, S_0x176e1a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x179e1a0_0 .var "a", 0 0;
v0x179e240_0 .var "b", 0 0;
v0x179e2e0_0 .var "c", 0 0;
v0x179e3b0_0 .net "clk", 0 0, v0x179fe30_0;  1 drivers
v0x179e450_0 .var "wavedrom_enable", 0 0;
v0x179e540_0 .var "wavedrom_title", 511 0;
S_0x179d9a0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 37, 3 37 0, S_0x179d6d0;
 .timescale -12 -12;
v0x179dbe0_0 .var/2s "count", 31 0;
E_0x1773290/0 .event negedge, v0x179e3b0_0;
E_0x1773290/1 .event posedge, v0x179e3b0_0;
E_0x1773290 .event/or E_0x1773290/0, E_0x1773290/1;
E_0x17734f0 .event posedge, v0x179e3b0_0;
S_0x179dce0 .scope task, "wavedrom_start" "wavedrom_start" 3 28, 3 28 0, S_0x179d6d0;
 .timescale -12 -12;
v0x179dee0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x179dfc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 31, 3 31 0, S_0x179d6d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x179e6a0 .scope module, "top_module1" "top_module" 3 102, 4 1 0, S_0x176e1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "out";
L_0x17a0610 .functor NOT 1, v0x179e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x17a06a0 .functor AND 1, v0x179e240_0, L_0x17a0610, C4<1>, C4<1>;
L_0x17a0730 .functor NOT 1, v0x179e240_0, C4<0>, C4<0>, C4<0>;
L_0x17a07a0 .functor AND 1, L_0x17a0730, v0x179e2e0_0, C4<1>, C4<1>;
L_0x17a0870 .functor OR 1, L_0x17a06a0, L_0x17a07a0, C4<0>, C4<0>;
L_0x17a0980 .functor OR 1, v0x179e240_0, v0x179e2e0_0, C4<0>, C4<0>;
L_0x17a0a30 .functor AND 1, v0x179e1a0_0, L_0x17a0980, C4<1>, C4<1>;
L_0x17a0af0 .functor OR 1, L_0x17a0870, L_0x17a0a30, C4<0>, C4<0>;
v0x179e940_0 .net *"_ivl_0", 0 0, L_0x17a0610;  1 drivers
v0x179ea20_0 .net *"_ivl_10", 0 0, L_0x17a0980;  1 drivers
v0x179eb00_0 .net *"_ivl_12", 0 0, L_0x17a0a30;  1 drivers
v0x179ebf0_0 .net *"_ivl_2", 0 0, L_0x17a06a0;  1 drivers
v0x179ecd0_0 .net *"_ivl_4", 0 0, L_0x17a0730;  1 drivers
v0x179ee00_0 .net *"_ivl_6", 0 0, L_0x17a07a0;  1 drivers
v0x179eee0_0 .net *"_ivl_8", 0 0, L_0x17a0870;  1 drivers
v0x179efc0_0 .net "a", 0 0, v0x179e1a0_0;  alias, 1 drivers
v0x179f0b0_0 .net "b", 0 0, v0x179e240_0;  alias, 1 drivers
v0x179f1e0_0 .net "c", 0 0, v0x179e2e0_0;  alias, 1 drivers
v0x179f2d0_0 .net "out", 0 0, L_0x17a0af0;  alias, 1 drivers
S_0x179f410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 110, 3 110 0, S_0x176e1a0;
 .timescale -12 -12;
E_0x1773040 .event anyedge, v0x17a00b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17a00b0_0;
    %nor/r;
    %assign/vec4 v0x17a00b0_0, 0;
    %wait E_0x1773040;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x179d6d0;
T_3 ;
    %fork t_1, S_0x179d9a0;
    %jmp t_0;
    .scope S_0x179d9a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x179dbe0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x179e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e240_0, 0;
    %assign/vec4 v0x179e1a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17734f0;
    %load/vec4 v0x179dbe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x179dbe0_0, 0, 32;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x179e2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e240_0, 0;
    %assign/vec4 v0x179e1a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x179dfc0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1773290;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 3;
    %split/vec4 1;
    %assign/vec4 v0x179e1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x179e240_0, 0;
    %assign/vec4 v0x179e2e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .scope S_0x179d6d0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x176e1a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179fe30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17a00b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x176e1a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x179fe30_0;
    %inv;
    %store/vec4 v0x179fe30_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x176e1a0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x179e3b0_0, v0x17a0210_0, v0x179fbc0_0, v0x179fc60_0, v0x179fd00_0, v0x179ff70_0, v0x179fed0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x176e1a0;
T_7 ;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 120 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 123 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 124 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x176e1a0;
T_8 ;
    %wait E_0x1773290;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a0010_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0010_0, 4, 32;
    %load/vec4 v0x17a0150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 135 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0010_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17a0010_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0010_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x179ff70_0;
    %load/vec4 v0x179ff70_0;
    %load/vec4 v0x179fed0_0;
    %xor;
    %load/vec4 v0x179ff70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0010_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17a0010_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17a0010_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap1/kmap1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can10_depth0/human/kmap1/iter0/response8/top_module.sv";
