-makelib ies_lib/xil_defaultlib \
  "../../../../simple_combination_circut_vivado.srcs/sources_1/bd/design_1/ipshared/42a8/hdl/verilog/simple_combinational_circuit.v" \
  "../../../bd/design_1/ip/design_1_simple_combinational_0_0/sim/design_1_simple_combinational_0_0.v" \
  "../../../bd/design_1/sim/design_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

