// Code for half adder
  module tb_half_adder;

    reg a, b;
    wire sum, carry;

    half_adder uut(
      .a(a),
      .b(b),
      .sum(sum),
      .carry(carry)
    );

    initial begin
      $dumpfile("dump.vcd");
      $dumpvars(1);

      $display("A B| sum carry");
      $display("________");

      a=0;b=0;#10;
      $display("%b %b|%b %b" ,a ,b ,sum ,carry);

      a=0;b=1;#10;
      $display("%b %b|%b %b" ,a ,b ,sum ,carry);

      a=1;b=0;#10;
      $display("%b %b|%b %b" ,a ,b ,sum ,carry);

      a=1;b=1;#10;
      $display("%b %b|%b %b" ,a ,b ,sum ,carry);

      $finish;
    end
  endmodule  
