INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ojb0020/Downloads/EENG 5560 - Reconfigurable Computing/Homework/Homework 2/ARCA_Logic_Array/ARCA_Logic_Array.srcs/sim_1/new/ARCA_Logic_Array_Test_Bench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ARCA_Logic_Array_Test_Bench'
