$comment
	File created using the following command:
		vcd file EqCmpDemo.msim.vcd -direction
$end
$date
	Thu Oct 26 14:30:45 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module EqCmp4_vlg_vec_tst $end
$var reg 4 ! input0 [3:0] $end
$var reg 4 " input1 [3:0] $end
$var wire 1 # cmpOut $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * cmpOut~output_o $end
$var wire 1 + input1[3]~input_o $end
$var wire 1 , input1[2]~input_o $end
$var wire 1 - input0[2]~input_o $end
$var wire 1 . input0[3]~input_o $end
$var wire 1 / inst10~0_combout $end
$var wire 1 0 input1[1]~input_o $end
$var wire 1 1 input1[0]~input_o $end
$var wire 1 2 input0[0]~input_o $end
$var wire 1 3 input0[1]~input_o $end
$var wire 1 4 inst10~1_combout $end
$var wire 1 5 inst10~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 !
b1111 "
0#
0$
1%
x&
1'
1(
1)
0*
1+
1,
1-
0.
0/
10
11
02
13
04
05
$end
#100000
b1110 !
b111 "
b110 "
01
0+
1.
14
#200000
b1010 !
b1000 !
b100 "
b0 !
b1100 "
00
1+
03
0-
0.
#300000
b1 !
b1000 "
b1001 "
b1001 !
11
0,
12
1.
1/
15
1*
1#
#400000
b1011 !
b11 !
13
0.
04
0/
05
0*
0#
#500000
b10 !
b1101 "
b0 !
1,
02
03
#600000
b1111 "
b1110 "
b1 !
12
01
10
#700000
b101 !
b1101 !
b1010 "
b1111 !
b1000 "
b1001 "
b1110 !
11
00
0,
02
13
1-
1.
#800000
b1 "
b1010 !
b11 "
b10 "
b1011 !
12
0-
01
10
0+
#900000
b11 !
b1010 "
b111 !
b1000 "
b1001 "
b110 !
11
00
1+
02
1-
0.
#1000000
