

================================================================
== Vitis HLS Report for 'loop_pipeline'
================================================================
* Date:           Mon Aug  2 08:40:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        loop_pipe_prj
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.485 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    256|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    183|    -|
|Register         |        -|    -|     152|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     152|    439|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------------+-------------------------------------+---------------------+
    |                Instance                |                Module               |      Expression     |
    +----------------------------------------+-------------------------------------+---------------------+
    |ama_addmuladd_9s_9s_9ns_20ns_20_4_1_U1  |ama_addmuladd_9s_9s_9ns_20ns_20_4_1  |  i0 + (i1 + i2) * i3|
    +----------------------------------------+-------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln24_10_fu_458_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln24_11_fu_468_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln24_12_fu_495_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln24_13_fu_501_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln24_14_fu_526_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln24_15_fu_536_p2  |         +|   0|  0|  14|           7|           7|
    |add_ln24_16_fu_554_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln24_17_fu_564_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln24_1_fu_301_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln24_2_fu_311_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln24_3_fu_338_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln24_4_fu_344_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln24_5_fu_369_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln24_6_fu_379_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln24_7_fu_410_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln24_8_fu_420_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln24_9_fu_426_p2   |         +|   0|  0|  14|           6|           6|
    |add_ln24_fu_269_p2     |         +|   0|  0|  14|           6|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 256|         126|         126|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |A_address0  |  59|         11|    5|         55|
    |A_address1  |  59|         11|    5|         55|
    |ap_NS_fsm   |  65|         16|    1|         16|
    +------------+----+-----------+-----+-----------+
    |Total       | 183|         38|   11|        126|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |acc_V                |  20|   0|   20|          0|
    |add_ln24_11_reg_754  |   7|   0|    7|          0|
    |add_ln24_12_reg_774  |   8|   0|    8|          0|
    |add_ln24_13_reg_779  |   6|   0|    6|          0|
    |add_ln24_15_reg_784  |   7|   0|    7|          0|
    |add_ln24_2_reg_654   |   7|   0|    7|          0|
    |add_ln24_3_reg_674   |   8|   0|    8|          0|
    |add_ln24_4_reg_679   |   6|   0|    6|          0|
    |add_ln24_6_reg_694   |   7|   0|    7|          0|
    |add_ln24_8_reg_709   |   9|   0|    9|          0|
    |add_ln24_9_reg_714   |   6|   0|    6|          0|
    |add_ln24_reg_614     |   6|   0|    6|          0|
    |ap_CS_fsm            |  15|   0|   15|          0|
    |empty_13_reg_729     |   5|   0|    5|          0|
    |empty_14_reg_734     |   5|   0|    5|          0|
    |empty_16_reg_749     |   5|   0|    5|          0|
    |empty_18_reg_769     |   5|   0|    5|          0|
    |empty_3_reg_629      |   5|   0|    5|          0|
    |empty_4_reg_634      |   5|   0|    5|          0|
    |empty_6_reg_649      |   5|   0|    5|          0|
    |empty_8_reg_669      |   5|   0|    5|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 152|   0|  152|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------+-----+-----+------------+---------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_pipeline|  return value|
|ap_return   |  out|   20|  ap_ctrl_hs|  loop_pipeline|  return value|
|A_address0  |  out|    5|   ap_memory|              A|         array|
|A_ce0       |  out|    1|   ap_memory|              A|         array|
|A_q0        |   in|    8|   ap_memory|              A|         array|
|A_address1  |  out|    5|   ap_memory|              A|         array|
|A_ce1       |  out|    1|   ap_memory|              A|         array|
|A_q1        |   in|    8|   ap_memory|              A|         array|
+------------+-----+-----+------------+---------------+--------------+

