{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609738799697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609738799697 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sdram_controller_test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"sdram_controller_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609738799704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609738799733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609738799733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609738799894 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609738799899 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1609738800008 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609738800008 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1609738800011 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609738800011 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609738800011 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609738800011 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609738800011 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1609738800011 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609738800012 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "The Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1609738800641 ""}
{ "Info" "ISTA_SDC_FOUND" "sdram_controller_test.SDC " "Reading SDC File: 'sdram_controller_test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1609738800642 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1609738800644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "state.10000 " "Node: state.10000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch data\[1\] state.10000 " "Latch data\[1\] is being clocked by state.10000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609738800645 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609738800645 "|sdram_controller_test|state.10000"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000 " "Node: sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch sdram_controller:sdram_controller\|sdram_read:sdram_read\|data\[1\] sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000 " "Latch sdram_controller:sdram_controller\|sdram_read:sdram_read\|data\[1\] is being clocked by sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1609738800645 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1609738800645 "|sdram_controller_test|sdram_controller:sdram_controller|sdram_read:sdram_read|state.01000000"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1609738800647 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1609738800647 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609738800647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609738800647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609738800647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609738800647 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1609738800647 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1609738800647 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_CLK~1 " "Destination node sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_CLK~1" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000 " "Destination node sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state.10000 " "Destination node state.10000" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609738800667 ""}  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609738800667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000  " "Automatically promoted node sdram_controller:sdram_controller\|sdram_read:sdram_read\|state.01000000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~1 " "Destination node sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~1" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~2 " "Destination node sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~2" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~3 " "Destination node sdram_controller:sdram_controller\|sdram_initalize:sdram_init\|DRAM_UDQM~3" {  } { { "../sdram/sdram_intialize.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_intialize.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_read:sdram_read\|Selector1~0 " "Destination node sdram_controller:sdram_controller\|sdram_read:sdram_read\|Selector1~0" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 74 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_controller:sdram_controller\|sdram_read:sdram_read\|next_state.10000000~0 " "Destination node sdram_controller:sdram_controller\|sdram_read:sdram_read\|next_state.10000000~0" {  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609738800667 ""}  } { { "../sdram/sdram_read.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram/sdram_read.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609738800667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state.10000  " "Automatically promoted node state.10000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1609738800668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~1 " "Destination node Selector0~1" {  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1609738800668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1609738800668 ""}  } { { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609738800668 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609738801028 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609738801029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609738801029 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609738801030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609738801031 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609738801031 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609738801031 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609738801032 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609738801032 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609738801032 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609738801032 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609738801129 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1609738801134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609738802185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609738802255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609738802275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609738802619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609738802619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609738803081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y11 X78_Y21 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y11 to location X78_Y21" {  } { { "loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y11 to location X78_Y21"} { { 12 { 0 ""} 67 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609738804241 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609738804241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609738804345 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1609738804345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609738804345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609738804347 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609738804504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609738804511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609738804787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609738804787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609738805219 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609738805727 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "45 MAX 10 " "45 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[0\] 3.3-V LVTTL U17 " "Pin DRAM_ADDR\[0\] uses I/O standard 3.3-V LVTTL at U17" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[1\] 3.3-V LVTTL W19 " "Pin DRAM_ADDR\[1\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[3\] 3.3-V LVTTL U18 " "Pin DRAM_ADDR\[3\] uses I/O standard 3.3-V LVTTL at U18" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[5\] 3.3-V LVTTL T18 " "Pin DRAM_ADDR\[5\] uses I/O standard 3.3-V LVTTL at T18" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_ADDR\[10\] 3.3-V LVTTL T20 " "Pin DRAM_ADDR\[10\] uses I/O standard 3.3-V LVTTL at T20" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_ADDR[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA\[0\] 3.3-V LVTTL T21 " "Pin DRAM_BA\[0\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_BA[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_BA\[1\] 3.3-V LVTTL T22 " "Pin DRAM_BA\[1\] uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_BA[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CAS_N 3.3-V LVTTL U21 " "Pin DRAM_CAS_N uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_CAS_N } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CKE 3.3-V LVTTL N22 " "Pin DRAM_CKE uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_CKE } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_CLK 3.3-V LVTTL L14 " "Pin DRAM_CLK uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_CLK } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_LDQM 3.3-V LVTTL V22 " "Pin DRAM_LDQM uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_LDQM } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_RAS_N 3.3-V LVTTL U22 " "Pin DRAM_RAS_N uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_RAS_N } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_UDQM 3.3-V LVTTL J21 " "Pin DRAM_UDQM uses I/O standard 3.3-V LVTTL at J21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_UDQM } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_WE_N 3.3-V LVTTL V20 " "Pin DRAM_WE_N uses I/O standard 3.3-V LVTTL at V20" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_WE_N } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "sdram_controller_test.v" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1609738805982 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1609738805982 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.fit.smsg " "Generated suppressed messages file C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/projects/8_SDRAM/sdram_project/sdram_controller_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609738806066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5771 " "Peak virtual memory: 5771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609738806496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 03 23:40:06 2021 " "Processing ended: Sun Jan 03 23:40:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609738806496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609738806496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609738806496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609738806496 ""}
