// Seed: 2538109821
module module_0 (
    input tri1 id_0,
    output supply0 id_1
);
  logic id_3;
  parameter id_4#(
      .id_5(id_4),
      .id_6(-1)
  ) = id_5 | -1;
  logic id_7;
  ;
  assign id_1 = 1;
  logic id_8;
  ;
  assign module_1._id_15 = 0;
  wire id_9 = id_9#(
      .id_7(1),
      .id_8(id_4),
      .id_3(-1),
      .id_0(-1),
      .id_4(id_5)
  );
endmodule
module module_1 #(
    parameter id_11 = 32'd38,
    parameter id_15 = 32'd96
) (
    output wor id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    input wor id_8,
    output supply1 id_9,
    input supply1 id_10,
    input uwire _id_11,
    output supply0 id_12,
    input supply1 id_13,
    output logic id_14,
    input uwire _id_15,
    input wand id_16,
    output wand id_17
);
  assign id_0 = -1;
  struct packed {
    time  id_19;
    logic id_20;
  }
      id_21, id_22;
  initial @(posedge -1) id_14 = -1'b0;
  logic id_23;
  wire  id_24;
  id_25(
      {-1{1'b0}}, id_11
  );
  logic [-1 : (  id_11  &  -1 'd0 )] id_26["" : 1];
  ;
  module_0 modCall_1 (
      id_7,
      id_6
  );
  always_latch @(*) id_27;
  assign id_6 = id_5;
  assign id_0 = id_26;
  wire id_28;
  assign id_17 = id_25[-1][id_15 : 1'b0] / 1;
  wire id_29;
endmodule
