/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* PWM_1 */
.set PWM_1_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set PWM_1_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set PWM_1_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set PWM_1_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set PWM_1_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* PWM_2 */
.set PWM_2_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set PWM_2_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set PWM_2_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set PWM_2_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set PWM_2_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_3 */
.set PWM_3_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set PWM_3_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set PWM_3_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set PWM_3_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set PWM_3_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set PWM_3_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set PWM_3_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set PWM_3_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set PWM_3_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* PWM_4 */
.set PWM_4_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
.set PWM_4_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
.set PWM_4_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
.set PWM_4_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
.set PWM_4_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
.set PWM_4_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
.set PWM_4_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
.set PWM_4_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
.set PWM_4_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
.set PWM_4_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
.set PWM_4_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
.set PWM_4_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
.set PWM_4_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
.set PWM_4_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
.set PWM_4_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2

/* Clock_1 */
.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL7
.set Clock_1__DIV_ID, 0x00000042
.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_1__PA_DIV_ID, 0x000000FF

/* Clock_2 */
.set Clock_2__CTRL_REGISTER, CYREG_PERI_PCLK_CTL8
.set Clock_2__DIV_ID, 0x00000040
.set Clock_2__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set Clock_2__PA_DIV_ID, 0x000000FF

/* Clock_3 */
.set Clock_3__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
.set Clock_3__DIV_ID, 0x00000043
.set Clock_3__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set Clock_3__PA_DIV_ID, 0x000000FF

/* Clock_4 */
.set Clock_4__CTRL_REGISTER, CYREG_PERI_PCLK_CTL9
.set Clock_4__DIV_ID, 0x00000041
.set Clock_4__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_4__PA_DIV_ID, 0x000000FF

/* Pin_RED */
.set Pin_RED__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_RED__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_RED__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_RED__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_RED__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_RED__0__HSIOM_MASK, 0x0F000000
.set Pin_RED__0__HSIOM_SHIFT, 24
.set Pin_RED__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_RED__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_RED__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_RED__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_RED__0__MASK, 0x40
.set Pin_RED__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set Pin_RED__0__OUT_SEL_SHIFT, 12
.set Pin_RED__0__OUT_SEL_VAL, 0
.set Pin_RED__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_RED__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_RED__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_RED__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_RED__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_RED__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_RED__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_RED__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_RED__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_RED__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_RED__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_RED__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_RED__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_RED__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_RED__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_RED__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_RED__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_RED__0__PORT, 2
.set Pin_RED__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_RED__0__SHIFT, 6
.set Pin_RED__DR, CYREG_GPIO_PRT2_DR
.set Pin_RED__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_RED__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_RED__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_RED__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_RED__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_RED__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_RED__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_RED__MASK, 0x40
.set Pin_RED__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_RED__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_RED__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_RED__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_RED__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_RED__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_RED__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_RED__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_RED__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_RED__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_RED__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_RED__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_RED__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_RED__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_RED__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_RED__PC, CYREG_GPIO_PRT2_PC
.set Pin_RED__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_RED__PORT, 2
.set Pin_RED__PS, CYREG_GPIO_PRT2_PS
.set Pin_RED__SHIFT, 6

/* Pin_SW2 */
.set Pin_SW2__0__DR, CYREG_GPIO_PRT2_DR
.set Pin_SW2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_SW2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_SW2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_SW2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set Pin_SW2__0__HSIOM_MASK, 0xF0000000
.set Pin_SW2__0__HSIOM_SHIFT, 28
.set Pin_SW2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_SW2__0__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_SW2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_SW2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_SW2__0__MASK, 0x80
.set Pin_SW2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_SW2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_SW2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_SW2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_SW2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_SW2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_SW2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_SW2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_SW2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_SW2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_SW2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_SW2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_SW2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_SW2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_SW2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_SW2__0__PC, CYREG_GPIO_PRT2_PC
.set Pin_SW2__0__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_SW2__0__PORT, 2
.set Pin_SW2__0__PS, CYREG_GPIO_PRT2_PS
.set Pin_SW2__0__SHIFT, 7
.set Pin_SW2__DR, CYREG_GPIO_PRT2_DR
.set Pin_SW2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set Pin_SW2__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set Pin_SW2__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set Pin_SW2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_SW2__INTR, CYREG_GPIO_PRT2_INTR
.set Pin_SW2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set Pin_SW2__INTSTAT, CYREG_GPIO_PRT2_INTR
.set Pin_SW2__MASK, 0x80
.set Pin_SW2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set Pin_SW2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set Pin_SW2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set Pin_SW2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set Pin_SW2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set Pin_SW2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set Pin_SW2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set Pin_SW2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set Pin_SW2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set Pin_SW2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set Pin_SW2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set Pin_SW2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set Pin_SW2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set Pin_SW2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set Pin_SW2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set Pin_SW2__PC, CYREG_GPIO_PRT2_PC
.set Pin_SW2__PC2, CYREG_GPIO_PRT2_PC2
.set Pin_SW2__PORT, 2
.set Pin_SW2__PS, CYREG_GPIO_PRT2_PS
.set Pin_SW2__SHIFT, 7
.set Pin_SW2__SNAP, CYREG_GPIO_PRT2_INTR
.set Pin_SW2_int__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set Pin_SW2_int__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set Pin_SW2_int__INTC_MASK, 0x04
.set Pin_SW2_int__INTC_NUMBER, 2
.set Pin_SW2_int__INTC_PRIOR_MASK, 0xC00000
.set Pin_SW2_int__INTC_PRIOR_NUM, 3
.set Pin_SW2_int__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set Pin_SW2_int__INTC_SET_EN_REG, CYREG_CM0_ISER
.set Pin_SW2_int__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Pin_pair01 */
.set Pin_pair01__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair01__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair01__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair01__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair01__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_pair01__0__HSIOM_MASK, 0x0000F000
.set Pin_pair01__0__HSIOM_SHIFT, 12
.set Pin_pair01__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair01__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair01__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair01__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair01__0__MASK, 0x08
.set Pin_pair01__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair01__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair01__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair01__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair01__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair01__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair01__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair01__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair01__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair01__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair01__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair01__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair01__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair01__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair01__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair01__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair01__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair01__0__PORT, 0
.set Pin_pair01__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair01__0__SHIFT, 3
.set Pin_pair01__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair01__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair01__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair01__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair01__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair01__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair01__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair01__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair01__MASK, 0x08
.set Pin_pair01__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair01__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair01__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair01__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair01__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair01__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair01__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair01__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair01__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair01__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair01__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair01__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair01__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair01__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair01__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair01__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair01__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair01__PORT, 0
.set Pin_pair01__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair01__SHIFT, 3

/* Pin_pair02 */
.set Pin_pair02__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair02__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair02__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair02__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair02__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_pair02__0__HSIOM_MASK, 0x0000000F
.set Pin_pair02__0__HSIOM_SHIFT, 0
.set Pin_pair02__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair02__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair02__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair02__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair02__0__MASK, 0x01
.set Pin_pair02__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair02__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair02__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair02__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair02__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair02__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair02__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair02__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair02__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair02__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair02__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair02__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair02__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair02__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair02__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair02__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair02__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair02__0__PORT, 0
.set Pin_pair02__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair02__0__SHIFT, 0
.set Pin_pair02__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair02__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair02__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair02__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair02__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair02__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair02__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair02__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair02__MASK, 0x01
.set Pin_pair02__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair02__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair02__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair02__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair02__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair02__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair02__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair02__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair02__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair02__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair02__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair02__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair02__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair02__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair02__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair02__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair02__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair02__PORT, 0
.set Pin_pair02__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair02__SHIFT, 0

/* Pin_pair03 */
.set Pin_pair03__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair03__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair03__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair03__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair03__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_pair03__0__HSIOM_MASK, 0x000F0000
.set Pin_pair03__0__HSIOM_SHIFT, 16
.set Pin_pair03__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair03__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair03__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair03__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair03__0__MASK, 0x10
.set Pin_pair03__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair03__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair03__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair03__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair03__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair03__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair03__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair03__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair03__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair03__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair03__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair03__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair03__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair03__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair03__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair03__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair03__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair03__0__PORT, 0
.set Pin_pair03__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair03__0__SHIFT, 4
.set Pin_pair03__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair03__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair03__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair03__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair03__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair03__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair03__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair03__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair03__MASK, 0x10
.set Pin_pair03__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair03__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair03__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair03__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair03__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair03__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair03__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair03__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair03__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair03__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair03__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair03__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair03__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair03__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair03__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair03__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair03__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair03__PORT, 0
.set Pin_pair03__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair03__SHIFT, 4

/* Pin_pair04 */
.set Pin_pair04__0__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair04__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair04__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair04__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair04__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set Pin_pair04__0__HSIOM_MASK, 0x00F00000
.set Pin_pair04__0__HSIOM_SHIFT, 20
.set Pin_pair04__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair04__0__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair04__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair04__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair04__0__MASK, 0x20
.set Pin_pair04__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair04__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair04__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair04__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair04__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair04__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair04__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair04__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair04__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair04__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair04__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair04__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair04__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair04__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair04__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair04__0__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair04__0__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair04__0__PORT, 0
.set Pin_pair04__0__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair04__0__SHIFT, 5
.set Pin_pair04__DR, CYREG_GPIO_PRT0_DR
.set Pin_pair04__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set Pin_pair04__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set Pin_pair04__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set Pin_pair04__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair04__INTR, CYREG_GPIO_PRT0_INTR
.set Pin_pair04__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set Pin_pair04__INTSTAT, CYREG_GPIO_PRT0_INTR
.set Pin_pair04__MASK, 0x20
.set Pin_pair04__PA__CFG0, CYREG_UDB_PA0_CFG0
.set Pin_pair04__PA__CFG1, CYREG_UDB_PA0_CFG1
.set Pin_pair04__PA__CFG10, CYREG_UDB_PA0_CFG10
.set Pin_pair04__PA__CFG11, CYREG_UDB_PA0_CFG11
.set Pin_pair04__PA__CFG12, CYREG_UDB_PA0_CFG12
.set Pin_pair04__PA__CFG13, CYREG_UDB_PA0_CFG13
.set Pin_pair04__PA__CFG14, CYREG_UDB_PA0_CFG14
.set Pin_pair04__PA__CFG2, CYREG_UDB_PA0_CFG2
.set Pin_pair04__PA__CFG3, CYREG_UDB_PA0_CFG3
.set Pin_pair04__PA__CFG4, CYREG_UDB_PA0_CFG4
.set Pin_pair04__PA__CFG5, CYREG_UDB_PA0_CFG5
.set Pin_pair04__PA__CFG6, CYREG_UDB_PA0_CFG6
.set Pin_pair04__PA__CFG7, CYREG_UDB_PA0_CFG7
.set Pin_pair04__PA__CFG8, CYREG_UDB_PA0_CFG8
.set Pin_pair04__PA__CFG9, CYREG_UDB_PA0_CFG9
.set Pin_pair04__PC, CYREG_GPIO_PRT0_PC
.set Pin_pair04__PC2, CYREG_GPIO_PRT0_PC2
.set Pin_pair04__PORT, 0
.set Pin_pair04__PS, CYREG_GPIO_PRT0_PS
.set Pin_pair04__SHIFT, 5

/* Pin_PairLine1 */
.set Pin_PairLine1__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_PairLine1__0__HSIOM_MASK, 0x0000F000
.set Pin_PairLine1__0__HSIOM_SHIFT, 12
.set Pin_PairLine1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine1__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine1__0__MASK, 0x08
.set Pin_PairLine1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_PairLine1__0__OUT_SEL_SHIFT, 6
.set Pin_PairLine1__0__OUT_SEL_VAL, 2
.set Pin_PairLine1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine1__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine1__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine1__0__PORT, 1
.set Pin_PairLine1__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine1__0__SHIFT, 3
.set Pin_PairLine1__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine1__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine1__MASK, 0x08
.set Pin_PairLine1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine1__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine1__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine1__PORT, 1
.set Pin_PairLine1__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine1__SHIFT, 3

/* Pin_PairLine2 */
.set Pin_PairLine2__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_PairLine2__0__HSIOM_MASK, 0x0000000F
.set Pin_PairLine2__0__HSIOM_SHIFT, 0
.set Pin_PairLine2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine2__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine2__0__MASK, 0x01
.set Pin_PairLine2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_PairLine2__0__OUT_SEL_SHIFT, 0
.set Pin_PairLine2__0__OUT_SEL_VAL, 0
.set Pin_PairLine2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine2__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine2__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine2__0__PORT, 1
.set Pin_PairLine2__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine2__0__SHIFT, 0
.set Pin_PairLine2__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine2__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine2__MASK, 0x01
.set Pin_PairLine2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine2__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine2__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine2__PORT, 1
.set Pin_PairLine2__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine2__SHIFT, 0

/* Pin_PairLine3 */
.set Pin_PairLine3__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_PairLine3__0__HSIOM_MASK, 0x000F0000
.set Pin_PairLine3__0__HSIOM_SHIFT, 16
.set Pin_PairLine3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine3__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine3__0__MASK, 0x10
.set Pin_PairLine3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_PairLine3__0__OUT_SEL_SHIFT, 8
.set Pin_PairLine3__0__OUT_SEL_VAL, 0
.set Pin_PairLine3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine3__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine3__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine3__0__PORT, 1
.set Pin_PairLine3__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine3__0__SHIFT, 4
.set Pin_PairLine3__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine3__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine3__MASK, 0x10
.set Pin_PairLine3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine3__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine3__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine3__PORT, 1
.set Pin_PairLine3__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine3__SHIFT, 4

/* Pin_PairLine4 */
.set Pin_PairLine4__0__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set Pin_PairLine4__0__HSIOM_MASK, 0x00F00000
.set Pin_PairLine4__0__HSIOM_SHIFT, 20
.set Pin_PairLine4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine4__0__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine4__0__MASK, 0x20
.set Pin_PairLine4__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set Pin_PairLine4__0__OUT_SEL_SHIFT, 10
.set Pin_PairLine4__0__OUT_SEL_VAL, 3
.set Pin_PairLine4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine4__0__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine4__0__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine4__0__PORT, 1
.set Pin_PairLine4__0__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine4__0__SHIFT, 5
.set Pin_PairLine4__DR, CYREG_GPIO_PRT1_DR
.set Pin_PairLine4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set Pin_PairLine4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set Pin_PairLine4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set Pin_PairLine4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine4__INTR, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set Pin_PairLine4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set Pin_PairLine4__MASK, 0x20
.set Pin_PairLine4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set Pin_PairLine4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set Pin_PairLine4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set Pin_PairLine4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set Pin_PairLine4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set Pin_PairLine4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set Pin_PairLine4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set Pin_PairLine4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set Pin_PairLine4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set Pin_PairLine4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set Pin_PairLine4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set Pin_PairLine4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set Pin_PairLine4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set Pin_PairLine4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set Pin_PairLine4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set Pin_PairLine4__PC, CYREG_GPIO_PRT1_PC
.set Pin_PairLine4__PC2, CYREG_GPIO_PRT1_PC2
.set Pin_PairLine4__PORT, 1
.set Pin_PairLine4__PS, CYREG_GPIO_PRT1_PS
.set Pin_PairLine4__SHIFT, 5

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x1A1711AA
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_DMA_CHANNELS_AVAILABLE, 8
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 21
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 2
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
