// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_v_frmbuf_wr_0_0_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_dout,
        img_empty_n,
        img_read,
        bytePlanes_01_din,
        bytePlanes_01_full_n,
        bytePlanes_01_write,
        bytePlanes_12_din,
        bytePlanes_12_full_n,
        bytePlanes_12_write,
        Height_dout,
        Height_empty_n,
        Height_read,
        WidthInPix_dout,
        WidthInPix_empty_n,
        WidthInPix_read,
        WidthInBytes_dout,
        WidthInBytes_empty_n,
        WidthInBytes_read,
        VideoFormat_dout,
        VideoFormat_empty_n,
        VideoFormat_read,
        Height_out_din,
        Height_out_full_n,
        Height_out_write,
        WidthInBytes_out_din,
        WidthInBytes_out_full_n,
        WidthInBytes_out_write,
        VideoFormat_out_din,
        VideoFormat_out_full_n,
        VideoFormat_out_write
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_pp0_stage0 = 26'd8;
parameter    ap_ST_fsm_pp0_stage1 = 26'd16;
parameter    ap_ST_fsm_pp0_stage2 = 26'd32;
parameter    ap_ST_fsm_pp0_stage3 = 26'd64;
parameter    ap_ST_fsm_pp0_stage4 = 26'd128;
parameter    ap_ST_fsm_pp0_stage5 = 26'd256;
parameter    ap_ST_fsm_pp0_stage6 = 26'd512;
parameter    ap_ST_fsm_pp0_stage7 = 26'd1024;
parameter    ap_ST_fsm_state14 = 26'd2048;
parameter    ap_ST_fsm_state15 = 26'd4096;
parameter    ap_ST_fsm_state16 = 26'd8192;
parameter    ap_ST_fsm_state17 = 26'd16384;
parameter    ap_ST_fsm_state18 = 26'd32768;
parameter    ap_ST_fsm_state19 = 26'd65536;
parameter    ap_ST_fsm_pp1_stage0 = 26'd131072;
parameter    ap_ST_fsm_pp1_stage1 = 26'd262144;
parameter    ap_ST_fsm_pp1_stage2 = 26'd524288;
parameter    ap_ST_fsm_pp1_stage3 = 26'd1048576;
parameter    ap_ST_fsm_pp1_stage4 = 26'd2097152;
parameter    ap_ST_fsm_pp1_stage5 = 26'd4194304;
parameter    ap_ST_fsm_pp1_stage6 = 26'd8388608;
parameter    ap_ST_fsm_pp1_stage7 = 26'd16777216;
parameter    ap_ST_fsm_state30 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [47:0] img_dout;
input   img_empty_n;
output   img_read;
output  [127:0] bytePlanes_01_din;
input   bytePlanes_01_full_n;
output   bytePlanes_01_write;
output  [127:0] bytePlanes_12_din;
input   bytePlanes_12_full_n;
output   bytePlanes_12_write;
input  [11:0] Height_dout;
input   Height_empty_n;
output   Height_read;
input  [3:0] WidthInPix_dout;
input   WidthInPix_empty_n;
output   WidthInPix_read;
input  [14:0] WidthInBytes_dout;
input   WidthInBytes_empty_n;
output   WidthInBytes_read;
input  [5:0] VideoFormat_dout;
input   VideoFormat_empty_n;
output   VideoFormat_read;
output  [11:0] Height_out_din;
input   Height_out_full_n;
output   Height_out_write;
output  [14:0] WidthInBytes_out_din;
input   WidthInBytes_out_full_n;
output   WidthInBytes_out_write;
output  [5:0] VideoFormat_out_din;
input   VideoFormat_out_full_n;
output   VideoFormat_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_read;
reg[127:0] bytePlanes_01_din;
reg bytePlanes_01_write;
reg bytePlanes_12_write;
reg Height_read;
reg WidthInPix_read;
reg WidthInBytes_read;
reg VideoFormat_read;
reg Height_out_write;
reg WidthInBytes_out_write;
reg VideoFormat_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    img_blk_n;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln483_reg_2468;
reg   [0:0] or_ln488_reg_2483;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_ln488_1_reg_2492;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_ln488_2_reg_2521;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_ln488_3_reg_2530;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_ln488_4_reg_2539;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_ln488_5_reg_2548;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] or_ln488_6_reg_2557;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_ln488_7_reg_2561;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln652_reg_2700;
reg   [0:0] or_ln657_reg_2715;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_ln657_1_reg_2746;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_ln657_2_reg_2800;
wire    ap_CS_fsm_pp1_stage4;
wire    ap_block_pp1_stage4;
reg   [0:0] or_ln657_3_reg_2819;
wire    ap_CS_fsm_pp1_stage5;
wire    ap_block_pp1_stage5;
reg   [0:0] or_ln657_4_reg_2838;
wire    ap_CS_fsm_pp1_stage6;
wire    ap_block_pp1_stage6;
reg   [0:0] or_ln657_5_reg_2857;
wire    ap_CS_fsm_pp1_stage7;
wire    ap_block_pp1_stage7;
reg   [0:0] or_ln657_6_reg_2876;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_ln657_7_reg_2880;
reg    bytePlanes_01_blk_n;
reg   [0:0] or_ln669_reg_2719;
reg   [0:0] or_ln669_1_reg_2723;
reg   [0:0] or_ln669_2_reg_2727;
reg   [0:0] or_ln669_2_reg_2727_pp1_iter1_reg;
reg    bytePlanes_12_blk_n;
reg   [0:0] demorgan_reg_2459;
reg    Height_blk_n;
reg    WidthInPix_blk_n;
reg    WidthInBytes_blk_n;
reg    VideoFormat_blk_n;
reg    Height_out_blk_n;
reg    WidthInBytes_out_blk_n;
reg    VideoFormat_out_blk_n;
reg   [11:0] x_reg_317;
reg   [7:0] pix_val_V_4_2_i_reg_328;
reg   [7:0] pix_val_V_3_2_i_reg_338;
reg   [7:0] pix_val_V_1_2_i_reg_348;
reg   [7:0] pix_val_V_0_2_i_reg_358;
reg   [7:0] pix_val_V_4_3_i_reg_368;
reg   [7:0] pix_val_V_3_3_i_reg_379;
reg   [7:0] pix_val_V_1_3_i_reg_390;
reg   [7:0] pix_val_V_0_3_i_reg_401;
reg   [7:0] pix_val_V_4_4_i_reg_412;
reg   [7:0] pix_val_V_3_4_i_reg_423;
reg   [7:0] pix_val_V_1_4_i_reg_434;
reg   [7:0] pix_val_V_0_4_i_reg_445;
reg   [7:0] pix_val_V_4_5_i_reg_456;
reg   [7:0] pix_val_V_3_5_i_reg_467;
reg   [7:0] pix_val_V_1_5_i_reg_478;
reg   [7:0] pix_val_V_0_5_i_reg_489;
reg   [7:0] pix_val_V_4_6_i_reg_500;
reg   [7:0] pix_val_V_3_6_i_reg_511;
reg   [7:0] pix_val_V_1_6_i_reg_522;
reg   [7:0] pix_val_V_0_6_i_reg_533;
reg   [7:0] pix_val_V_4_7_i_reg_544;
reg   [7:0] pix_val_V_3_7_i_reg_555;
reg   [7:0] pix_val_V_1_7_i_reg_566;
reg   [7:0] pix_val_V_0_7_i_reg_577;
reg   [9:0] x_1_reg_679;
reg   [7:0] pix_val_V_5_2_i_reg_691;
reg   [7:0] pix_val_V_4_12_i_reg_701;
reg   [7:0] pix_val_V_3_12_i_reg_711;
reg   [7:0] pix_val_V_2_2_i_reg_721;
reg   [7:0] pix_val_V_1_12_i_reg_731;
reg   [7:0] pix_val_V_0_12_i_reg_741;
reg   [7:0] pix_val_V_5_3_i_reg_751;
reg   [7:0] pix_val_V_4_13_i_reg_762;
reg   [7:0] pix_val_V_3_13_i_reg_773;
reg   [7:0] pix_val_V_2_3_i_reg_784;
reg   [7:0] pix_val_V_1_13_i_reg_795;
reg   [7:0] pix_val_V_0_13_i_reg_806;
reg   [7:0] pix_val_V_5_4_i_reg_817;
reg   [7:0] pix_val_V_4_14_i_reg_828;
reg   [7:0] pix_val_V_5_5_i_reg_883;
reg   [7:0] pix_val_V_4_15_i_reg_894;
reg   [7:0] pix_val_V_3_15_i_reg_905;
reg   [7:0] pix_val_V_2_5_i_reg_916;
reg   [7:0] pix_val_V_1_15_i_reg_927;
reg   [7:0] pix_val_V_0_15_i_reg_938;
reg   [7:0] pix_val_V_5_6_i_reg_949;
reg   [7:0] pix_val_V_4_16_i_reg_960;
reg   [7:0] pix_val_V_3_16_i_reg_971;
reg   [7:0] pix_val_V_2_6_i_reg_982;
reg   [7:0] pix_val_V_1_16_i_reg_993;
reg   [7:0] pix_val_V_0_16_i_reg_1004;
reg   [7:0] pix_val_V_5_7_i_reg_1015;
reg   [7:0] pix_val_V_4_17_i_reg_1026;
reg   [7:0] pix_val_V_3_17_i_reg_1037;
reg   [7:0] pix_val_V_2_7_i_reg_1048;
reg    ap_predicate_op99_read_state5;
reg    ap_block_state5_pp0_stage1_iter0;
reg    ap_block_state13_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_predicate_op281_read_state21;
reg    ap_block_state21_pp1_stage1_iter0;
reg    ap_block_state29_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
reg    ap_predicate_op114_read_state6;
reg    ap_block_state6_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
reg    ap_predicate_op301_read_state22;
reg    ap_block_state22_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
reg    ap_predicate_op126_read_state7;
reg    ap_block_state7_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
reg    ap_predicate_op317_read_state23;
reg    ap_block_state23_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
reg    ap_predicate_op138_read_state8;
reg    ap_block_state8_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
reg    ap_predicate_op333_read_state24;
reg    ap_block_state24_pp1_stage4_iter0;
reg    ap_block_pp1_stage4_11001;
reg    ap_predicate_op150_read_state9;
reg    ap_block_state9_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
reg    ap_predicate_op349_read_state25;
reg    ap_predicate_op359_write_state25;
reg    ap_block_state25_pp1_stage5_iter0;
reg    ap_block_pp1_stage5_11001;
reg    ap_predicate_op162_read_state10;
reg    ap_block_state10_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op368_read_state26;
reg    ap_block_state26_pp1_stage6_iter0;
reg    ap_block_pp1_stage6_11001;
reg    ap_predicate_op175_read_state11;
reg    ap_block_state11_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
reg    ap_predicate_op385_read_state27;
reg    ap_block_state27_pp1_stage7_iter0;
reg    ap_block_pp1_stage7_11001;
wire    ap_block_state4_pp0_stage0_iter0;
reg    ap_predicate_op186_read_state12;
reg    ap_block_state12_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire    ap_block_state20_pp1_stage0_iter0;
reg    ap_predicate_op400_read_state28;
reg    ap_block_state28_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
reg   [11:0] Height_read_reg_2340;
reg   [3:0] widthInPix_1_reg_2347;
reg   [14:0] widthInPix_reg_2355;
wire   [5:0] VideoFormat_read_read_fu_256_p2;
reg   [5:0] VideoFormat_read_reg_2363;
wire   [11:0] trunc_ln470_1_fu_1412_p4;
reg   [11:0] trunc_ln470_1_reg_2368;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln473_fu_1422_p2;
reg   [0:0] icmp_ln473_reg_2373;
wire  signed [12:0] sext_ln479_fu_1455_p1;
reg  signed [12:0] sext_ln479_reg_2378;
wire   [0:0] brmerge54_not_i_fu_1459_p2;
reg   [0:0] brmerge54_not_i_reg_2410;
wire   [0:0] grp_fu_1201_p2;
wire   [0:0] icmp_ln488_fu_1464_p2;
reg   [0:0] icmp_ln488_reg_2415;
wire   [0:0] icmp_ln488_1_fu_1480_p2;
reg   [0:0] icmp_ln488_1_reg_2420;
wire   [0:0] icmp_ln488_2_fu_1486_p2;
reg   [0:0] icmp_ln488_2_reg_2425;
wire   [0:0] icmp_ln488_3_fu_1502_p2;
reg   [0:0] icmp_ln488_3_reg_2430;
wire   [0:0] icmp_ln488_4_fu_1508_p2;
reg   [0:0] icmp_ln488_4_reg_2435;
wire   [0:0] icmp_ln488_5_fu_1514_p2;
reg   [0:0] icmp_ln488_5_reg_2440;
wire   [0:0] icmp_ln488_6_fu_1520_p2;
reg   [0:0] icmp_ln488_6_reg_2445;
wire   [11:0] y_3_fu_1526_p2;
reg   [11:0] y_3_reg_2450;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln479_1_fu_1536_p2;
wire   [0:0] demorgan_fu_1541_p2;
wire   [11:0] x_2_fu_1546_p2;
reg   [11:0] x_2_reg_2463;
wire   [0:0] icmp_ln483_fu_1552_p2;
reg   [0:0] icmp_ln483_reg_2468_pp0_iter1_reg;
wire   [0:0] cmp26_i_fu_1561_p2;
reg   [0:0] cmp26_i_reg_2472;
wire   [0:0] or_ln488_fu_1566_p2;
wire   [7:0] pix_val_V_0_3_fu_1571_p1;
wire   [0:0] or_ln488_1_fu_1575_p2;
wire   [7:0] pix_val_V_0_5_fu_1591_p1;
wire   [0:0] or_ln488_2_fu_1595_p2;
wire   [7:0] pix_val_V_0_7_fu_1599_p1;
wire   [0:0] or_ln488_3_fu_1603_p2;
wire   [7:0] pix_val_V_0_9_fu_1607_p1;
wire   [0:0] or_ln488_4_fu_1611_p2;
wire   [7:0] pix_val_V_0_11_fu_1615_p1;
wire   [0:0] or_ln488_5_fu_1619_p2;
wire   [7:0] pix_val_V_0_13_fu_1623_p1;
wire   [0:0] or_ln488_6_fu_1627_p2;
wire   [0:0] or_ln488_7_fu_1631_p2;
wire   [7:0] pix_val_V_0_15_fu_1635_p1;
wire   [7:0] pix_val_V_0_17_fu_1639_p1;
wire    ap_CS_fsm_state15;
wire   [9:0] trunc_ln1_fu_1766_p4;
reg   [9:0] trunc_ln1_reg_2580;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln642_fu_1779_p2;
reg   [0:0] icmp_ln642_reg_2585;
wire   [10:0] sub113_i_fu_1857_p2;
reg   [10:0] sub113_i_reg_2590;
reg   [0:0] icmp_ln648_reg_2595;
wire   [0:0] icmp_ln657_fu_1863_p2;
reg   [0:0] icmp_ln657_reg_2641;
wire   [0:0] icmp_ln657_1_fu_1879_p2;
reg   [0:0] icmp_ln657_1_reg_2646;
wire   [0:0] icmp_ln657_2_fu_1885_p2;
reg   [0:0] icmp_ln657_2_reg_2651;
wire   [0:0] icmp_ln657_3_fu_1901_p2;
reg   [0:0] icmp_ln657_3_reg_2656;
wire   [0:0] icmp_ln657_4_fu_1907_p2;
reg   [0:0] icmp_ln657_4_reg_2661;
wire   [0:0] icmp_ln657_5_fu_1913_p2;
reg   [0:0] icmp_ln657_5_reg_2666;
wire   [0:0] icmp_ln657_6_fu_1919_p2;
reg   [0:0] icmp_ln657_6_reg_2671;
wire   [0:0] icmp_ln669_fu_1925_p2;
reg   [0:0] icmp_ln669_reg_2676;
wire   [0:0] icmp_ln669_1_fu_1941_p2;
reg   [0:0] icmp_ln669_1_reg_2681;
wire   [0:0] icmp_ln669_2_fu_1947_p2;
reg   [0:0] icmp_ln669_2_reg_2686;
wire   [11:0] y_2_fu_1958_p2;
reg   [11:0] y_2_reg_2691;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln648_1_fu_1964_p2;
wire   [0:0] icmp_ln652_fu_1969_p2;
reg   [0:0] icmp_ln652_reg_2700_pp1_iter1_reg;
wire   [0:0] cmp114_i_fu_1978_p2;
reg   [0:0] cmp114_i_reg_2704;
wire   [0:0] or_ln657_fu_1983_p2;
wire   [0:0] or_ln669_fu_1988_p2;
wire   [0:0] or_ln669_1_fu_1993_p2;
wire   [0:0] or_ln669_2_fu_1998_p2;
wire   [7:0] pix_val_V_0_2_fu_2003_p1;
wire   [0:0] or_ln657_1_fu_2007_p2;
wire   [9:0] x_3_fu_2011_p2;
reg   [9:0] x_3_reg_2750;
wire   [7:0] pix_val_V_0_4_fu_2035_p1;
wire   [0:0] or_ln657_2_fu_2039_p2;
wire   [7:0] pix_val_V_0_6_fu_2043_p1;
wire   [0:0] or_ln657_3_fu_2047_p2;
wire   [7:0] pix_val_V_0_8_fu_2051_p1;
wire   [0:0] or_ln657_4_fu_2055_p2;
wire   [7:0] pix_val_V_0_10_fu_2059_p1;
wire   [0:0] or_ln657_5_fu_2063_p2;
wire   [7:0] pix_val_V_0_12_fu_2104_p1;
wire   [0:0] or_ln657_6_fu_2108_p2;
wire   [0:0] or_ln657_7_fu_2112_p2;
wire   [7:0] pix_val_V_0_14_fu_2116_p1;
wire   [7:0] pix_val_V_0_16_fu_2120_p1;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state22;
reg    ap_block_pp1_stage7_subdone;
reg   [11:0] y_reg_306;
wire    ap_CS_fsm_state14;
reg   [11:0] ap_phi_mux_x_phi_fu_321_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_2_i_reg_328;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_2_i_reg_338;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_reg_348;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_reg_358;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_3_i_reg_368;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_3_i_reg_379;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_reg_390;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_reg_401;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_4_i_reg_412;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_4_i_reg_423;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_reg_434;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_reg_445;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_5_i_reg_456;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_5_i_reg_467;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_reg_478;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_reg_489;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_6_i_reg_500;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_6_i_reg_511;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_reg_522;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_reg_533;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_7_i_reg_544;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_7_i_reg_544;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_7_i_reg_555;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_7_i_reg_555;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_reg_566;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_reg_566;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_reg_577;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_reg_577;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_8_i_reg_588;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_8_i_reg_598;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_reg_608;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_reg_618;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618;
reg   [7:0] ap_phi_mux_pix_val_V_4_9_i_phi_fu_631_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_4_9_i_reg_628;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_4_9_i_reg_628;
reg   [7:0] ap_phi_mux_pix_val_V_3_9_i_phi_fu_641_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_9_i_reg_638;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_9_i_reg_638;
reg   [7:0] ap_phi_mux_pix_val_V_1_9_i_phi_fu_651_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_reg_648;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_reg_648;
reg   [7:0] ap_phi_mux_pix_val_V_0_9_i_phi_fu_661_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_reg_658;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_reg_658;
reg   [11:0] y_1_reg_668;
wire    ap_CS_fsm_state30;
reg   [9:0] ap_phi_mux_x_1_phi_fu_683_p4;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_reg_691;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_reg_701;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_reg_711;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_reg_721;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_reg_731;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_reg_741;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_reg_751;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_reg_762;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_reg_773;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_reg_784;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_reg_795;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_reg_806;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_reg_817;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_reg_828;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_reg_839;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_reg_850;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_reg_861;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_reg_872;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_reg_883;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_reg_894;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_reg_905;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_reg_916;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_reg_927;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_reg_938;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_reg_949;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_reg_960;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_reg_971;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_reg_982;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_reg_993;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_reg_1004;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_reg_1015;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_reg_1015;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_reg_1026;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_reg_1026;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_reg_1037;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_reg_1037;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_reg_1048;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_reg_1048;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_reg_1059;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_reg_1059;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_reg_1070;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_reg_1070;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_reg_1081;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_reg_1091;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_reg_1101;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_reg_1111;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_reg_1121;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_reg_1131;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131;
reg   [7:0] ap_phi_mux_pix_val_V_5_9_i_phi_fu_1144_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_reg_1141;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_reg_1141;
reg   [7:0] ap_phi_mux_pix_val_V_4_19_i_phi_fu_1154_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_reg_1151;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_reg_1151;
reg   [7:0] ap_phi_mux_pix_val_V_3_19_i_phi_fu_1164_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_reg_1161;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_reg_1161;
reg   [7:0] ap_phi_mux_pix_val_V_2_9_i_phi_fu_1174_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_reg_1171;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_reg_1171;
reg   [7:0] ap_phi_mux_pix_val_V_1_19_i_phi_fu_1184_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_reg_1181;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_reg_1181;
reg   [7:0] ap_phi_mux_pix_val_V_0_19_i_phi_fu_1194_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_reg_1191;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_reg_1191;
reg   [7:0] pix_val_V_0_1_fu_194;
reg   [7:0] pix_val_V_1_17_fu_198;
reg   [7:0] pix_val_V_3_17_fu_202;
reg   [7:0] pix_val_V_4_17_fu_206;
reg   [7:0] pix_val_V_0_fu_214;
reg   [7:0] pix_val_V_1_16_fu_218;
reg   [7:0] pix_val_V_2_8_fu_222;
reg   [7:0] pix_val_V_3_16_fu_226;
reg   [7:0] pix_val_V_4_16_fu_230;
reg   [7:0] pix_val_V_5_8_fu_234;
reg    ap_block_state1;
wire   [127:0] p_Result_4_7_i_fu_1643_p17;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] p_Result_8_i_fu_2067_p17;
reg    ap_block_pp1_stage5_01001;
wire   [127:0] p_Result_8_1_i_fu_2124_p17;
reg    ap_block_pp1_stage0_01001;
wire   [127:0] p_Result_8_2_i_fu_2261_p17;
reg    ap_block_pp1_stage1_01001;
wire   [15:0] zext_ln470_fu_1403_p1;
wire   [15:0] add_ln470_fu_1406_p2;
wire   [3:0] remainPix_1_fu_1400_p1;
wire   [2:0] lshr_ln1_fu_1428_p4;
wire   [3:0] zext_ln473_fu_1437_p1;
wire   [11:0] sub25_i_fu_1449_p2;
wire   [3:0] remainPix_2_fu_1441_p3;
wire   [2:0] tmp_3_fu_1470_p4;
wire   [1:0] tmp_4_fu_1492_p4;
wire   [0:0] trunc_ln479_fu_1532_p1;
wire   [12:0] zext_ln483_fu_1557_p1;
wire   [15:0] zext_ln638_fu_1737_p1;
wire   [15:0] add_ln638_fu_1740_p2;
wire   [11:0] trunc_ln_fu_1746_p4;
wire   [11:0] add_ln639_fu_1756_p2;
wire   [24:0] grp_fu_2333_p2;
wire   [2:0] lshr_ln_fu_1784_p4;
wire   [3:0] zext_ln642_fu_1793_p1;
wire   [8:0] shl_ln_fu_1805_p3;
wire   [6:0] shl_ln643_1_fu_1816_p3;
wire   [9:0] zext_ln643_fu_1812_p1;
wire   [9:0] zext_ln643_1_fu_1823_p1;
wire   [9:0] sub_ln643_fu_1827_p2;
wire   [9:0] add_ln643_fu_1833_p2;
wire   [2:0] trunc_ln2_fu_1839_p4;
wire   [10:0] zext_ln639_fu_1775_p1;
wire   [3:0] remainPix_fu_1797_p3;
wire   [2:0] tmp_fu_1869_p4;
wire   [1:0] tmp_1_fu_1891_p4;
wire   [2:0] remainTrx_fu_1849_p3;
wire   [1:0] tmp_2_fu_1931_p4;
wire   [10:0] zext_ln652_fu_1974_p1;
wire   [11:0] grp_fu_2333_p0;
wire   [13:0] grp_fu_2333_p1;
reg   [25:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp1_stage4_subdone;
reg    ap_block_pp1_stage5_subdone;
reg    ap_block_pp1_stage6_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [24:0] grp_fu_2333_p00;
reg    ap_condition_2226;
reg    ap_condition_2229;
reg    ap_condition_2232;
reg    ap_condition_2235;
reg    ap_condition_2238;
reg    ap_condition_2241;
reg    ap_condition_2244;
reg    ap_condition_2247;
reg    ap_condition_2250;
reg    ap_condition_2253;
reg    ap_condition_713;
reg    ap_condition_2260;
reg    ap_condition_2264;
reg    ap_condition_2268;
reg    ap_condition_2272;
reg    ap_condition_2276;
reg    ap_condition_2280;
reg    ap_condition_2284;
reg    ap_condition_2288;
reg    ap_condition_2292;
reg    ap_condition_2296;
reg    ap_condition_723;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 26'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
end

bd_v_frmbuf_wr_0_0_mul_mul_12ns_14ns_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
mul_mul_12ns_14ns_25_4_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2333_p0),
    .din1(grp_fu_2333_p1),
    .ce(1'b1),
    .dout(grp_fu_2333_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd1) | (icmp_ln648_reg_2595 == 1'd1)) | (~(6'd21 == VideoFormat_read_reg_2363) & ~(6'd20 == VideoFormat_read_reg_2363))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state6))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln479_1_fu_1536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln479_1_fu_1536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage2_subdone) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_condition_pp1_exit_iter0_state22))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd21 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0)) | ((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd20 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0))))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp1_stage7_subdone) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage2_subdone) & (ap_enable_reg_pp1_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd21 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0)) | ((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd20 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0))))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2229)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_reg_358 <= pix_val_V_0_1_fu_194;
        end else if ((1'b1 == ap_condition_2226)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_reg_358 <= pix_val_V_0_3_fu_1571_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2235)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_reg_401 <= ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_reg_358;
        end else if ((1'b1 == ap_condition_2232)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_reg_401 <= pix_val_V_0_5_fu_1591_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2241)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_reg_445 <= ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_reg_401;
        end else if ((1'b1 == ap_condition_2238)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_reg_445 <= pix_val_V_0_7_fu_1599_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2247)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_reg_489 <= ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_reg_445;
        end else if ((1'b1 == ap_condition_2244)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_reg_489 <= pix_val_V_0_9_fu_1607_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2253)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_reg_533 <= ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_reg_489;
        end else if ((1'b1 == ap_condition_2250)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_reg_533 <= pix_val_V_0_11_fu_1615_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2229)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_reg_348 <= pix_val_V_1_17_fu_198;
        end else if ((1'b1 == ap_condition_2226)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_reg_348 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2235)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_reg_390 <= ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_reg_348;
        end else if ((1'b1 == ap_condition_2232)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_reg_390 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2241)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_reg_434 <= ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_reg_390;
        end else if ((1'b1 == ap_condition_2238)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_reg_434 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2247)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_reg_478 <= ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_reg_434;
        end else if ((1'b1 == ap_condition_2244)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_reg_478 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2253)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_reg_522 <= ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_reg_478;
        end else if ((1'b1 == ap_condition_2250)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_reg_522 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2229)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_2_i_reg_338 <= pix_val_V_3_17_fu_202;
        end else if ((1'b1 == ap_condition_2226)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_2_i_reg_338 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2235)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_3_i_reg_379 <= ap_phi_reg_pp0_iter0_pix_val_V_3_2_i_reg_338;
        end else if ((1'b1 == ap_condition_2232)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_3_i_reg_379 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2241)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_4_i_reg_423 <= ap_phi_reg_pp0_iter0_pix_val_V_3_3_i_reg_379;
        end else if ((1'b1 == ap_condition_2238)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_4_i_reg_423 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2247)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_5_i_reg_467 <= ap_phi_reg_pp0_iter0_pix_val_V_3_4_i_reg_423;
        end else if ((1'b1 == ap_condition_2244)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_5_i_reg_467 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2253)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_6_i_reg_511 <= ap_phi_reg_pp0_iter0_pix_val_V_3_5_i_reg_467;
        end else if ((1'b1 == ap_condition_2250)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_6_i_reg_511 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2229)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_2_i_reg_328 <= pix_val_V_4_17_fu_206;
        end else if ((1'b1 == ap_condition_2226)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_2_i_reg_328 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2235)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_3_i_reg_368 <= ap_phi_reg_pp0_iter0_pix_val_V_4_2_i_reg_328;
        end else if ((1'b1 == ap_condition_2232)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_3_i_reg_368 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2241)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_4_i_reg_412 <= ap_phi_reg_pp0_iter0_pix_val_V_4_3_i_reg_368;
        end else if ((1'b1 == ap_condition_2238)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_4_i_reg_412 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2247)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_5_i_reg_456 <= ap_phi_reg_pp0_iter0_pix_val_V_4_4_i_reg_412;
        end else if ((1'b1 == ap_condition_2244)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_5_i_reg_456 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        if ((1'b1 == ap_condition_2253)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_6_i_reg_500 <= ap_phi_reg_pp0_iter0_pix_val_V_4_5_i_reg_456;
        end else if ((1'b1 == ap_condition_2250)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_4_6_i_reg_500 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if (((or_ln488_5_reg_2548 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_reg_577 <= ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_reg_533;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_reg_577 <= ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_reg_577;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln488_6_reg_2557 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618 <= ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_reg_577;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618 <= pix_val_V_0_15_fu_1635_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618 <= ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln488_7_reg_2561 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_reg_658 <= pix_val_V_0_17_fu_1639_p1;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_reg_658 <= ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if (((or_ln488_5_reg_2548 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_reg_566 <= ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_reg_522;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_reg_566 <= ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_reg_566;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln488_6_reg_2557 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608 <= ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_reg_566;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608 <= ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_reg_608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln488_7_reg_2561 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_reg_648 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_reg_648 <= ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_reg_648;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if (((or_ln488_5_reg_2548 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_7_i_reg_555 <= ap_phi_reg_pp0_iter0_pix_val_V_3_6_i_reg_511;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_7_i_reg_555 <= ap_phi_reg_pp0_iter0_pix_val_V_3_7_i_reg_555;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln488_6_reg_2557 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598 <= ap_phi_reg_pp0_iter1_pix_val_V_3_7_i_reg_555;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598 <= ap_phi_reg_pp0_iter0_pix_val_V_3_8_i_reg_598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln488_7_reg_2561 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_9_i_reg_638 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_9_i_reg_638 <= ap_phi_reg_pp0_iter0_pix_val_V_3_9_i_reg_638;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_713)) begin
        if (((or_ln488_5_reg_2548 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_4_7_i_reg_544 <= ap_phi_reg_pp0_iter0_pix_val_V_4_6_i_reg_500;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_4_7_i_reg_544 <= ap_phi_reg_pp0_iter0_pix_val_V_4_7_i_reg_544;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln488_6_reg_2557 == 1'd0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588 <= ap_phi_reg_pp0_iter1_pix_val_V_4_7_i_reg_544;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588 <= ap_phi_reg_pp0_iter0_pix_val_V_4_8_i_reg_588;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln488_7_reg_2561 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_9_i_reg_628 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_4_9_i_reg_628 <= ap_phi_reg_pp0_iter0_pix_val_V_4_9_i_reg_628;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_reg_741 <= pix_val_V_0_fu_214;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_reg_741 <= pix_val_V_0_2_fu_2003_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_reg_806 <= ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_reg_741;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_reg_806 <= pix_val_V_0_4_fu_2035_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_reg_872 <= ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_reg_806;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_reg_872 <= pix_val_V_0_6_fu_2043_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_reg_938 <= ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_reg_872;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_reg_938 <= pix_val_V_0_8_fu_2051_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_reg_1004 <= ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_reg_938;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_reg_1004 <= pix_val_V_0_10_fu_2059_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_reg_731 <= pix_val_V_1_16_fu_218;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_reg_731 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_reg_795 <= ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_reg_731;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_reg_795 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_reg_861 <= ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_reg_795;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_reg_861 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_reg_927 <= ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_reg_861;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_reg_927 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_reg_993 <= ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_reg_927;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_reg_993 <= {{img_dout[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_reg_721 <= pix_val_V_2_8_fu_222;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_reg_721 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_reg_784 <= ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_reg_721;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_reg_784 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_reg_850 <= ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_reg_784;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_reg_850 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_reg_916 <= ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_reg_850;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_reg_916 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_reg_982 <= ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_reg_916;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_reg_982 <= {{img_dout[23:16]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_reg_711 <= pix_val_V_3_16_fu_226;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_reg_711 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_reg_773 <= ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_reg_711;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_reg_773 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_reg_839 <= ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_reg_773;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_reg_839 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_reg_905 <= ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_reg_839;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_reg_905 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_reg_971 <= ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_reg_905;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_reg_971 <= {{img_dout[31:24]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_reg_701 <= pix_val_V_4_16_fu_230;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_reg_701 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_reg_762 <= ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_reg_701;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_reg_762 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_reg_828 <= ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_reg_762;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_reg_828 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_reg_894 <= ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_reg_828;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_reg_894 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_reg_960 <= ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_reg_894;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_reg_960 <= {{img_dout[39:32]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2264)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_reg_691 <= pix_val_V_5_8_fu_234;
        end else if ((1'b1 == ap_condition_2260)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_reg_691 <= {{img_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2272)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_reg_751 <= ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_reg_691;
        end else if ((1'b1 == ap_condition_2268)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_reg_751 <= {{img_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2280)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_reg_817 <= ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_reg_751;
        end else if ((1'b1 == ap_condition_2276)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_reg_817 <= {{img_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2288)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_reg_883 <= ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_reg_817;
        end else if ((1'b1 == ap_condition_2284)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_reg_883 <= {{img_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        if ((1'b1 == ap_condition_2296)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_reg_949 <= ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_reg_883;
        end else if ((1'b1 == ap_condition_2292)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_reg_949 <= {{img_dout[47:40]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_reg_1070 <= ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_reg_1004;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_reg_1070 <= ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_reg_1070;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131 <= ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_reg_1070;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131 <= pix_val_V_0_14_fu_2116_p1;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131 <= ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_reg_1131;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_reg_1191 <= pix_val_V_0_16_fu_2120_p1;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_reg_1191 <= ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_reg_1191;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_reg_1059 <= ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_reg_993;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_reg_1059 <= ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_reg_1059;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121 <= ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_reg_1059;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121 <= ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_reg_1121;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_reg_1181 <= {{img_dout[15:8]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_reg_1181 <= ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_reg_1181;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_reg_1048 <= ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_reg_982;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_reg_1048 <= ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_reg_1048;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111 <= ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_reg_1048;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111 <= {{img_dout[23:16]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111 <= ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_reg_1111;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_reg_1171 <= {{img_dout[23:16]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_reg_1171 <= ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_reg_1171;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_reg_1037 <= ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_reg_971;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_reg_1037 <= ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_reg_1037;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101 <= ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_reg_1037;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101 <= ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_reg_1101;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_reg_1161 <= {{img_dout[31:24]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_reg_1161 <= ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_reg_1161;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_reg_1026 <= ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_reg_960;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_reg_1026 <= ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_reg_1026;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091 <= ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_reg_1026;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091 <= ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_reg_1091;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_reg_1151 <= {{img_dout[39:32]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_reg_1151 <= ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_reg_1151;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_723)) begin
        if (((or_ln657_5_reg_2857 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_reg_1015 <= ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_reg_949;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_reg_1015 <= ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_reg_1015;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (or_ln657_6_reg_2876 == 1'd0) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081 <= ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_reg_1015;
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081 <= {{img_dout[47:40]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081 <= ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_reg_1081;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_reg_1141 <= {{img_dout[47:40]}};
    end else if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_reg_1141 <= ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_reg_1141;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        x_1_reg_679 <= x_3_reg_2750;
    end else if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd21 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0)) | ((icmp_ln648_1_fu_1964_p2 == 1'd0) & (6'd20 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0))))) begin
        x_1_reg_679 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        x_reg_317 <= x_2_reg_2463;
    end else if (((icmp_ln479_1_fu_1536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        x_reg_317 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        y_1_reg_668 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        y_1_reg_668 <= y_2_reg_2691;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        y_reg_306 <= y_3_reg_2450;
    end else if (((grp_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_reg_306 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        Height_read_reg_2340 <= Height_dout;
        VideoFormat_read_reg_2363 <= VideoFormat_dout;
        widthInPix_1_reg_2347 <= WidthInPix_dout;
        widthInPix_reg_2355 <= WidthInBytes_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_ln488_5_reg_2548 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_7_i_reg_577 <= pix_val_V_0_13_fu_1623_p1;
        ap_phi_reg_pp0_iter0_pix_val_V_1_7_i_reg_566 <= {{img_dout[15:8]}};
        ap_phi_reg_pp0_iter0_pix_val_V_3_7_i_reg_555 <= {{img_dout[31:24]}};
        ap_phi_reg_pp0_iter0_pix_val_V_4_7_i_reg_544 <= {{img_dout[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (or_ln657_5_reg_2857 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_17_i_reg_1070 <= pix_val_V_0_12_fu_2104_p1;
        ap_phi_reg_pp1_iter0_pix_val_V_1_17_i_reg_1059 <= {{img_dout[15:8]}};
        ap_phi_reg_pp1_iter0_pix_val_V_2_7_i_reg_1048 <= {{img_dout[23:16]}};
        ap_phi_reg_pp1_iter0_pix_val_V_3_17_i_reg_1037 <= {{img_dout[31:24]}};
        ap_phi_reg_pp1_iter0_pix_val_V_4_17_i_reg_1026 <= {{img_dout[39:32]}};
        ap_phi_reg_pp1_iter0_pix_val_V_5_7_i_reg_1015 <= {{img_dout[47:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        brmerge54_not_i_reg_2410 <= brmerge54_not_i_fu_1459_p2;
        icmp_ln488_1_reg_2420 <= icmp_ln488_1_fu_1480_p2;
        icmp_ln488_2_reg_2425 <= icmp_ln488_2_fu_1486_p2;
        icmp_ln488_3_reg_2430 <= icmp_ln488_3_fu_1502_p2;
        icmp_ln488_4_reg_2435 <= icmp_ln488_4_fu_1508_p2;
        icmp_ln488_5_reg_2440 <= icmp_ln488_5_fu_1514_p2;
        icmp_ln488_6_reg_2445 <= icmp_ln488_6_fu_1520_p2;
        icmp_ln488_reg_2415 <= icmp_ln488_fu_1464_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln652_fu_1969_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        cmp114_i_reg_2704 <= cmp114_i_fu_1978_p2;
        or_ln657_reg_2715 <= or_ln657_fu_1983_p2;
        or_ln669_1_reg_2723 <= or_ln669_1_fu_1993_p2;
        or_ln669_2_reg_2727 <= or_ln669_2_fu_1998_p2;
        or_ln669_reg_2719 <= or_ln669_fu_1988_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln483_fu_1552_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cmp26_i_reg_2472 <= cmp26_i_fu_1561_p2;
        or_ln488_reg_2483 <= or_ln488_fu_1566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln479_1_fu_1536_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        demorgan_reg_2459 <= demorgan_fu_1541_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln473_reg_2373 <= icmp_ln473_fu_1422_p2;
        sext_ln479_reg_2378 <= sext_ln479_fu_1455_p1;
        trunc_ln470_1_reg_2368 <= {{add_ln470_fu_1406_p2[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln483_reg_2468 <= icmp_ln483_fu_1552_p2;
        icmp_ln483_reg_2468_pp0_iter1_reg <= icmp_ln483_reg_2468;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        icmp_ln642_reg_2585 <= icmp_ln642_fu_1779_p2;
        icmp_ln648_reg_2595 <= grp_fu_1201_p2;
        sub113_i_reg_2590 <= sub113_i_fu_1857_p2;
        trunc_ln1_reg_2580 <= {{grp_fu_2333_p2[23:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln652_reg_2700 <= icmp_ln652_fu_1969_p2;
        icmp_ln652_reg_2700_pp1_iter1_reg <= icmp_ln652_reg_2700;
        or_ln669_2_reg_2727_pp1_iter1_reg <= or_ln669_2_reg_2727;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        icmp_ln657_1_reg_2646 <= icmp_ln657_1_fu_1879_p2;
        icmp_ln657_2_reg_2651 <= icmp_ln657_2_fu_1885_p2;
        icmp_ln657_3_reg_2656 <= icmp_ln657_3_fu_1901_p2;
        icmp_ln657_4_reg_2661 <= icmp_ln657_4_fu_1907_p2;
        icmp_ln657_5_reg_2666 <= icmp_ln657_5_fu_1913_p2;
        icmp_ln657_6_reg_2671 <= icmp_ln657_6_fu_1919_p2;
        icmp_ln657_reg_2641 <= icmp_ln657_fu_1863_p2;
        icmp_ln669_1_reg_2681 <= icmp_ln669_1_fu_1941_p2;
        icmp_ln669_2_reg_2686 <= icmp_ln669_2_fu_1947_p2;
        icmp_ln669_reg_2676 <= icmp_ln669_fu_1925_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_1_reg_2492 <= or_ln488_1_fu_1575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_2_reg_2521 <= or_ln488_2_fu_1595_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_3_reg_2530 <= or_ln488_3_fu_1603_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_4_reg_2539 <= or_ln488_4_fu_1611_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_5_reg_2548 <= or_ln488_5_fu_1619_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (icmp_ln483_reg_2468 == 1'd0))) begin
        or_ln488_6_reg_2557 <= or_ln488_6_fu_1627_p2;
        or_ln488_7_reg_2561 <= or_ln488_7_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        or_ln657_1_reg_2746 <= or_ln657_1_fu_2007_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        or_ln657_2_reg_2800 <= or_ln657_2_fu_2039_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        or_ln657_3_reg_2819 <= or_ln657_3_fu_2047_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        or_ln657_4_reg_2838 <= or_ln657_4_fu_2055_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        or_ln657_5_reg_2857 <= or_ln657_5_fu_2063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        or_ln657_6_reg_2876 <= or_ln657_6_fu_2108_p2;
        or_ln657_7_reg_2880 <= or_ln657_7_fu_2112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage3_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3))) begin
        pix_val_V_0_12_i_reg_741 <= ap_phi_reg_pp1_iter0_pix_val_V_0_12_i_reg_741;
        pix_val_V_1_12_i_reg_731 <= ap_phi_reg_pp1_iter0_pix_val_V_1_12_i_reg_731;
        pix_val_V_2_2_i_reg_721 <= ap_phi_reg_pp1_iter0_pix_val_V_2_2_i_reg_721;
        pix_val_V_3_12_i_reg_711 <= ap_phi_reg_pp1_iter0_pix_val_V_3_12_i_reg_711;
        pix_val_V_4_12_i_reg_701 <= ap_phi_reg_pp1_iter0_pix_val_V_4_12_i_reg_701;
        pix_val_V_5_2_i_reg_691 <= ap_phi_reg_pp1_iter0_pix_val_V_5_2_i_reg_691;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage4_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4))) begin
        pix_val_V_0_13_i_reg_806 <= ap_phi_reg_pp1_iter0_pix_val_V_0_13_i_reg_806;
        pix_val_V_1_13_i_reg_795 <= ap_phi_reg_pp1_iter0_pix_val_V_1_13_i_reg_795;
        pix_val_V_2_3_i_reg_784 <= ap_phi_reg_pp1_iter0_pix_val_V_2_3_i_reg_784;
        pix_val_V_3_13_i_reg_773 <= ap_phi_reg_pp1_iter0_pix_val_V_3_13_i_reg_773;
        pix_val_V_4_13_i_reg_762 <= ap_phi_reg_pp1_iter0_pix_val_V_4_13_i_reg_762;
        pix_val_V_5_3_i_reg_751 <= ap_phi_reg_pp1_iter0_pix_val_V_5_3_i_reg_751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage6_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6))) begin
        pix_val_V_0_15_i_reg_938 <= ap_phi_reg_pp1_iter0_pix_val_V_0_15_i_reg_938;
        pix_val_V_1_15_i_reg_927 <= ap_phi_reg_pp1_iter0_pix_val_V_1_15_i_reg_927;
        pix_val_V_2_5_i_reg_916 <= ap_phi_reg_pp1_iter0_pix_val_V_2_5_i_reg_916;
        pix_val_V_3_15_i_reg_905 <= ap_phi_reg_pp1_iter0_pix_val_V_3_15_i_reg_905;
        pix_val_V_4_15_i_reg_894 <= ap_phi_reg_pp1_iter0_pix_val_V_4_15_i_reg_894;
        pix_val_V_5_5_i_reg_883 <= ap_phi_reg_pp1_iter0_pix_val_V_5_5_i_reg_883;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7))) begin
        pix_val_V_0_16_i_reg_1004 <= ap_phi_reg_pp1_iter0_pix_val_V_0_16_i_reg_1004;
        pix_val_V_1_16_i_reg_993 <= ap_phi_reg_pp1_iter0_pix_val_V_1_16_i_reg_993;
        pix_val_V_2_6_i_reg_982 <= ap_phi_reg_pp1_iter0_pix_val_V_2_6_i_reg_982;
        pix_val_V_3_16_i_reg_971 <= ap_phi_reg_pp1_iter0_pix_val_V_3_16_i_reg_971;
        pix_val_V_4_16_i_reg_960 <= ap_phi_reg_pp1_iter0_pix_val_V_4_16_i_reg_960;
        pix_val_V_5_6_i_reg_949 <= ap_phi_reg_pp1_iter0_pix_val_V_5_6_i_reg_949;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln483_reg_2468_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pix_val_V_0_1_fu_194 <= ap_phi_mux_pix_val_V_0_9_i_phi_fu_661_p4;
        pix_val_V_1_17_fu_198 <= ap_phi_mux_pix_val_V_1_9_i_phi_fu_651_p4;
        pix_val_V_3_17_fu_202 <= ap_phi_mux_pix_val_V_3_9_i_phi_fu_641_p4;
        pix_val_V_4_17_fu_206 <= ap_phi_mux_pix_val_V_4_9_i_phi_fu_631_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        pix_val_V_0_2_i_reg_358 <= ap_phi_reg_pp0_iter0_pix_val_V_0_2_i_reg_358;
        pix_val_V_1_2_i_reg_348 <= ap_phi_reg_pp0_iter0_pix_val_V_1_2_i_reg_348;
        pix_val_V_3_2_i_reg_338 <= ap_phi_reg_pp0_iter0_pix_val_V_3_2_i_reg_338;
        pix_val_V_4_2_i_reg_328 <= ap_phi_reg_pp0_iter0_pix_val_V_4_2_i_reg_328;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        pix_val_V_0_3_i_reg_401 <= ap_phi_reg_pp0_iter0_pix_val_V_0_3_i_reg_401;
        pix_val_V_1_3_i_reg_390 <= ap_phi_reg_pp0_iter0_pix_val_V_1_3_i_reg_390;
        pix_val_V_3_3_i_reg_379 <= ap_phi_reg_pp0_iter0_pix_val_V_3_3_i_reg_379;
        pix_val_V_4_3_i_reg_368 <= ap_phi_reg_pp0_iter0_pix_val_V_4_3_i_reg_368;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pix_val_V_0_4_i_reg_445 <= ap_phi_reg_pp0_iter0_pix_val_V_0_4_i_reg_445;
        pix_val_V_1_4_i_reg_434 <= ap_phi_reg_pp0_iter0_pix_val_V_1_4_i_reg_434;
        pix_val_V_3_4_i_reg_423 <= ap_phi_reg_pp0_iter0_pix_val_V_3_4_i_reg_423;
        pix_val_V_4_4_i_reg_412 <= ap_phi_reg_pp0_iter0_pix_val_V_4_4_i_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pix_val_V_0_5_i_reg_489 <= ap_phi_reg_pp0_iter0_pix_val_V_0_5_i_reg_489;
        pix_val_V_1_5_i_reg_478 <= ap_phi_reg_pp0_iter0_pix_val_V_1_5_i_reg_478;
        pix_val_V_3_5_i_reg_467 <= ap_phi_reg_pp0_iter0_pix_val_V_3_5_i_reg_467;
        pix_val_V_4_5_i_reg_456 <= ap_phi_reg_pp0_iter0_pix_val_V_4_5_i_reg_456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pix_val_V_0_6_i_reg_533 <= ap_phi_reg_pp0_iter0_pix_val_V_0_6_i_reg_533;
        pix_val_V_1_6_i_reg_522 <= ap_phi_reg_pp0_iter0_pix_val_V_1_6_i_reg_522;
        pix_val_V_3_6_i_reg_511 <= ap_phi_reg_pp0_iter0_pix_val_V_3_6_i_reg_511;
        pix_val_V_4_6_i_reg_500 <= ap_phi_reg_pp0_iter0_pix_val_V_4_6_i_reg_500;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_0_7_i_reg_577 <= ap_phi_reg_pp0_iter1_pix_val_V_0_7_i_reg_577;
        pix_val_V_1_7_i_reg_566 <= ap_phi_reg_pp0_iter1_pix_val_V_1_7_i_reg_566;
        pix_val_V_3_7_i_reg_555 <= ap_phi_reg_pp0_iter1_pix_val_V_3_7_i_reg_555;
        pix_val_V_4_7_i_reg_544 <= ap_phi_reg_pp0_iter1_pix_val_V_4_7_i_reg_544;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        pix_val_V_0_fu_214 <= ap_phi_mux_pix_val_V_0_19_i_phi_fu_1194_p4;
        pix_val_V_1_16_fu_218 <= ap_phi_mux_pix_val_V_1_19_i_phi_fu_1184_p4;
        pix_val_V_2_8_fu_222 <= ap_phi_mux_pix_val_V_2_9_i_phi_fu_1174_p4;
        pix_val_V_3_16_fu_226 <= ap_phi_mux_pix_val_V_3_19_i_phi_fu_1164_p4;
        pix_val_V_4_16_fu_230 <= ap_phi_mux_pix_val_V_4_19_i_phi_fu_1154_p4;
        pix_val_V_5_8_fu_234 <= ap_phi_mux_pix_val_V_5_9_i_phi_fu_1144_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pix_val_V_2_7_i_reg_1048 <= ap_phi_reg_pp1_iter1_pix_val_V_2_7_i_reg_1048;
        pix_val_V_3_17_i_reg_1037 <= ap_phi_reg_pp1_iter1_pix_val_V_3_17_i_reg_1037;
        pix_val_V_4_17_i_reg_1026 <= ap_phi_reg_pp1_iter1_pix_val_V_4_17_i_reg_1026;
        pix_val_V_5_7_i_reg_1015 <= ap_phi_reg_pp1_iter1_pix_val_V_5_7_i_reg_1015;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage5_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        pix_val_V_4_14_i_reg_828 <= ap_phi_reg_pp1_iter0_pix_val_V_4_14_i_reg_828;
        pix_val_V_5_4_i_reg_817 <= ap_phi_reg_pp1_iter0_pix_val_V_5_4_i_reg_817;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_2_reg_2463 <= x_2_fu_1546_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage2_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
        x_3_reg_2750 <= x_3_fu_2011_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((6'd21 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0)) | ((6'd20 == VideoFormat_read_reg_2363) & (icmp_ln648_reg_2595 == 1'd0))))) begin
        y_2_reg_2691 <= y_2_fu_1958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        y_3_reg_2450 <= y_3_fu_1526_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_blk_n = Height_empty_n;
    end else begin
        Height_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_out_blk_n = Height_out_full_n;
    end else begin
        Height_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_out_write = 1'b1;
    end else begin
        Height_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        Height_read = 1'b1;
    end else begin
        Height_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_blk_n = VideoFormat_empty_n;
    end else begin
        VideoFormat_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_out_blk_n = VideoFormat_out_full_n;
    end else begin
        VideoFormat_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_out_write = 1'b1;
    end else begin
        VideoFormat_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        VideoFormat_read = 1'b1;
    end else begin
        VideoFormat_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_blk_n = WidthInBytes_empty_n;
    end else begin
        WidthInBytes_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_out_blk_n = WidthInBytes_out_full_n;
    end else begin
        WidthInBytes_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_out_write = 1'b1;
    end else begin
        WidthInBytes_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInBytes_read = 1'b1;
    end else begin
        WidthInBytes_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInPix_blk_n = WidthInPix_empty_n;
    end else begin
        WidthInPix_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
        WidthInPix_read = 1'b1;
    end else begin
        WidthInPix_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln483_reg_2468 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln652_reg_2700 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd1) | (icmp_ln648_reg_2595 == 1'd1)) | (~(6'd21 == VideoFormat_read_reg_2363) & ~(6'd20 == VideoFormat_read_reg_2363))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_19_i_phi_fu_1194_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131;
    end else begin
        ap_phi_mux_pix_val_V_0_19_i_phi_fu_1194_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_19_i_reg_1191;
    end
end

always @ (*) begin
    if (((icmp_ln483_reg_2468_pp0_iter1_reg == 1'd0) & (or_ln488_7_reg_2561 == 1'd0))) begin
        ap_phi_mux_pix_val_V_0_9_i_phi_fu_661_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618;
    end else begin
        ap_phi_mux_pix_val_V_0_9_i_phi_fu_661_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_9_i_reg_658;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_1_19_i_phi_fu_1184_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121;
    end else begin
        ap_phi_mux_pix_val_V_1_19_i_phi_fu_1184_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_19_i_reg_1181;
    end
end

always @ (*) begin
    if (((icmp_ln483_reg_2468_pp0_iter1_reg == 1'd0) & (or_ln488_7_reg_2561 == 1'd0))) begin
        ap_phi_mux_pix_val_V_1_9_i_phi_fu_651_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608;
    end else begin
        ap_phi_mux_pix_val_V_1_9_i_phi_fu_651_p4 = ap_phi_reg_pp0_iter1_pix_val_V_1_9_i_reg_648;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_2_9_i_phi_fu_1174_p4 = ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111;
    end else begin
        ap_phi_mux_pix_val_V_2_9_i_phi_fu_1174_p4 = ap_phi_reg_pp1_iter1_pix_val_V_2_9_i_reg_1171;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_19_i_phi_fu_1164_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101;
    end else begin
        ap_phi_mux_pix_val_V_3_19_i_phi_fu_1164_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_19_i_reg_1161;
    end
end

always @ (*) begin
    if (((icmp_ln483_reg_2468_pp0_iter1_reg == 1'd0) & (or_ln488_7_reg_2561 == 1'd0))) begin
        ap_phi_mux_pix_val_V_3_9_i_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598;
    end else begin
        ap_phi_mux_pix_val_V_3_9_i_phi_fu_641_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_9_i_reg_638;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_4_19_i_phi_fu_1154_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091;
    end else begin
        ap_phi_mux_pix_val_V_4_19_i_phi_fu_1154_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_19_i_reg_1151;
    end
end

always @ (*) begin
    if (((icmp_ln483_reg_2468_pp0_iter1_reg == 1'd0) & (or_ln488_7_reg_2561 == 1'd0))) begin
        ap_phi_mux_pix_val_V_4_9_i_phi_fu_631_p4 = ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588;
    end else begin
        ap_phi_mux_pix_val_V_4_9_i_phi_fu_631_p4 = ap_phi_reg_pp0_iter1_pix_val_V_4_9_i_reg_628;
    end
end

always @ (*) begin
    if (((icmp_ln652_reg_2700_pp1_iter1_reg == 1'd0) & (or_ln657_7_reg_2880 == 1'd0))) begin
        ap_phi_mux_pix_val_V_5_9_i_phi_fu_1144_p4 = ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081;
    end else begin
        ap_phi_mux_pix_val_V_5_9_i_phi_fu_1144_p4 = ap_phi_reg_pp1_iter1_pix_val_V_5_9_i_reg_1141;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_x_1_phi_fu_683_p4 = x_3_reg_2750;
    end else begin
        ap_phi_mux_x_1_phi_fu_683_p4 = x_1_reg_679;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0))) begin
        ap_phi_mux_x_phi_fu_321_p4 = x_2_reg_2463;
    end else begin
        ap_phi_mux_x_phi_fu_321_p4 = x_reg_317;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd1) | (icmp_ln648_reg_2595 == 1'd1)) | (~(6'd21 == VideoFormat_read_reg_2363) & ~(6'd20 == VideoFormat_read_reg_2363))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (or_ln669_1_reg_2723 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln669_reg_2719 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage1) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        bytePlanes_01_blk_n = bytePlanes_01_full_n;
    end else begin
        bytePlanes_01_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_01001) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        bytePlanes_01_din = p_Result_8_2_i_fu_2261_p17;
    end else if (((1'b0 == ap_block_pp1_stage0_01001) & (or_ln669_1_reg_2723 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        bytePlanes_01_din = p_Result_8_1_i_fu_2124_p17;
    end else if (((1'b0 == ap_block_pp1_stage5_01001) & (ap_predicate_op359_write_state25 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5))) begin
        bytePlanes_01_din = p_Result_8_i_fu_2067_p17;
    end else if (((1'b0 == ap_block_pp0_stage1_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytePlanes_01_din = p_Result_4_7_i_fu_1643_p17;
    end else begin
        bytePlanes_01_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (or_ln669_1_reg_2723 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_predicate_op359_write_state25 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage1_11001) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        bytePlanes_01_write = 1'b1;
    end else begin
        bytePlanes_01_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (demorgan_reg_2459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytePlanes_12_blk_n = bytePlanes_12_full_n;
    end else begin
        bytePlanes_12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (demorgan_reg_2459 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        bytePlanes_12_write = 1'b1;
    end else begin
        bytePlanes_12_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0) & (or_ln657_7_reg_2880 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln652_reg_2700 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage7) & (or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp1_stage6) & (or_ln657_5_reg_2857 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp1_stage5) & (or_ln657_4_reg_2838 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp1_stage4) & (or_ln657_3_reg_2819 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp1_stage3) & (or_ln657_2_reg_2800 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp1_stage2) & (or_ln657_1_reg_2746 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp1_stage1) & (or_ln657_reg_2715 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (or_ln488_7_reg_2561 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_ln488_5_reg_2548 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln488_4_reg_2539 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln488_3_reg_2530 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln488_2_reg_2521 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln488_1_reg_2492 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln488_reg_2483 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0)))) begin
        img_blk_n = img_empty_n;
    end else begin
        img_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op400_read_state28 == 1'b1) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op186_read_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage7_11001) & (ap_predicate_op385_read_state27 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_read_state11 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp1_stage6_11001) & (ap_predicate_op368_read_state26 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage6)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op162_read_state10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp1_stage5_11001) & (ap_predicate_op349_read_state25 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage5)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_read_state9 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp1_stage4_11001) & (ap_predicate_op333_read_state24 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage4)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op138_read_state8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp1_stage3_11001) & (ap_predicate_op317_read_state23 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op126_read_state7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp1_stage2_11001) & (ap_predicate_op301_read_state22 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage2)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op114_read_state6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_predicate_op281_read_state21 == 1'b1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op99_read_state5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        img_read = 1'b1;
    end else begin
        img_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~(6'd21 == VideoFormat_read_read_fu_256_p2) & ~(6'd20 == VideoFormat_read_read_fu_256_p2) & ~(6'd19 == VideoFormat_read_read_fu_256_p2) & ~(6'd18 == VideoFormat_read_read_fu_256_p2) & ~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1) & ((6'd21 == VideoFormat_read_read_fu_256_p2) | (6'd20 == VideoFormat_read_read_fu_256_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n)) & (1'b1 == ap_CS_fsm_state1) & ((6'd18 == VideoFormat_read_read_fu_256_p2) | (6'd19 == VideoFormat_read_read_fu_256_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fu_1201_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln479_1_fu_1536_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd1)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln483_reg_2468 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (((icmp_ln648_1_fu_1964_p2 == 1'd1) | (icmp_ln648_reg_2595 == 1'd1)) | (~(6'd21 == VideoFormat_read_reg_2363) & ~(6'd20 == VideoFormat_read_reg_2363))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((1'b0 == ap_block_pp1_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((1'b0 == ap_block_pp1_stage2_subdone) & (icmp_ln652_reg_2700 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((1'b0 == ap_block_pp1_stage2_subdone) & (icmp_ln652_reg_2700 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((1'b0 == ap_block_pp1_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_pp1_stage4 : begin
            if ((1'b0 == ap_block_pp1_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage4;
            end
        end
        ap_ST_fsm_pp1_stage5 : begin
            if ((1'b0 == ap_block_pp1_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage5;
            end
        end
        ap_ST_fsm_pp1_stage6 : begin
            if ((1'b0 == ap_block_pp1_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage6;
            end
        end
        ap_ST_fsm_pp1_stage7 : begin
            if ((1'b0 == ap_block_pp1_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage7;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Height_out_din = Height_dout;

assign VideoFormat_out_din = VideoFormat_dout;

assign VideoFormat_read_read_fu_256_p2 = VideoFormat_dout;

assign WidthInBytes_out_din = WidthInBytes_dout;

assign add_ln470_fu_1406_p2 = (zext_ln470_fu_1403_p1 + 16'd15);

assign add_ln638_fu_1740_p2 = (zext_ln638_fu_1737_p1 + 16'd15);

assign add_ln639_fu_1756_p2 = (trunc_ln_fu_1746_p4 + 12'd2);

assign add_ln643_fu_1833_p2 = (sub_ln643_fu_1827_p2 + 10'd127);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp1_stage4 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp1_stage5 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp1_stage6 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp1_stage7 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_predicate_op186_read_state12 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_predicate_op186_read_state12 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op99_read_state5 == 1'b1) & (img_empty_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan_reg_2459 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op99_read_state5 == 1'b1) & (img_empty_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan_reg_2459 == 1'd0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op99_read_state5 == 1'b1) & (img_empty_n == 1'b0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan_reg_2459 == 1'd0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op114_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op114_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op126_read_state7 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op126_read_state7 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op138_read_state8 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op138_read_state8 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_read_state9 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op150_read_state9 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op162_read_state10 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op162_read_state10 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_read_state11 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op175_read_state11 == 1'b1) & (img_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op400_read_state28 == 1'b1) & (img_empty_n == 1'b0)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_1_reg_2723 == 1'd1))));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op400_read_state28 == 1'b1) & (img_empty_n == 1'b0)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_1_reg_2723 == 1'd1))));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter1 == 1'b1) & (((ap_predicate_op400_read_state28 == 1'b1) & (img_empty_n == 1'b0)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_1_reg_2723 == 1'd1))));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((ap_predicate_op281_read_state21 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((ap_predicate_op281_read_state21 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((ap_predicate_op281_read_state21 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b1)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((ap_predicate_op301_read_state22 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((ap_predicate_op301_read_state22 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((ap_predicate_op317_read_state23 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((ap_predicate_op317_read_state23 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage4_11001 = ((ap_predicate_op333_read_state24 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage4_subdone = ((ap_predicate_op333_read_state24 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage5_01001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op359_write_state25 == 1'b1) & (bytePlanes_01_full_n == 1'b0)) | ((ap_predicate_op349_read_state25 == 1'b1) & (img_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage5_11001 = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op359_write_state25 == 1'b1) & (bytePlanes_01_full_n == 1'b0)) | ((ap_predicate_op349_read_state25 == 1'b1) & (img_empty_n == 1'b0))));
end

always @ (*) begin
    ap_block_pp1_stage5_subdone = ((ap_enable_reg_pp1_iter0 == 1'b1) & (((ap_predicate_op359_write_state25 == 1'b1) & (bytePlanes_01_full_n == 1'b0)) | ((ap_predicate_op349_read_state25 == 1'b1) & (img_empty_n == 1'b0))));
end

assign ap_block_pp1_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage6_11001 = ((ap_predicate_op368_read_state26 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage6_subdone = ((ap_predicate_op368_read_state26 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

assign ap_block_pp1_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage7_11001 = ((ap_predicate_op385_read_state27 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp1_stage7_subdone = ((ap_predicate_op385_read_state27 == 1'b1) & (img_empty_n == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == VideoFormat_out_full_n) | (1'b0 == WidthInBytes_out_full_n) | (1'b0 == Height_out_full_n) | (1'b0 == VideoFormat_empty_n) | (1'b0 == WidthInBytes_empty_n) | (1'b0 == WidthInPix_empty_n) | (1'b0 == Height_empty_n));
end

always @ (*) begin
    ap_block_state10_pp0_stage6_iter0 = ((ap_predicate_op162_read_state10 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage7_iter0 = ((ap_predicate_op175_read_state11 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter1 = ((ap_predicate_op186_read_state12 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage1_iter1 = ((bytePlanes_01_full_n == 1'b0) | ((bytePlanes_12_full_n == 1'b0) & (demorgan_reg_2459 == 1'd0)));
end

assign ap_block_state20_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp1_stage1_iter0 = ((ap_predicate_op281_read_state21 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp1_stage2_iter0 = ((ap_predicate_op301_read_state22 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp1_stage3_iter0 = ((ap_predicate_op317_read_state23 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp1_stage4_iter0 = ((ap_predicate_op333_read_state24 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp1_stage5_iter0 = (((ap_predicate_op359_write_state25 == 1'b1) & (bytePlanes_01_full_n == 1'b0)) | ((ap_predicate_op349_read_state25 == 1'b1) & (img_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state26_pp1_stage6_iter0 = ((ap_predicate_op368_read_state26 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp1_stage7_iter0 = ((ap_predicate_op385_read_state27 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp1_stage0_iter1 = (((ap_predicate_op400_read_state28 == 1'b1) & (img_empty_n == 1'b0)) | ((bytePlanes_01_full_n == 1'b0) & (or_ln669_1_reg_2723 == 1'd1)));
end

always @ (*) begin
    ap_block_state29_pp1_stage1_iter1 = ((bytePlanes_01_full_n == 1'b0) & (or_ln669_2_reg_2727_pp1_iter1_reg == 1'd1));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = ((ap_predicate_op99_read_state5 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage2_iter0 = ((ap_predicate_op114_read_state6 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state7_pp0_stage3_iter0 = ((ap_predicate_op126_read_state7 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage4_iter0 = ((ap_predicate_op138_read_state8 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage5_iter0 = ((ap_predicate_op150_read_state9 == 1'b1) & (img_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2226 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln488_reg_2483 == 1'd1));
end

always @ (*) begin
    ap_condition_2229 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln488_reg_2483 == 1'd0));
end

always @ (*) begin
    ap_condition_2232 = ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln488_1_reg_2492 == 1'd1));
end

always @ (*) begin
    ap_condition_2235 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln488_1_reg_2492 == 1'd0));
end

always @ (*) begin
    ap_condition_2238 = ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln488_2_reg_2521 == 1'd1));
end

always @ (*) begin
    ap_condition_2241 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln488_2_reg_2521 == 1'd0));
end

always @ (*) begin
    ap_condition_2244 = ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_ln488_3_reg_2530 == 1'd1));
end

always @ (*) begin
    ap_condition_2247 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln488_3_reg_2530 == 1'd0));
end

always @ (*) begin
    ap_condition_2250 = ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_ln488_4_reg_2539 == 1'd1));
end

always @ (*) begin
    ap_condition_2253 = ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_ln488_4_reg_2539 == 1'd0));
end

always @ (*) begin
    ap_condition_2260 = ((1'b0 == ap_block_pp1_stage1_11001) & (or_ln657_reg_2715 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage1));
end

always @ (*) begin
    ap_condition_2264 = ((1'b0 == ap_block_pp1_stage2_11001) & (or_ln657_reg_2715 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage2));
end

always @ (*) begin
    ap_condition_2268 = ((1'b0 == ap_block_pp1_stage2_11001) & (or_ln657_1_reg_2746 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage2));
end

always @ (*) begin
    ap_condition_2272 = ((1'b0 == ap_block_pp1_stage3_11001) & (or_ln657_1_reg_2746 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage3));
end

always @ (*) begin
    ap_condition_2276 = ((1'b0 == ap_block_pp1_stage3_11001) & (or_ln657_2_reg_2800 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage3));
end

always @ (*) begin
    ap_condition_2280 = ((1'b0 == ap_block_pp1_stage4_11001) & (or_ln657_2_reg_2800 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage4));
end

always @ (*) begin
    ap_condition_2284 = ((1'b0 == ap_block_pp1_stage4_11001) & (or_ln657_3_reg_2819 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage4));
end

always @ (*) begin
    ap_condition_2288 = ((1'b0 == ap_block_pp1_stage5_11001) & (or_ln657_3_reg_2819 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage5));
end

always @ (*) begin
    ap_condition_2292 = ((1'b0 == ap_block_pp1_stage5_11001) & (or_ln657_4_reg_2838 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage5));
end

always @ (*) begin
    ap_condition_2296 = ((1'b0 == ap_block_pp1_stage6_11001) & (or_ln657_4_reg_2838 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage6));
end

always @ (*) begin
    ap_condition_713 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_723 = ((1'b0 == ap_block_pp1_stage7_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage7));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_8_i_reg_618 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_9_i_reg_658 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_8_i_reg_608 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_1_9_i_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_8_i_reg_598 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_9_i_reg_638 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_8_i_reg_588 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_4_9_i_reg_628 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_18_i_reg_1131 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_19_i_reg_1191 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_18_i_reg_1121 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_19_i_reg_1181 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_2_8_i_reg_1111 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_2_9_i_reg_1171 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_18_i_reg_1101 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_19_i_reg_1161 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_18_i_reg_1091 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_19_i_reg_1151 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_5_8_i_reg_1081 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_5_9_i_reg_1141 = 'bx;

always @ (*) begin
    ap_predicate_op114_read_state6 = ((or_ln488_1_reg_2492 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op126_read_state7 = ((or_ln488_2_reg_2521 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op138_read_state8 = ((or_ln488_3_reg_2530 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op150_read_state9 = ((or_ln488_4_reg_2539 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op162_read_state10 = ((or_ln488_5_reg_2548 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op175_read_state11 = ((or_ln488_6_reg_2557 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op186_read_state12 = ((or_ln488_7_reg_2561 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

always @ (*) begin
    ap_predicate_op281_read_state21 = ((or_ln657_reg_2715 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op301_read_state22 = ((or_ln657_1_reg_2746 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op317_read_state23 = ((or_ln657_2_reg_2800 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op333_read_state24 = ((or_ln657_3_reg_2819 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op349_read_state25 = ((or_ln657_4_reg_2838 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op359_write_state25 = ((or_ln669_reg_2719 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op368_read_state26 = ((or_ln657_5_reg_2857 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op385_read_state27 = ((or_ln657_6_reg_2876 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op400_read_state28 = ((or_ln657_7_reg_2880 == 1'd1) & (icmp_ln652_reg_2700 == 1'd0));
end

always @ (*) begin
    ap_predicate_op99_read_state5 = ((or_ln488_reg_2483 == 1'd1) & (icmp_ln483_reg_2468 == 1'd0));
end

assign brmerge54_not_i_fu_1459_p2 = ((VideoFormat_read_reg_2363 == 6'd19) ? 1'b1 : 1'b0);

assign bytePlanes_12_din = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_4_9_i_phi_fu_631_p4}, {ap_phi_mux_pix_val_V_1_9_i_phi_fu_651_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_4_8_i_reg_588}}, {ap_phi_reg_pp0_iter1_pix_val_V_1_8_i_reg_608}}, {pix_val_V_4_7_i_reg_544}}, {pix_val_V_1_7_i_reg_566}}, {pix_val_V_4_6_i_reg_500}}, {pix_val_V_1_6_i_reg_522}}, {pix_val_V_4_5_i_reg_456}}, {pix_val_V_1_5_i_reg_478}}, {pix_val_V_4_4_i_reg_412}}, {pix_val_V_1_4_i_reg_434}}, {pix_val_V_4_3_i_reg_368}}, {pix_val_V_1_3_i_reg_390}}, {pix_val_V_4_2_i_reg_328}}, {pix_val_V_1_2_i_reg_348}};

assign cmp114_i_fu_1978_p2 = (($signed(zext_ln652_fu_1974_p1) < $signed(sub113_i_reg_2590)) ? 1'b1 : 1'b0);

assign cmp26_i_fu_1561_p2 = (($signed(zext_ln483_fu_1557_p1) < $signed(sext_ln479_reg_2378)) ? 1'b1 : 1'b0);

assign demorgan_fu_1541_p2 = (trunc_ln479_fu_1532_p1 & brmerge54_not_i_reg_2410);

assign grp_fu_1201_p2 = ((Height_read_reg_2340 == 12'd0) ? 1'b1 : 1'b0);

assign grp_fu_2333_p0 = grp_fu_2333_p00;

assign grp_fu_2333_p00 = add_ln639_fu_1756_p2;

assign grp_fu_2333_p1 = 25'd5462;

assign icmp_ln473_fu_1422_p2 = ((remainPix_1_fu_1400_p1 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln479_1_fu_1536_p2 = ((y_reg_306 == Height_read_reg_2340) ? 1'b1 : 1'b0);

assign icmp_ln483_fu_1552_p2 = ((ap_phi_mux_x_phi_fu_321_p4 == trunc_ln470_1_reg_2368) ? 1'b1 : 1'b0);

assign icmp_ln488_1_fu_1480_p2 = ((tmp_3_fu_1470_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln488_2_fu_1486_p2 = ((remainPix_2_fu_1441_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln488_3_fu_1502_p2 = ((tmp_4_fu_1492_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln488_4_fu_1508_p2 = ((remainPix_2_fu_1441_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln488_5_fu_1514_p2 = ((remainPix_2_fu_1441_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln488_6_fu_1520_p2 = ((remainPix_2_fu_1441_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln488_fu_1464_p2 = ((remainPix_2_fu_1441_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln642_fu_1779_p2 = ((widthInPix_1_reg_2347 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln648_1_fu_1964_p2 = ((y_1_reg_668 == Height_read_reg_2340) ? 1'b1 : 1'b0);

assign icmp_ln652_fu_1969_p2 = ((ap_phi_mux_x_1_phi_fu_683_p4 == trunc_ln1_reg_2580) ? 1'b1 : 1'b0);

assign icmp_ln657_1_fu_1879_p2 = ((tmp_fu_1869_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln657_2_fu_1885_p2 = ((remainPix_fu_1797_p3 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln657_3_fu_1901_p2 = ((tmp_1_fu_1891_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln657_4_fu_1907_p2 = ((remainPix_fu_1797_p3 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln657_5_fu_1913_p2 = ((remainPix_fu_1797_p3 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln657_6_fu_1919_p2 = ((remainPix_fu_1797_p3 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln657_fu_1863_p2 = ((remainPix_fu_1797_p3 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln669_1_fu_1941_p2 = ((tmp_2_fu_1931_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln669_2_fu_1947_p2 = ((remainTrx_fu_1849_p3 > 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln669_fu_1925_p2 = ((remainTrx_fu_1849_p3 != 3'd0) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1428_p4 = {{widthInPix_reg_2355[3:1]}};

assign lshr_ln_fu_1784_p4 = {{widthInPix_1_reg_2347[3:1]}};

assign or_ln488_1_fu_1575_p2 = (icmp_ln488_1_reg_2420 | cmp26_i_reg_2472);

assign or_ln488_2_fu_1595_p2 = (icmp_ln488_2_reg_2425 | cmp26_i_reg_2472);

assign or_ln488_3_fu_1603_p2 = (icmp_ln488_3_reg_2430 | cmp26_i_reg_2472);

assign or_ln488_4_fu_1611_p2 = (icmp_ln488_4_reg_2435 | cmp26_i_reg_2472);

assign or_ln488_5_fu_1619_p2 = (icmp_ln488_5_reg_2440 | cmp26_i_reg_2472);

assign or_ln488_6_fu_1627_p2 = (icmp_ln488_6_reg_2445 | cmp26_i_reg_2472);

assign or_ln488_7_fu_1631_p2 = (icmp_ln473_reg_2373 | cmp26_i_reg_2472);

assign or_ln488_fu_1566_p2 = (icmp_ln488_reg_2415 | cmp26_i_fu_1561_p2);

assign or_ln657_1_fu_2007_p2 = (icmp_ln657_1_reg_2646 | cmp114_i_reg_2704);

assign or_ln657_2_fu_2039_p2 = (icmp_ln657_2_reg_2651 | cmp114_i_reg_2704);

assign or_ln657_3_fu_2047_p2 = (icmp_ln657_3_reg_2656 | cmp114_i_reg_2704);

assign or_ln657_4_fu_2055_p2 = (icmp_ln657_4_reg_2661 | cmp114_i_reg_2704);

assign or_ln657_5_fu_2063_p2 = (icmp_ln657_5_reg_2666 | cmp114_i_reg_2704);

assign or_ln657_6_fu_2108_p2 = (icmp_ln657_6_reg_2671 | cmp114_i_reg_2704);

assign or_ln657_7_fu_2112_p2 = (icmp_ln642_reg_2585 | cmp114_i_reg_2704);

assign or_ln657_fu_1983_p2 = (icmp_ln657_reg_2641 | cmp114_i_fu_1978_p2);

assign or_ln669_1_fu_1993_p2 = (icmp_ln669_1_reg_2681 | cmp114_i_fu_1978_p2);

assign or_ln669_2_fu_1998_p2 = (icmp_ln669_2_reg_2686 | cmp114_i_fu_1978_p2);

assign or_ln669_fu_1988_p2 = (icmp_ln669_reg_2676 | cmp114_i_fu_1978_p2);

assign p_Result_4_7_i_fu_1643_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_3_9_i_phi_fu_641_p4}, {ap_phi_mux_pix_val_V_0_9_i_phi_fu_661_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_3_8_i_reg_598}}, {ap_phi_reg_pp0_iter1_pix_val_V_0_8_i_reg_618}}, {pix_val_V_3_7_i_reg_555}}, {pix_val_V_0_7_i_reg_577}}, {pix_val_V_3_6_i_reg_511}}, {pix_val_V_0_6_i_reg_533}}, {pix_val_V_3_5_i_reg_467}}, {pix_val_V_0_5_i_reg_489}}, {pix_val_V_3_4_i_reg_423}}, {pix_val_V_0_4_i_reg_445}}, {pix_val_V_3_3_i_reg_379}}, {pix_val_V_0_3_i_reg_401}}, {pix_val_V_3_2_i_reg_338}}, {pix_val_V_0_2_i_reg_358}};

assign p_Result_8_1_i_fu_2124_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp1_iter1_pix_val_V_1_17_i_reg_1059}, {ap_phi_reg_pp1_iter1_pix_val_V_0_17_i_reg_1070}}, {pix_val_V_5_6_i_reg_949}}, {pix_val_V_4_16_i_reg_960}}, {pix_val_V_3_16_i_reg_971}}, {pix_val_V_2_6_i_reg_982}}, {pix_val_V_1_16_i_reg_993}}, {pix_val_V_0_16_i_reg_1004}}, {pix_val_V_5_5_i_reg_883}}, {pix_val_V_4_15_i_reg_894}}, {pix_val_V_3_15_i_reg_905}}, {pix_val_V_2_5_i_reg_916}}, {pix_val_V_1_15_i_reg_927}}, {pix_val_V_0_15_i_reg_938}}, {pix_val_V_5_4_i_reg_817}}, {pix_val_V_4_14_i_reg_828}};

assign p_Result_8_2_i_fu_2261_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_5_9_i_phi_fu_1144_p4}, {ap_phi_mux_pix_val_V_4_19_i_phi_fu_1154_p4}}, {ap_phi_mux_pix_val_V_3_19_i_phi_fu_1164_p4}}, {ap_phi_mux_pix_val_V_2_9_i_phi_fu_1174_p4}}, {ap_phi_mux_pix_val_V_1_19_i_phi_fu_1184_p4}}, {ap_phi_mux_pix_val_V_0_19_i_phi_fu_1194_p4}}, {ap_phi_reg_pp1_iter1_pix_val_V_5_8_i_reg_1081}}, {ap_phi_reg_pp1_iter1_pix_val_V_4_18_i_reg_1091}}, {ap_phi_reg_pp1_iter1_pix_val_V_3_18_i_reg_1101}}, {ap_phi_reg_pp1_iter1_pix_val_V_2_8_i_reg_1111}}, {ap_phi_reg_pp1_iter1_pix_val_V_1_18_i_reg_1121}}, {ap_phi_reg_pp1_iter1_pix_val_V_0_18_i_reg_1131}}, {pix_val_V_5_7_i_reg_1015}}, {pix_val_V_4_17_i_reg_1026}}, {pix_val_V_3_17_i_reg_1037}}, {pix_val_V_2_7_i_reg_1048}};

assign p_Result_8_i_fu_2067_p17 = {{{{{{{{{{{{{{{{ap_phi_reg_pp1_iter0_pix_val_V_3_14_i_reg_839}, {ap_phi_reg_pp1_iter0_pix_val_V_2_4_i_reg_850}}, {ap_phi_reg_pp1_iter0_pix_val_V_1_14_i_reg_861}}, {ap_phi_reg_pp1_iter0_pix_val_V_0_14_i_reg_872}}, {pix_val_V_5_3_i_reg_751}}, {pix_val_V_4_13_i_reg_762}}, {pix_val_V_3_13_i_reg_773}}, {pix_val_V_2_3_i_reg_784}}, {pix_val_V_1_13_i_reg_795}}, {pix_val_V_0_13_i_reg_806}}, {pix_val_V_5_2_i_reg_691}}, {pix_val_V_4_12_i_reg_701}}, {pix_val_V_3_12_i_reg_711}}, {pix_val_V_2_2_i_reg_721}}, {pix_val_V_1_12_i_reg_731}}, {pix_val_V_0_12_i_reg_741}};

assign pix_val_V_0_10_fu_2059_p1 = img_dout[7:0];

assign pix_val_V_0_11_fu_1615_p1 = img_dout[7:0];

assign pix_val_V_0_12_fu_2104_p1 = img_dout[7:0];

assign pix_val_V_0_13_fu_1623_p1 = img_dout[7:0];

assign pix_val_V_0_14_fu_2116_p1 = img_dout[7:0];

assign pix_val_V_0_15_fu_1635_p1 = img_dout[7:0];

assign pix_val_V_0_16_fu_2120_p1 = img_dout[7:0];

assign pix_val_V_0_17_fu_1639_p1 = img_dout[7:0];

assign pix_val_V_0_2_fu_2003_p1 = img_dout[7:0];

assign pix_val_V_0_3_fu_1571_p1 = img_dout[7:0];

assign pix_val_V_0_4_fu_2035_p1 = img_dout[7:0];

assign pix_val_V_0_5_fu_1591_p1 = img_dout[7:0];

assign pix_val_V_0_6_fu_2043_p1 = img_dout[7:0];

assign pix_val_V_0_7_fu_1599_p1 = img_dout[7:0];

assign pix_val_V_0_8_fu_2051_p1 = img_dout[7:0];

assign pix_val_V_0_9_fu_1607_p1 = img_dout[7:0];

assign remainPix_1_fu_1400_p1 = widthInPix_reg_2355[3:0];

assign remainPix_2_fu_1441_p3 = ((icmp_ln473_fu_1422_p2[0:0] == 1'b1) ? 4'd8 : zext_ln473_fu_1437_p1);

assign remainPix_fu_1797_p3 = ((icmp_ln642_fu_1779_p2[0:0] == 1'b1) ? 4'd8 : zext_ln642_fu_1793_p1);

assign remainTrx_fu_1849_p3 = ((icmp_ln642_fu_1779_p2[0:0] == 1'b1) ? 3'd3 : trunc_ln2_fu_1839_p4);

assign sext_ln479_fu_1455_p1 = $signed(sub25_i_fu_1449_p2);

assign shl_ln643_1_fu_1816_p3 = {{widthInPix_1_reg_2347}, {3'd0}};

assign shl_ln_fu_1805_p3 = {{widthInPix_1_reg_2347}, {5'd0}};

assign sub113_i_fu_1857_p2 = ($signed(zext_ln639_fu_1775_p1) + $signed(11'd2047));

assign sub25_i_fu_1449_p2 = ($signed(trunc_ln470_1_fu_1412_p4) + $signed(12'd4095));

assign sub_ln643_fu_1827_p2 = (zext_ln643_fu_1812_p1 - zext_ln643_1_fu_1823_p1);

assign tmp_1_fu_1891_p4 = {{remainPix_fu_1797_p3[3:2]}};

assign tmp_2_fu_1931_p4 = {{remainTrx_fu_1849_p3[2:1]}};

assign tmp_3_fu_1470_p4 = {{remainPix_2_fu_1441_p3[3:1]}};

assign tmp_4_fu_1492_p4 = {{remainPix_2_fu_1441_p3[3:2]}};

assign tmp_fu_1869_p4 = {{remainPix_fu_1797_p3[3:1]}};

assign trunc_ln1_fu_1766_p4 = {{grp_fu_2333_p2[23:14]}};

assign trunc_ln2_fu_1839_p4 = {{add_ln643_fu_1833_p2[9:7]}};

assign trunc_ln470_1_fu_1412_p4 = {{add_ln470_fu_1406_p2[15:4]}};

assign trunc_ln479_fu_1532_p1 = y_reg_306[0:0];

assign trunc_ln_fu_1746_p4 = {{add_ln638_fu_1740_p2[15:4]}};

assign x_2_fu_1546_p2 = (ap_phi_mux_x_phi_fu_321_p4 + 12'd1);

assign x_3_fu_2011_p2 = (x_1_reg_679 + 10'd1);

assign y_2_fu_1958_p2 = (y_1_reg_668 + 12'd1);

assign y_3_fu_1526_p2 = (y_reg_306 + 12'd1);

assign zext_ln470_fu_1403_p1 = widthInPix_reg_2355;

assign zext_ln473_fu_1437_p1 = lshr_ln1_fu_1428_p4;

assign zext_ln483_fu_1557_p1 = ap_phi_mux_x_phi_fu_321_p4;

assign zext_ln638_fu_1737_p1 = widthInPix_reg_2355;

assign zext_ln639_fu_1775_p1 = trunc_ln1_fu_1766_p4;

assign zext_ln642_fu_1793_p1 = lshr_ln_fu_1784_p4;

assign zext_ln643_1_fu_1823_p1 = shl_ln643_1_fu_1816_p3;

assign zext_ln643_fu_1812_p1 = shl_ln_fu_1805_p3;

assign zext_ln652_fu_1974_p1 = ap_phi_mux_x_1_phi_fu_683_p4;

endmodule //bd_v_frmbuf_wr_0_0_MultiPixStream2Bytes
