                          CONFORMAL (R)
                   Version 18.20-s200 (14-Dec-2018) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2018. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 1360 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: set_undefined_cell -noascend black_box -both
0
// Command: read_library -Both -Replace  -sensitive    -Verilog /home/ecelrc/students/jkhare/verif_labs/lab1/partB/verilog/lib/generic_iobuf.v -nooptimize   
// Warning: Existing golden design has been deleted
// Warning: Existing golden library has been deleted
// Parsing file /home/ecelrc/students/jkhare/verif_labs/lab1/partB/verilog/lib/generic_iobuf.v ...
// Note: Read VERILOG library successfully
0
// Command: add_search_path verilog/amber25
0
// Command: add_search_path verilog/system
0
// Command: add_search_path verilog/tb
0
// Command: add_search_path verilog/ethmac
0
// Command: add_search_path verilog/lib
0
// Command: source scripts/common/rtl.list
a25_core.v a25_alu.v a25_register_bank.v a25_dcache.v a25_barrel_shift.v a25_write_back.v a25_decode.v a25_multiply.v a25_fetch.v a25_wishbone.v a25_icache.v a25_mem.v a25_coprocessor.v a25_execute.v generic_iobuf.v test_module.v wishbone_arbiter.v uart.v boot_mem_wrapper.v boot_mem.v system.v interrupt_controller.v clocks_resets.v timer_module.v eth_txcounters.v eth_outputcontrol.v eth_shiftreg.v eth_miim.v eth_defines.v eth_spram_256x32.v eth_fifo.v eth_maccontrol.v eth_txethmac.v eth_rxcounters.v eth_clockgen.v eth_registers.v eth_rxethmac.v eth_rxaddrcheck.v eth_transmitcontrol.v eth_rxstatem.v eth_crc.v eth_receivecontrol.v eth_register.v eth_macstatus.v eth_random.v eth_top.v eth_wishbone.v eth_txstatem.v
// Command: read_design $RTL_LIST -Verilog -Golden   -sensitive -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Parsing file verilog/amber25/a25_core.v ...
// Parsing file verilog/amber25/a25_alu.v ...
// Parsing file verilog/amber25/a25_register_bank.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_functions.v ...
// Parsing file verilog/amber25/a25_dcache.v ...
// Parsing file verilog/amber25/a25_config_defines.v ...
// Parsing file verilog/tb/global_defines.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_functions.v ...
// Parsing file verilog/amber25/a25_barrel_shift.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_write_back.v ...
// Parsing file verilog/amber25/a25_decode.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_functions.v ...
// Parsing file verilog/amber25/a25_multiply.v ...
// Parsing file verilog/amber25/a25_fetch.v ...
// Parsing file verilog/system/memory_configuration.v ...
// Parsing file verilog/amber25/a25_wishbone.v ...
// Parsing file verilog/amber25/a25_icache.v ...
// Parsing file verilog/amber25/a25_config_defines.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_functions.v ...
// Parsing file verilog/amber25/a25_mem.v ...
// Parsing file verilog/system/memory_configuration.v ...
// Parsing file verilog/amber25/a25_coprocessor.v ...
// Parsing file verilog/amber25/a25_execute.v ...
// Parsing file verilog/amber25/a25_localparams.v ...
// Parsing file verilog/amber25/a25_functions.v ...
// Parsing file verilog/lib/generic_iobuf.v ...
// Parsing file verilog/system/test_module.v ...
// Parsing file verilog/system/register_addresses.v ...
// Parsing file verilog/system/wishbone_arbiter.v ...
// Parsing file verilog/system/memory_configuration.v ...
// Parsing file verilog/system/uart.v ...
// Parsing file verilog/system/system_config_defines.v ...
// Parsing file verilog/system/register_addresses.v ...
// Parsing file verilog/system/boot_mem_wrapper.v ...
// Parsing file verilog/system/boot_mem.v ...
// Parsing file verilog/system/system.v ...
// Parsing file verilog/system/interrupt_controller.v ...
// Parsing file verilog/system/register_addresses.v ...
// Parsing file verilog/system/clocks_resets.v ...
// Parsing file verilog/system/timer_module.v ...
// Parsing file verilog/system/register_addresses.v ...
// Parsing file verilog/ethmac/eth_txcounters.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_outputcontrol.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_shiftreg.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_miim.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_defines.v ...
// Parsing file verilog/ethmac/eth_spram_256x32.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_fifo.v ...
// Parsing file verilog/ethmac/eth_defines.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_maccontrol.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_txethmac.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_rxcounters.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_clockgen.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_registers.v ...
// Parsing file verilog/ethmac/eth_defines.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_rxethmac.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_rxaddrcheck.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_transmitcontrol.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_rxstatem.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_crc.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_receivecontrol.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_register.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_macstatus.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_random.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_top.v ...
// Parsing file verilog/ethmac/eth_defines.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_wishbone.v ...
// Parsing file verilog/ethmac/eth_defines.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Parsing file verilog/ethmac/eth_txstatem.v ...
// Parsing file verilog/ethmac/timescale.v ...
// Golden root module is set to 'system'
// Warning: (RTL1.2) Variable/signal is assigned by multiple non-blocking assignments (occurrence:3)
// Warning: (RTL1.4) Assignment with LHS bit width is greater than RHS bit width (occurrence:10)
// Warning: (RTL1.5a) Assignment with RHS bit width is greater than LHS bit width (occurrence:14)
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:72)
// Warning: (RTL1.7) Non-blocking assignment is in combinational always block (occurrence:49)
// Warning: (RTL1.9c) Parameter bit width is sufficient to hold RHS value but does not match RHS bit width (occurrence:10)
// Warning: (RTL2.2) Variable is referenced but never assigned (occurrence:1)
// Warning: (RTL2.5) Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting (occurrence:3)
// Warning: (RTL2.13) Undriven pin is detected (occurrence:26)
// Warning: (RTL5.1a) Overlapped case items (occurrence:2)
// Warning: (RTL5.3) Case expressions/items are resized (occurrence:5)
// Note: (RTL5.4) Partial case items are in full case statement (occurrence:1)
// Warning: (RTL7.10a) Comparison with different data sizes (occurrence:9)
// Warning: (RTL7.10d) Comparison with positive constant of different signedness (occurrence:5)
// Warning: (RTL7.13) Logical operator is applied to multiple-bit operand (occurrence:1)
// Warning: (RTL8.3) Unreachable DFF/DLAT is removed (occurrence:391)
// Warning: (RTL14) Signal has input but it has no output (occurrence:200)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:1289)
// Warning: (RTL19.1) Identifier is a reserved keyword and might conflict in designs with mixed languages (occurrence:3)
// Warning: (RTL25) Non-automatic task/function (occurrence:71)
// Note: (VLG2.2) Non-binary case item is used in casex/casez statement (occurrence:66)
// Note: (VLG9.2) The `define macro is used (occurrence:163)
// Warning: (DIR2.1) full_case directive is detected (occurrence:1)
// Warning: (DIR2.2) parallel_case directive is detected (occurrence:13)
// Warning: (DIR3.1) synthesis/translate/compile on/off directive is detected (occurrence:32)
// Warning: (DIR4.2) Design includes one or more HDL directives or pragmas that Conformal supports (occurrence:46)
// Warning: (DIR6.2) Supported compiler directive is detected (occurrence:190)
// Note: (DIR6.3) Conditional compiler directive clause is effective (occurrence:30)
// Warning: (IGN1.1) Initial construct is not supported. The entire initial construct will be ignored (occurrence:89)
// Warning: (IGN2.1) Delay value(s) are ignored (occurrence:978)
// Note: (HRC1.3) Undefined or non-translated modules will be blackboxed (occurrence:2)
// Warning: (HRC2.2) Module/entity exists in library and design (occurrence:1)
// Note: (HRC3.5b) Open output port connection is detected (occurrence:6)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:301)
// Warning: (HRC3.15) Parameter positional association occurs in an instantiation (occurrence:44)
// Warning: (HRC3.16) A wire is declared, but not used in the module (occurrence:17)
// Warning: Total black box modules referenced in Golden = 2
// Warning: There are 29 undriven nets in Golden
// Warning: There are 26 undriven pins in Golden
// Note: Read VERILOG design successfully
0
CPU time     : 71.52   seconds
Elapse time  : 1096    seconds
Memory usage : 542.00  M bytes
// Command: read_design /home/ecelrc/students/jkhare/verif_labs/lab1/partB/scripts/rc/system_cg_scan_netlist.v -Verilog -Revised   -sensitive         -continuousassignment Bidirectional   -nokeep_unreach   -nosupply 
// Parsing file /home/ecelrc/students/jkhare/verif_labs/lab1/partB/scripts/rc/system_cg_scan_netlist.v ...
// Revised root module is set to 'system'
// Warning: (RTL2.5) Net is referenced without an assignment. Design verification will be based on set_undriven_signal setting (occurrence:731)
// Warning: (RTL2.13) Undriven pin is detected (occurrence:2295)
// Warning: (RTL14) Signal has input but it has no output (occurrence:2147)
// Warning: (RTL14.1) Fanout load of the signal is removed (occurrence:155)
// Warning: (RTL19.1) Identifier is a reserved keyword and might conflict in designs with mixed languages (occurrence:5)
// Note: (HRC1.3) Undefined or non-translated modules will be blackboxed (occurrence:109)
// Warning: (HRC2.2) Module/entity exists in library and design (occurrence:1)
// Warning: (HRC3.10a) An input port is declared, but it is not completely used in the module (occurrence:743)
// Warning: Total black box modules referenced in Revised = 109
// Warning: There are 2298 undriven nets in Revised
// Warning: There are 2295 undriven pins in Revised
// Note: Read VERILOG design successfully
0
CPU time     : 72.49   seconds
Elapse time  : 1107    seconds
Memory usage : 553.41  M bytes
// Command: add_pin_constraints 0 scan_cg_en -both
0
// Command: add_pin_constraints 0 scan_en -both
0
// Command: set_flatten_model -seq_constant -seq_constant_x_to 0
0
// Command: set_flatten_model -gated_clock
0
// Command: set_analyze_option -auto
0
// Command: puts "Num of compare points = [get_compare_points -count]"
Num of compare points = 176
// Command: puts "Num of diff points    = [get_compare_points -NONequivalent -count]"
Num of diff points    = 30
// Command: puts "Num of abort points   = [get_compare_points -abort -count]"
Num of abort points   = 0
// Command: puts "Num of unknown points = [get_compare_points -unknown -count]"
Num of unknown points = 0
// Command: vpx set system mode setup
