
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (4 4)  (88 532)  (88 532)  routing T_2_33.span4_vert_4 <X> T_2_33.lc_trk_g0_4
 (13 4)  (107 532)  (107 532)  routing T_2_33.lc_trk_g0_4 <X> T_2_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (6 5)  (90 533)  (90 533)  routing T_2_33.span4_vert_4 <X> T_2_33.lc_trk_g0_4
 (7 5)  (91 533)  (91 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g0_4 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (4 5)  (142 533)  (142 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (5 5)  (143 533)  (143 533)  routing T_3_33.span4_horz_r_4 <X> T_3_33.lc_trk_g0_4
 (7 5)  (145 533)  (145 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (5 6)  (143 535)  (143 535)  routing T_3_33.span4_vert_39 <X> T_3_33.lc_trk_g0_7
 (6 6)  (144 535)  (144 535)  routing T_3_33.span4_vert_39 <X> T_3_33.lc_trk_g0_7
 (7 6)  (145 535)  (145 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (146 535)  (146 535)  routing T_3_33.span4_vert_39 <X> T_3_33.lc_trk_g0_7
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_7 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (11 0)  (213 528)  (213 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12
 (12 0)  (214 528)  (214 528)  routing T_4_33.span4_vert_1 <X> T_4_33.span4_horz_l_12


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_6 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (4 6)  (250 535)  (250 535)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (4 7)  (250 534)  (250 534)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (5 7)  (251 534)  (251 534)  routing T_5_33.span12_vert_6 <X> T_5_33.lc_trk_g0_6
 (7 7)  (253 534)  (253 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_6_33

 (12 0)  (322 528)  (322 528)  routing T_6_33.span4_vert_25 <X> T_6_33.span4_horz_l_12


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (17 9)  (659 537)  (659 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (13 13)  (743 541)  (743 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3
 (14 13)  (744 541)  (744 541)  routing T_14_33.span4_vert_19 <X> T_14_33.span4_horz_r_3
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (5 2)  (833 531)  (833 531)  routing T_16_33.span4_horz_r_11 <X> T_16_33.lc_trk_g0_3
 (7 2)  (835 531)  (835 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (836 531)  (836 531)  routing T_16_33.span4_horz_r_11 <X> T_16_33.lc_trk_g0_3
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (4 8)  (832 536)  (832 536)  routing T_16_33.span4_vert_0 <X> T_16_33.lc_trk_g1_0
 (6 9)  (834 537)  (834 537)  routing T_16_33.span4_vert_0 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_0 lc_trk_g1_0
 (6 10)  (834 539)  (834 539)  routing T_16_33.span12_vert_11 <X> T_16_33.lc_trk_g1_3
 (7 10)  (835 539)  (835 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (11 10)  (849 539)  (849 539)  routing T_16_33.lc_trk_g1_3 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (820 539)  (820 539)  IOB_1 IO Functioning bit
 (10 11)  (848 538)  (848 538)  routing T_16_33.lc_trk_g1_3 <X> T_16_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (849 538)  (849 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (850 538)  (850 538)  routing T_16_33.lc_trk_g0_3 <X> T_16_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 538)  (851 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (851 541)  (851 541)  routing T_16_33.span4_vert_43 <X> T_16_33.span4_horz_r_3
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit
 (17 14)  (821 543)  (821 543)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (16 0)  (878 528)  (878 528)  IOB_0 IO Functioning bit
 (17 2)  (879 531)  (879 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (10 4)  (906 532)  (906 532)  routing T_17_33.lc_trk_g0_7 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (908 532)  (908 532)  routing T_17_33.lc_trk_g1_1 <X> T_17_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (879 532)  (879 532)  IOB_0 IO Functioning bit
 (10 5)  (906 533)  (906 533)  routing T_17_33.lc_trk_g0_7 <X> T_17_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (907 533)  (907 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (909 533)  (909 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (5 6)  (891 535)  (891 535)  routing T_17_33.span4_horz_r_7 <X> T_17_33.lc_trk_g0_7
 (7 6)  (893 535)  (893 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (894 534)  (894 534)  routing T_17_33.span4_horz_r_7 <X> T_17_33.lc_trk_g0_7
 (5 8)  (891 536)  (891 536)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1
 (6 8)  (892 536)  (892 536)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1
 (7 8)  (893 536)  (893 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_25 lc_trk_g1_1
 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0

 (8 9)  (894 537)  (894 537)  routing T_17_33.span4_vert_25 <X> T_17_33.lc_trk_g1_1


IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 9)  (1053 537)  (1053 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (6 9)  (1054 537)  (1054 537)  routing T_20_33.span4_vert_16 <X> T_20_33.lc_trk_g1_0
 (7 9)  (1055 537)  (1055 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0
 (5 10)  (1053 539)  (1053 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (6 10)  (1054 539)  (1054 539)  routing T_20_33.span4_vert_19 <X> T_20_33.lc_trk_g1_3
 (7 10)  (1055 539)  (1055 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_19 lc_trk_g1_3
 (11 10)  (1069 539)  (1069 539)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_0 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (10 11)  (1068 538)  (1068 538)  routing T_20_33.lc_trk_g1_3 <X> T_20_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1069 538)  (1069 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (14 12)  (1072 540)  (1072 540)  routing T_20_33.span4_horz_l_15 <X> T_20_33.span4_vert_19
 (14 13)  (1072 541)  (1072 541)  routing T_20_33.span4_horz_l_15 <X> T_20_33.span4_horz_r_3
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (17 14)  (1041 543)  (1041 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (17 9)  (1149 537)  (1149 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (5 10)  (1161 539)  (1161 539)  routing T_22_33.span4_horz_r_11 <X> T_22_33.lc_trk_g1_3
 (7 10)  (1163 539)  (1163 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1164 539)  (1164 539)  routing T_22_33.span4_horz_r_11 <X> T_22_33.lc_trk_g1_3
 (11 10)  (1177 539)  (1177 539)  routing T_22_33.lc_trk_g1_3 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1178 539)  (1178 539)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 539)  (1148 539)  IOB_1 IO Functioning bit
 (4 11)  (1160 538)  (1160 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (5 11)  (1161 538)  (1161 538)  routing T_22_33.span4_horz_r_2 <X> T_22_33.lc_trk_g1_2
 (7 11)  (1163 538)  (1163 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (10 11)  (1176 538)  (1176 538)  routing T_22_33.lc_trk_g1_3 <X> T_22_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1177 538)  (1177 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1178 538)  (1178 538)  routing T_22_33.lc_trk_g1_2 <X> T_22_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 538)  (1179 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit
 (17 14)  (1149 543)  (1149 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (14 13)  (1288 541)  (1288 541)  routing T_24_33.span4_horz_l_15 <X> T_24_33.span4_horz_r_3


IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (6 4)  (1324 532)  (1324 532)  routing T_25_33.span4_vert_5 <X> T_25_33.lc_trk_g0_5
 (7 4)  (1325 532)  (1325 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (1326 532)  (1326 532)  routing T_25_33.span4_vert_5 <X> T_25_33.lc_trk_g0_5
 (10 4)  (1338 532)  (1338 532)  routing T_25_33.lc_trk_g0_5 <X> T_25_33.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1311 532)  (1311 532)  IOB_0 IO Functioning bit
 (11 5)  (1339 533)  (1339 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (4 7)  (1322 534)  (1322 534)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span12_vert_6 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span12_vert_6 lc_trk_g0_6


IO_Tile_26_33

 (16 0)  (1352 528)  (1352 528)  IOB_0 IO Functioning bit
 (4 1)  (1364 529)  (1364 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (5 1)  (1365 529)  (1365 529)  routing T_26_33.span4_horz_r_0 <X> T_26_33.lc_trk_g0_0
 (7 1)  (1367 529)  (1367 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (5 2)  (1365 531)  (1365 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (7 2)  (1367 531)  (1367 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (1368 531)  (1368 531)  routing T_26_33.span4_horz_r_11 <X> T_26_33.lc_trk_g0_3
 (17 2)  (1353 531)  (1353 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (17 4)  (1353 532)  (1353 532)  IOB_0 IO Functioning bit
 (10 5)  (1380 533)  (1380 533)  routing T_26_33.lc_trk_g0_3 <X> T_26_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1381 533)  (1381 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1383 533)  (1383 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (11 6)  (1381 535)  (1381 535)  routing T_26_33.span4_horz_r_2 <X> T_26_33.span4_horz_l_14
 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_28_33

 (14 13)  (1492 541)  (1492 541)  routing T_28_33.span4_horz_l_15 <X> T_28_33.span4_horz_r_3


IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (11 0)  (1597 528)  (1597 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (12 0)  (1598 528)  (1598 528)  routing T_30_33.span4_vert_1 <X> T_30_33.span4_horz_l_12
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (1584 532)  (1584 532)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (8 5)  (1584 533)  (1584 533)  routing T_30_33.span12_vert_5 <X> T_30_33.lc_trk_g0_5
 (11 6)  (1597 535)  (1597 535)  routing T_30_33.span4_vert_13 <X> T_30_33.span4_horz_l_14
 (12 6)  (1598 535)  (1598 535)  routing T_30_33.span4_vert_13 <X> T_30_33.span4_horz_l_14
 (5 10)  (1581 539)  (1581 539)  routing T_30_33.span4_horz_r_11 <X> T_30_33.lc_trk_g1_3
 (7 10)  (1583 539)  (1583 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (1584 539)  (1584 539)  routing T_30_33.span4_horz_r_11 <X> T_30_33.lc_trk_g1_3
 (11 10)  (1597 539)  (1597 539)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g1_3 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit


LogicTile_3_32

 (13 2)  (139 514)  (139 514)  routing T_3_32.sp4_h_r_2 <X> T_3_32.sp4_v_t_39
 (12 3)  (138 515)  (138 515)  routing T_3_32.sp4_h_r_2 <X> T_3_32.sp4_v_t_39


LogicTile_4_32

 (19 14)  (199 526)  (199 526)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_11_32

 (3 4)  (549 516)  (549 516)  routing T_11_32.sp12_v_b_0 <X> T_11_32.sp12_h_r_0
 (3 5)  (549 517)  (549 517)  routing T_11_32.sp12_v_b_0 <X> T_11_32.sp12_h_r_0
 (3 12)  (549 524)  (549 524)  routing T_11_32.sp12_v_b_1 <X> T_11_32.sp12_h_r_1
 (3 13)  (549 525)  (549 525)  routing T_11_32.sp12_v_b_1 <X> T_11_32.sp12_h_r_1


LogicTile_13_32

 (3 4)  (657 516)  (657 516)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0
 (3 5)  (657 517)  (657 517)  routing T_13_32.sp12_v_b_0 <X> T_13_32.sp12_h_r_0
 (3 11)  (657 523)  (657 523)  routing T_13_32.sp12_v_b_1 <X> T_13_32.sp12_h_l_22


LogicTile_16_32

 (4 10)  (820 522)  (820 522)  routing T_16_32.sp4_v_b_6 <X> T_16_32.sp4_v_t_43


LogicTile_17_32

 (3 12)  (877 524)  (877 524)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1
 (3 13)  (877 525)  (877 525)  routing T_17_32.sp12_v_b_1 <X> T_17_32.sp12_h_r_1


LogicTile_19_32

 (5 4)  (987 516)  (987 516)  routing T_19_32.sp4_v_b_3 <X> T_19_32.sp4_h_r_3
 (6 5)  (988 517)  (988 517)  routing T_19_32.sp4_v_b_3 <X> T_19_32.sp4_h_r_3
 (2 8)  (984 520)  (984 520)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (3 12)  (985 524)  (985 524)  routing T_19_32.sp12_v_b_1 <X> T_19_32.sp12_h_r_1
 (3 13)  (985 525)  (985 525)  routing T_19_32.sp12_v_b_1 <X> T_19_32.sp12_h_r_1


LogicTile_22_32

 (3 4)  (1147 516)  (1147 516)  routing T_22_32.sp12_v_b_0 <X> T_22_32.sp12_h_r_0
 (3 5)  (1147 517)  (1147 517)  routing T_22_32.sp12_v_b_0 <X> T_22_32.sp12_h_r_0
 (11 5)  (1155 517)  (1155 517)  routing T_22_32.sp4_h_l_44 <X> T_22_32.sp4_h_r_5
 (13 5)  (1157 517)  (1157 517)  routing T_22_32.sp4_h_l_44 <X> T_22_32.sp4_h_r_5
 (2 14)  (1146 526)  (1146 526)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_23_32

 (12 8)  (1210 520)  (1210 520)  routing T_23_32.sp4_v_b_2 <X> T_23_32.sp4_h_r_8
 (11 9)  (1209 521)  (1209 521)  routing T_23_32.sp4_v_b_2 <X> T_23_32.sp4_h_r_8
 (13 9)  (1211 521)  (1211 521)  routing T_23_32.sp4_v_b_2 <X> T_23_32.sp4_h_r_8
 (2 12)  (1200 524)  (1200 524)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 13)  (1209 525)  (1209 525)  routing T_23_32.sp4_h_l_38 <X> T_23_32.sp4_h_r_11
 (13 13)  (1211 525)  (1211 525)  routing T_23_32.sp4_h_l_38 <X> T_23_32.sp4_h_r_11


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (16 0)  (1322 512)  (1322 512)  routing T_25_32.sp12_h_r_17 <X> T_25_32.lc_trk_g0_1
 (17 0)  (1323 512)  (1323 512)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_r_17 lc_trk_g0_1
 (21 0)  (1327 512)  (1327 512)  routing T_25_32.sp4_v_b_3 <X> T_25_32.lc_trk_g0_3
 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 512)  (1329 512)  routing T_25_32.sp4_v_b_3 <X> T_25_32.lc_trk_g0_3
 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 513)  (1324 513)  routing T_25_32.sp12_h_r_17 <X> T_25_32.lc_trk_g0_1
 (22 1)  (1328 513)  (1328 513)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 513)  (1329 513)  routing T_25_32.sp4_v_t_7 <X> T_25_32.lc_trk_g0_2
 (24 1)  (1330 513)  (1330 513)  routing T_25_32.sp4_v_t_7 <X> T_25_32.lc_trk_g0_2
 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_0
 (27 1)  (1333 513)  (1333 513)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_7 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 514)  (1320 514)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g0_4
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 515)  (1322 515)  routing T_25_32.sp4_v_b_4 <X> T_25_32.lc_trk_g0_4
 (17 3)  (1323 515)  (1323 515)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (26 3)  (1332 515)  (1332 515)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_3 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (14 4)  (1320 516)  (1320 516)  routing T_25_32.sp4_v_b_8 <X> T_25_32.lc_trk_g1_0
 (15 4)  (1321 516)  (1321 516)  routing T_25_32.sp4_v_b_17 <X> T_25_32.lc_trk_g1_1
 (16 4)  (1322 516)  (1322 516)  routing T_25_32.sp4_v_b_17 <X> T_25_32.lc_trk_g1_1
 (17 4)  (1323 516)  (1323 516)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1329 516)  (1329 516)  routing T_25_32.sp4_v_b_19 <X> T_25_32.lc_trk_g1_3
 (24 4)  (1330 516)  (1330 516)  routing T_25_32.sp4_v_b_19 <X> T_25_32.lc_trk_g1_3
 (0 5)  (1306 517)  (1306 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (14 5)  (1320 517)  (1320 517)  routing T_25_32.sp4_v_b_8 <X> T_25_32.lc_trk_g1_0
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp4_v_b_8 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_0 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (16 6)  (1322 518)  (1322 518)  routing T_25_32.sp12_h_r_13 <X> T_25_32.lc_trk_g1_5
 (17 6)  (1323 518)  (1323 518)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (21 6)  (1327 518)  (1327 518)  routing T_25_32.sp12_h_l_4 <X> T_25_32.lc_trk_g1_7
 (22 6)  (1328 518)  (1328 518)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (1330 518)  (1330 518)  routing T_25_32.sp12_h_l_4 <X> T_25_32.lc_trk_g1_7
 (21 7)  (1327 519)  (1327 519)  routing T_25_32.sp12_h_l_4 <X> T_25_32.lc_trk_g1_7
 (26 7)  (1332 519)  (1332 519)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_3 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_3 input0_3
 (14 8)  (1320 520)  (1320 520)  routing T_25_32.sp4_v_t_21 <X> T_25_32.lc_trk_g2_0
 (21 8)  (1327 520)  (1327 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (22 8)  (1328 520)  (1328 520)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (1329 520)  (1329 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (24 8)  (1330 520)  (1330 520)  routing T_25_32.sp4_h_r_35 <X> T_25_32.lc_trk_g2_3
 (26 8)  (1332 520)  (1332 520)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_4
 (27 8)  (1333 520)  (1333 520)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.wire_bram/ram/WDATA_3
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_0 wire_bram/ram/WDATA_3
 (14 9)  (1320 521)  (1320 521)  routing T_25_32.sp4_v_t_21 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_v_t_21 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (27 9)  (1333 521)  (1333 521)  routing T_25_32.lc_trk_g1_5 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g1_5 input0_4
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (21 10)  (1327 522)  (1327 522)  routing T_25_32.sp4_v_t_18 <X> T_25_32.lc_trk_g2_7
 (22 10)  (1328 522)  (1328 522)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (1329 522)  (1329 522)  routing T_25_32.sp4_v_t_18 <X> T_25_32.lc_trk_g2_7
 (35 10)  (1341 522)  (1341 522)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_5
 (28 11)  (1334 523)  (1334 523)  routing T_25_32.lc_trk_g3_0 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_0 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 523)  (1339 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g2_7 <X> T_25_32.input2_5
 (14 12)  (1320 524)  (1320 524)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g3_0
 (25 12)  (1331 524)  (1331 524)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g3_2
 (8 13)  (1314 525)  (1314 525)  routing T_25_32.sp4_h_l_47 <X> T_25_32.sp4_v_b_10
 (9 13)  (1315 525)  (1315 525)  routing T_25_32.sp4_h_l_47 <X> T_25_32.sp4_v_b_10
 (15 13)  (1321 525)  (1321 525)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g3_0
 (16 13)  (1322 525)  (1322 525)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g3_0
 (17 13)  (1323 525)  (1323 525)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (1328 525)  (1328 525)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1329 525)  (1329 525)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g3_2
 (25 13)  (1331 525)  (1331 525)  routing T_25_32.sp4_v_t_23 <X> T_25_32.lc_trk_g3_2
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g1_1 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_1 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_2 input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g0_2 <X> T_25_32.input2_6
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g0_4 <X> T_25_32.wire_bram/ram/WE
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_1 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_2 input2_7
 (33 15)  (1339 527)  (1339 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_7
 (34 15)  (1340 527)  (1340 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g3_2 <X> T_25_32.input2_7


LogicTile_26_32

 (11 4)  (1359 516)  (1359 516)  routing T_26_32.sp4_h_l_46 <X> T_26_32.sp4_v_b_5
 (13 4)  (1361 516)  (1361 516)  routing T_26_32.sp4_h_l_46 <X> T_26_32.sp4_v_b_5
 (12 5)  (1360 517)  (1360 517)  routing T_26_32.sp4_h_l_46 <X> T_26_32.sp4_v_b_5
 (11 12)  (1359 524)  (1359 524)  routing T_26_32.sp4_h_l_40 <X> T_26_32.sp4_v_b_11
 (13 12)  (1361 524)  (1361 524)  routing T_26_32.sp4_h_l_40 <X> T_26_32.sp4_v_b_11
 (12 13)  (1360 525)  (1360 525)  routing T_26_32.sp4_h_l_40 <X> T_26_32.sp4_v_b_11


LogicTile_30_32

 (19 1)  (1583 513)  (1583 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_6_31

 (9 3)  (297 499)  (297 499)  routing T_6_31.sp4_v_b_5 <X> T_6_31.sp4_v_t_36
 (10 3)  (298 499)  (298 499)  routing T_6_31.sp4_v_b_5 <X> T_6_31.sp4_v_t_36


LogicTile_16_31

 (19 6)  (835 502)  (835 502)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_17_31

 (8 3)  (882 499)  (882 499)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_t_36
 (9 3)  (883 499)  (883 499)  routing T_17_31.sp4_h_r_1 <X> T_17_31.sp4_v_t_36
 (3 12)  (877 508)  (877 508)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1
 (3 13)  (877 509)  (877 509)  routing T_17_31.sp12_v_b_1 <X> T_17_31.sp12_h_r_1


LogicTile_18_31

 (8 0)  (936 496)  (936 496)  routing T_18_31.sp4_v_b_1 <X> T_18_31.sp4_h_r_1
 (9 0)  (937 496)  (937 496)  routing T_18_31.sp4_v_b_1 <X> T_18_31.sp4_h_r_1
 (19 13)  (947 509)  (947 509)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_19_31

 (19 3)  (1001 499)  (1001 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_22_31

 (3 12)  (1147 508)  (1147 508)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1
 (3 13)  (1147 509)  (1147 509)  routing T_22_31.sp12_v_b_1 <X> T_22_31.sp12_h_r_1
 (4 13)  (1148 509)  (1148 509)  routing T_22_31.sp4_h_l_36 <X> T_22_31.sp4_h_r_9
 (6 13)  (1150 509)  (1150 509)  routing T_22_31.sp4_h_l_36 <X> T_22_31.sp4_h_r_9


LogicTile_23_31

 (19 2)  (1217 498)  (1217 498)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (8 12)  (1206 508)  (1206 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10
 (9 12)  (1207 508)  (1207 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10
 (10 12)  (1208 508)  (1208 508)  routing T_23_31.sp4_v_b_4 <X> T_23_31.sp4_h_r_10


RAM_Tile_25_31

 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_0
 (27 1)  (1333 497)  (1333 497)  routing T_25_31.lc_trk_g1_3 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g1_3 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (24 2)  (1330 498)  (1330 498)  routing T_25_31.sp4_v_b_23 <X> T_25_31.lc_trk_g0_7
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (1330 499)  (1330 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (25 3)  (1331 499)  (1331 499)  routing T_25_31.sp12_h_l_5 <X> T_25_31.lc_trk_g0_6
 (27 3)  (1333 499)  (1333 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (28 3)  (1334 499)  (1334 499)  routing T_25_31.lc_trk_g3_0 <X> T_25_31.input0_1
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g3_0 input0_1
 (16 4)  (1322 500)  (1322 500)  routing T_25_31.sp12_h_l_14 <X> T_25_31.lc_trk_g1_1
 (17 4)  (1323 500)  (1323 500)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (1328 500)  (1328 500)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_t_6 lc_trk_g1_3
 (23 4)  (1329 500)  (1329 500)  routing T_25_31.sp4_v_t_6 <X> T_25_31.lc_trk_g1_3
 (24 4)  (1330 500)  (1330 500)  routing T_25_31.sp4_v_t_6 <X> T_25_31.lc_trk_g1_3
 (25 4)  (1331 500)  (1331 500)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g1_2
 (18 5)  (1324 501)  (1324 501)  routing T_25_31.sp12_h_l_14 <X> T_25_31.lc_trk_g1_1
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g1_2
 (25 5)  (1331 501)  (1331 501)  routing T_25_31.sp4_v_b_10 <X> T_25_31.lc_trk_g1_2
 (27 5)  (1333 501)  (1333 501)  routing T_25_31.lc_trk_g1_1 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g1_1 input0_2
 (16 6)  (1322 502)  (1322 502)  routing T_25_31.sp4_v_b_13 <X> T_25_31.lc_trk_g1_5
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 502)  (1324 502)  routing T_25_31.sp4_v_b_13 <X> T_25_31.lc_trk_g1_5
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_3
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp4_v_b_13 <X> T_25_31.lc_trk_g1_5
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_3
 (27 7)  (1333 503)  (1333 503)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_3
 (28 7)  (1334 503)  (1334 503)  routing T_25_31.lc_trk_g3_6 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g3_6 input0_3
 (26 8)  (1332 504)  (1332 504)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_4
 (27 8)  (1333 504)  (1333 504)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (17 9)  (1323 505)  (1323 505)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 9)  (1332 505)  (1332 505)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g0_6 input0_4
 (30 9)  (1336 505)  (1336 505)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.wire_bram/ram/WDATA_11
 (40 9)  (1346 505)  (1346 505)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (35 10)  (1341 506)  (1341 506)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_5
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp4_r_v_b_39 <X> T_25_31.lc_trk_g2_7
 (26 11)  (1332 507)  (1332 507)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_5
 (27 11)  (1333 507)  (1333 507)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_5
 (28 11)  (1334 507)  (1334 507)  routing T_25_31.lc_trk_g3_2 <X> T_25_31.input0_5
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g3_2 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g2_7 input2_5
 (33 11)  (1339 507)  (1339 507)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input2_5
 (21 12)  (1327 508)  (1327 508)  routing T_25_31.sp4_v_b_35 <X> T_25_31.lc_trk_g3_3
 (22 12)  (1328 508)  (1328 508)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_b_35 lc_trk_g3_3
 (23 12)  (1329 508)  (1329 508)  routing T_25_31.sp4_v_b_35 <X> T_25_31.lc_trk_g3_3
 (25 12)  (1331 508)  (1331 508)  routing T_25_31.sp4_h_r_34 <X> T_25_31.lc_trk_g3_2
 (17 13)  (1323 509)  (1323 509)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (1327 509)  (1327 509)  routing T_25_31.sp4_v_b_35 <X> T_25_31.lc_trk_g3_3
 (22 13)  (1328 509)  (1328 509)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (1329 509)  (1329 509)  routing T_25_31.sp4_h_r_34 <X> T_25_31.lc_trk_g3_2
 (24 13)  (1330 509)  (1330 509)  routing T_25_31.sp4_h_r_34 <X> T_25_31.lc_trk_g3_2
 (28 13)  (1334 509)  (1334 509)  routing T_25_31.lc_trk_g2_0 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g2_0 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g3_3 input2_6
 (33 13)  (1339 509)  (1339 509)  routing T_25_31.lc_trk_g3_3 <X> T_25_31.input2_6
 (34 13)  (1340 509)  (1340 509)  routing T_25_31.lc_trk_g3_3 <X> T_25_31.input2_6
 (35 13)  (1341 509)  (1341 509)  routing T_25_31.lc_trk_g3_3 <X> T_25_31.input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (1320 510)  (1320 510)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g3_4
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_7
 (35 14)  (1341 510)  (1341 510)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input2_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (14 15)  (1320 511)  (1320 511)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g3_4
 (15 15)  (1321 511)  (1321 511)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g3_4
 (16 15)  (1322 511)  (1322 511)  routing T_25_31.sp4_h_r_44 <X> T_25_31.lc_trk_g3_4
 (17 15)  (1323 511)  (1323 511)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (1328 511)  (1328 511)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g0_7 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g3_4 input2_7
 (33 15)  (1339 511)  (1339 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g3_4 <X> T_25_31.input2_7


LogicTile_29_31

 (3 0)  (1513 496)  (1513 496)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_v_b_0


LogicTile_30_31

 (3 3)  (1567 499)  (1567 499)  routing T_30_31.sp12_v_b_0 <X> T_30_31.sp12_h_l_23


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (4 4)  (13 484)  (13 484)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_4 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (5 5)  (12 485)  (12 485)  routing T_0_30.span4_vert_b_12 <X> T_0_30.lc_trk_g0_4
 (7 5)  (10 485)  (10 485)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_14_30

 (4 10)  (712 490)  (712 490)  routing T_14_30.sp4_v_b_6 <X> T_14_30.sp4_v_t_43


LogicTile_18_30

 (19 1)  (947 481)  (947 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_20_30

 (3 4)  (1039 484)  (1039 484)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (3 5)  (1039 485)  (1039 485)  routing T_20_30.sp12_v_b_0 <X> T_20_30.sp12_h_r_0
 (11 6)  (1047 486)  (1047 486)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40
 (13 6)  (1049 486)  (1049 486)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40
 (12 7)  (1048 487)  (1048 487)  routing T_20_30.sp4_h_r_11 <X> T_20_30.sp4_v_t_40


LogicTile_21_30

 (12 0)  (1102 480)  (1102 480)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_2
 (11 1)  (1101 481)  (1101 481)  routing T_21_30.sp4_v_b_2 <X> T_21_30.sp4_h_r_2


LogicTile_22_30

 (19 15)  (1163 495)  (1163 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_30

 (19 4)  (1217 484)  (1217 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_24_30

 (13 15)  (1265 495)  (1265 495)  routing T_24_30.sp4_v_b_6 <X> T_24_30.sp4_h_l_46


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 484)  (1306 484)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g3_3 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (17 8)  (1323 488)  (1323 488)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (1334 488)  (1334 488)  routing T_25_30.lc_trk_g2_1 <X> T_25_30.wire_bram/ram/WDATA_3
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 9)  (1345 489)  (1345 489)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (11 10)  (1317 490)  (1317 490)  routing T_25_30.sp4_h_l_38 <X> T_25_30.sp4_v_t_45
 (14 10)  (1320 490)  (1320 490)  routing T_25_30.sp4_v_b_28 <X> T_25_30.lc_trk_g2_4
 (10 11)  (1316 491)  (1316 491)  routing T_25_30.sp4_h_l_39 <X> T_25_30.sp4_v_t_42
 (16 11)  (1322 491)  (1322 491)  routing T_25_30.sp4_v_b_28 <X> T_25_30.lc_trk_g2_4
 (17 11)  (1323 491)  (1323 491)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (22 12)  (1328 492)  (1328 492)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1329 492)  (1329 492)  routing T_25_30.sp4_v_t_30 <X> T_25_30.lc_trk_g3_3
 (24 12)  (1330 492)  (1330 492)  routing T_25_30.sp4_v_t_30 <X> T_25_30.lc_trk_g3_3
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g2_4 <X> T_25_30.wire_bram/ram/WE
 (8 15)  (1314 495)  (1314 495)  routing T_25_30.sp4_v_b_7 <X> T_25_30.sp4_v_t_47
 (10 15)  (1316 495)  (1316 495)  routing T_25_30.sp4_v_b_7 <X> T_25_30.sp4_v_t_47


LogicTile_26_30

 (13 2)  (1361 482)  (1361 482)  routing T_26_30.sp4_v_b_2 <X> T_26_30.sp4_v_t_39


LogicTile_30_30

 (6 2)  (1570 482)  (1570 482)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_37
 (5 3)  (1569 483)  (1569 483)  routing T_30_30.sp4_v_b_9 <X> T_30_30.sp4_v_t_37


LogicTile_2_29

 (8 7)  (80 471)  (80 471)  routing T_2_29.sp4_h_r_10 <X> T_2_29.sp4_v_t_41
 (9 7)  (81 471)  (81 471)  routing T_2_29.sp4_h_r_10 <X> T_2_29.sp4_v_t_41
 (10 7)  (82 471)  (82 471)  routing T_2_29.sp4_h_r_10 <X> T_2_29.sp4_v_t_41


LogicTile_4_29

 (9 3)  (189 467)  (189 467)  routing T_4_29.sp4_v_b_1 <X> T_4_29.sp4_v_t_36


LogicTile_6_29

 (10 14)  (298 478)  (298 478)  routing T_6_29.sp4_v_b_5 <X> T_6_29.sp4_h_l_47


LogicTile_14_29

 (19 6)  (727 470)  (727 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_15_29

 (3 12)  (765 476)  (765 476)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1
 (3 13)  (765 477)  (765 477)  routing T_15_29.sp12_v_b_1 <X> T_15_29.sp12_h_r_1


LogicTile_16_29

 (6 2)  (822 466)  (822 466)  routing T_16_29.sp4_v_b_9 <X> T_16_29.sp4_v_t_37
 (5 3)  (821 467)  (821 467)  routing T_16_29.sp4_v_b_9 <X> T_16_29.sp4_v_t_37


LogicTile_19_29

 (3 12)  (985 476)  (985 476)  routing T_19_29.sp12_v_b_1 <X> T_19_29.sp12_h_r_1
 (3 13)  (985 477)  (985 477)  routing T_19_29.sp12_v_b_1 <X> T_19_29.sp12_h_r_1


LogicTile_21_29

 (12 12)  (1102 476)  (1102 476)  routing T_21_29.sp4_v_b_5 <X> T_21_29.sp4_h_r_11
 (11 13)  (1101 477)  (1101 477)  routing T_21_29.sp4_v_b_5 <X> T_21_29.sp4_h_r_11
 (13 13)  (1103 477)  (1103 477)  routing T_21_29.sp4_v_b_5 <X> T_21_29.sp4_h_r_11


LogicTile_22_29

 (2 6)  (1146 470)  (1146 470)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (19 14)  (1163 478)  (1163 478)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_23_29

 (11 4)  (1209 468)  (1209 468)  routing T_23_29.sp4_h_r_0 <X> T_23_29.sp4_v_b_5


LogicTile_24_29

 (19 6)  (1271 470)  (1271 470)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 6)  (1317 470)  (1317 470)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_40
 (10 7)  (1316 471)  (1316 471)  routing T_25_29.sp4_h_l_46 <X> T_25_29.sp4_v_t_41
 (12 7)  (1318 471)  (1318 471)  routing T_25_29.sp4_v_b_2 <X> T_25_29.sp4_v_t_40
 (22 7)  (1328 471)  (1328 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.wire_bram/ram/WDATA_11
 (30 9)  (1336 473)  (1336 473)  routing T_25_29.lc_trk_g1_6 <X> T_25_29.wire_bram/ram/WDATA_11
 (37 9)  (1343 473)  (1343 473)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (4 10)  (1310 474)  (1310 474)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_43
 (6 10)  (1312 474)  (1312 474)  routing T_25_29.sp4_v_b_10 <X> T_25_29.sp4_v_t_43
 (10 11)  (1316 475)  (1316 475)  routing T_25_29.sp4_h_l_39 <X> T_25_29.sp4_v_t_42
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (11 14)  (1317 478)  (1317 478)  routing T_25_29.sp4_h_l_43 <X> T_25_29.sp4_v_t_46
 (16 14)  (1322 478)  (1322 478)  routing T_25_29.sp4_v_t_24 <X> T_25_29.lc_trk_g3_5
 (17 14)  (1323 478)  (1323 478)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 478)  (1324 478)  routing T_25_29.sp4_v_t_24 <X> T_25_29.lc_trk_g3_5
 (0 15)  (1306 479)  (1306 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g3_5 <X> T_25_29.wire_bram/ram/RE
 (18 15)  (1324 479)  (1324 479)  routing T_25_29.sp4_v_t_24 <X> T_25_29.lc_trk_g3_5


LogicTile_15_28

 (3 12)  (765 460)  (765 460)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_h_r_1
 (3 13)  (765 461)  (765 461)  routing T_15_28.sp12_v_b_1 <X> T_15_28.sp12_h_r_1


LogicTile_19_28

 (6 0)  (988 448)  (988 448)  routing T_19_28.sp4_h_r_7 <X> T_19_28.sp4_v_b_0


LogicTile_21_28

 (8 12)  (1098 460)  (1098 460)  routing T_21_28.sp4_v_b_10 <X> T_21_28.sp4_h_r_10
 (9 12)  (1099 460)  (1099 460)  routing T_21_28.sp4_v_b_10 <X> T_21_28.sp4_h_r_10


LogicTile_22_28

 (2 6)  (1146 454)  (1146 454)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (14 6)  (1158 454)  (1158 454)  routing T_22_28.sp12_h_l_3 <X> T_22_28.lc_trk_g1_4
 (14 7)  (1158 455)  (1158 455)  routing T_22_28.sp12_h_l_3 <X> T_22_28.lc_trk_g1_4
 (15 7)  (1159 455)  (1159 455)  routing T_22_28.sp12_h_l_3 <X> T_22_28.lc_trk_g1_4
 (17 7)  (1161 455)  (1161 455)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (26 10)  (1170 458)  (1170 458)  routing T_22_28.lc_trk_g1_4 <X> T_22_28.wire_logic_cluster/lc_5/in_0
 (31 10)  (1175 458)  (1175 458)  routing T_22_28.lc_trk_g3_7 <X> T_22_28.wire_logic_cluster/lc_5/in_3
 (32 10)  (1176 458)  (1176 458)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (1177 458)  (1177 458)  routing T_22_28.lc_trk_g3_7 <X> T_22_28.wire_logic_cluster/lc_5/in_3
 (34 10)  (1178 458)  (1178 458)  routing T_22_28.lc_trk_g3_7 <X> T_22_28.wire_logic_cluster/lc_5/in_3
 (40 10)  (1184 458)  (1184 458)  LC_5 Logic Functioning bit
 (42 10)  (1186 458)  (1186 458)  LC_5 Logic Functioning bit
 (27 11)  (1171 459)  (1171 459)  routing T_22_28.lc_trk_g1_4 <X> T_22_28.wire_logic_cluster/lc_5/in_0
 (29 11)  (1173 459)  (1173 459)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1175 459)  (1175 459)  routing T_22_28.lc_trk_g3_7 <X> T_22_28.wire_logic_cluster/lc_5/in_3
 (41 11)  (1185 459)  (1185 459)  LC_5 Logic Functioning bit
 (43 11)  (1187 459)  (1187 459)  LC_5 Logic Functioning bit
 (47 11)  (1191 459)  (1191 459)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (22 14)  (1166 462)  (1166 462)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1167 462)  (1167 462)  routing T_22_28.sp12_v_b_23 <X> T_22_28.lc_trk_g3_7
 (21 15)  (1165 463)  (1165 463)  routing T_22_28.sp12_v_b_23 <X> T_22_28.lc_trk_g3_7


RAM_Tile_25_28

 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 450)  (1310 450)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_37
 (6 2)  (1312 450)  (1312 450)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_37
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 450)  (1320 450)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g0_4
 (16 2)  (1322 450)  (1322 450)  routing T_25_28.sp4_v_b_5 <X> T_25_28.lc_trk_g0_5
 (17 2)  (1323 450)  (1323 450)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 450)  (1324 450)  routing T_25_28.sp4_v_b_5 <X> T_25_28.lc_trk_g0_5
 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 451)  (1322 451)  routing T_25_28.sp4_v_b_4 <X> T_25_28.lc_trk_g0_4
 (17 3)  (1323 451)  (1323 451)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (6 6)  (1312 454)  (1312 454)  routing T_25_28.sp4_h_l_47 <X> T_25_28.sp4_v_t_38
 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (9 7)  (1315 455)  (1315 455)  routing T_25_28.sp4_v_b_4 <X> T_25_28.sp4_v_t_41
 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 456)  (1336 456)  routing T_25_28.lc_trk_g0_5 <X> T_25_28.wire_bram/ram/WDATA_3
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (40 9)  (1346 457)  (1346 457)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (11 10)  (1317 458)  (1317 458)  routing T_25_28.sp4_v_b_5 <X> T_25_28.sp4_v_t_45
 (5 11)  (1311 459)  (1311 459)  routing T_25_28.sp4_h_l_43 <X> T_25_28.sp4_v_t_43
 (12 11)  (1318 459)  (1318 459)  routing T_25_28.sp4_v_b_5 <X> T_25_28.sp4_v_t_45
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g0_4 <X> T_25_28.wire_bram/ram/WE


LogicTile_30_28

 (12 0)  (1576 448)  (1576 448)  routing T_30_28.sp4_v_b_2 <X> T_30_28.sp4_h_r_2
 (11 1)  (1575 449)  (1575 449)  routing T_30_28.sp4_v_b_2 <X> T_30_28.sp4_h_r_2


LogicTile_32_28

 (3 2)  (1675 450)  (1675 450)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23
 (3 3)  (1675 451)  (1675 451)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_h_l_23


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 3)  (1730 451)  (1730 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (5 3)  (1731 451)  (1731 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (6 3)  (1732 451)  (1732 451)  routing T_33_28.span4_horz_26 <X> T_33_28.lc_trk_g0_2
 (7 3)  (1733 451)  (1733 451)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_26 lc_trk_g0_2
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (10 4)  (1736 452)  (1736 452)  routing T_33_28.lc_trk_g0_7 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 452)  (1743 452)  IOB_0 IO Functioning bit
 (10 5)  (1736 453)  (1736 453)  routing T_33_28.lc_trk_g0_7 <X> T_33_28.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 453)  (1737 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 453)  (1738 453)  routing T_33_28.lc_trk_g0_2 <X> T_33_28.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 453)  (1739 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 454)  (1731 454)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g0_7
 (7 6)  (1733 454)  (1733 454)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 455)  (1734 455)  routing T_33_28.span4_vert_b_7 <X> T_33_28.lc_trk_g0_7
 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (4 0)  (13 432)  (13 432)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (5 1)  (12 433)  (12 433)  routing T_0_27.span4_vert_b_8 <X> T_0_27.lc_trk_g0_0
 (7 1)  (10 433)  (10 433)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0



LogicTile_6_27

 (11 6)  (299 438)  (299 438)  routing T_6_27.sp4_v_b_9 <X> T_6_27.sp4_v_t_40
 (13 6)  (301 438)  (301 438)  routing T_6_27.sp4_v_b_9 <X> T_6_27.sp4_v_t_40


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_t_23 <X> T_13_27.sp12_h_r_0


LogicTile_15_27

 (19 15)  (781 447)  (781 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (4 4)  (932 436)  (932 436)  routing T_18_27.sp4_h_l_38 <X> T_18_27.sp4_v_b_3
 (5 5)  (933 437)  (933 437)  routing T_18_27.sp4_h_l_38 <X> T_18_27.sp4_v_b_3


LogicTile_21_27

 (2 8)  (1092 440)  (1092 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_23_27

 (5 5)  (1203 437)  (1203 437)  routing T_23_27.sp4_h_r_3 <X> T_23_27.sp4_v_b_3


LogicTile_24_27

 (4 4)  (1256 436)  (1256 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (6 4)  (1258 436)  (1258 436)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (5 5)  (1257 437)  (1257 437)  routing T_24_27.sp4_h_l_44 <X> T_24_27.sp4_v_b_3
 (19 15)  (1271 447)  (1271 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_27

 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (25 4)  (1331 436)  (1331 436)  routing T_25_27.sp4_v_b_10 <X> T_25_27.lc_trk_g1_2
 (22 5)  (1328 437)  (1328 437)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1329 437)  (1329 437)  routing T_25_27.sp4_v_b_10 <X> T_25_27.lc_trk_g1_2
 (25 5)  (1331 437)  (1331 437)  routing T_25_27.sp4_v_b_10 <X> T_25_27.lc_trk_g1_2
 (16 6)  (1322 438)  (1322 438)  routing T_25_27.sp4_v_b_13 <X> T_25_27.lc_trk_g1_5
 (17 6)  (1323 438)  (1323 438)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 438)  (1324 438)  routing T_25_27.sp4_v_b_13 <X> T_25_27.lc_trk_g1_5
 (18 7)  (1324 439)  (1324 439)  routing T_25_27.sp4_v_b_13 <X> T_25_27.lc_trk_g1_5
 (27 8)  (1333 440)  (1333 440)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 441)  (1336 441)  routing T_25_27.lc_trk_g1_2 <X> T_25_27.wire_bram/ram/WDATA_11
 (39 9)  (1345 441)  (1345 441)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 447)  (1306 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g1_5 <X> T_25_27.wire_bram/ram/RE
 (9 15)  (1315 447)  (1315 447)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_47


LogicTile_26_27

 (11 10)  (1359 442)  (1359 442)  routing T_26_27.sp4_v_b_0 <X> T_26_27.sp4_v_t_45
 (13 10)  (1361 442)  (1361 442)  routing T_26_27.sp4_v_b_0 <X> T_26_27.sp4_v_t_45


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 440)  (1742 440)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


LogicTile_16_26

 (3 6)  (819 422)  (819 422)  routing T_16_26.sp12_v_b_0 <X> T_16_26.sp12_v_t_23


LogicTile_21_26

 (11 2)  (1101 418)  (1101 418)  routing T_21_26.sp4_v_b_6 <X> T_21_26.sp4_v_t_39
 (13 2)  (1103 418)  (1103 418)  routing T_21_26.sp4_v_b_6 <X> T_21_26.sp4_v_t_39


LogicTile_23_26

 (2 8)  (1200 424)  (1200 424)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 416)  (1331 416)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 417)  (1328 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (1329 417)  (1329 417)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g0_2
 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (13 2)  (1319 418)  (1319 418)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_39
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g0_2 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (13 8)  (1319 424)  (1319 424)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_8
 (17 8)  (1323 424)  (1323 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (28 8)  (1334 424)  (1334 424)  routing T_25_26.lc_trk_g2_1 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 426)  (1320 426)  routing T_25_26.sp4_v_b_28 <X> T_25_26.lc_trk_g2_4
 (9 11)  (1315 427)  (1315 427)  routing T_25_26.sp4_v_b_7 <X> T_25_26.sp4_v_t_42
 (16 11)  (1322 427)  (1322 427)  routing T_25_26.sp4_v_b_28 <X> T_25_26.lc_trk_g2_4
 (17 11)  (1323 427)  (1323 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 430)  (1306 430)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g2_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (11 2)  (1359 418)  (1359 418)  routing T_26_26.sp4_h_l_44 <X> T_26_26.sp4_v_t_39
 (4 14)  (1352 430)  (1352 430)  routing T_26_26.sp4_v_b_9 <X> T_26_26.sp4_v_t_44


LogicTile_27_26

 (19 10)  (1421 426)  (1421 426)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_29_26

 (19 8)  (1529 424)  (1529 424)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_30_26

 (4 14)  (1568 430)  (1568 430)  routing T_30_26.sp4_v_b_1 <X> T_30_26.sp4_v_t_44
 (6 14)  (1570 430)  (1570 430)  routing T_30_26.sp4_v_b_1 <X> T_30_26.sp4_v_t_44


IO_Tile_0_25

 (11 0)  (6 400)  (6 400)  routing T_0_25.span4_vert_b_0 <X> T_0_25.span4_vert_t_12
 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (4 4)  (13 404)  (13 404)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g0_4 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (4 5)  (13 405)  (13 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (6 5)  (11 405)  (11 405)  routing T_0_25.span4_horz_12 <X> T_0_25.lc_trk_g0_4
 (7 5)  (10 405)  (10 405)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_12 lc_trk_g0_4
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (10 2)  (136 402)  (136 402)  routing T_3_25.sp4_v_b_8 <X> T_3_25.sp4_h_l_36


LogicTile_4_25

 (9 3)  (189 403)  (189 403)  routing T_4_25.sp4_v_b_1 <X> T_4_25.sp4_v_t_36


LogicTile_5_25

 (37 6)  (271 406)  (271 406)  LC_3 Logic Functioning bit
 (39 6)  (273 406)  (273 406)  LC_3 Logic Functioning bit
 (40 6)  (274 406)  (274 406)  LC_3 Logic Functioning bit
 (42 6)  (276 406)  (276 406)  LC_3 Logic Functioning bit
 (52 6)  (286 406)  (286 406)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (262 407)  (262 407)  routing T_5_25.lc_trk_g2_1 <X> T_5_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 407)  (263 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (270 407)  (270 407)  LC_3 Logic Functioning bit
 (38 7)  (272 407)  (272 407)  LC_3 Logic Functioning bit
 (41 7)  (275 407)  (275 407)  LC_3 Logic Functioning bit
 (43 7)  (277 407)  (277 407)  LC_3 Logic Functioning bit
 (15 8)  (249 408)  (249 408)  routing T_5_25.sp4_h_r_33 <X> T_5_25.lc_trk_g2_1
 (16 8)  (250 408)  (250 408)  routing T_5_25.sp4_h_r_33 <X> T_5_25.lc_trk_g2_1
 (17 8)  (251 408)  (251 408)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (252 408)  (252 408)  routing T_5_25.sp4_h_r_33 <X> T_5_25.lc_trk_g2_1


LogicTile_6_25

 (13 6)  (301 406)  (301 406)  routing T_6_25.sp4_v_b_5 <X> T_6_25.sp4_v_t_40


LogicTile_7_25

 (5 14)  (347 414)  (347 414)  routing T_7_25.sp4_v_b_9 <X> T_7_25.sp4_h_l_44


RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25

 (14 0)  (830 400)  (830 400)  routing T_16_25.wire_logic_cluster/lc_0/out <X> T_16_25.lc_trk_g0_0
 (27 0)  (843 400)  (843 400)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 400)  (845 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 400)  (848 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 400)  (852 400)  LC_0 Logic Functioning bit
 (38 0)  (854 400)  (854 400)  LC_0 Logic Functioning bit
 (39 0)  (855 400)  (855 400)  LC_0 Logic Functioning bit
 (41 0)  (857 400)  (857 400)  LC_0 Logic Functioning bit
 (42 0)  (858 400)  (858 400)  LC_0 Logic Functioning bit
 (43 0)  (859 400)  (859 400)  LC_0 Logic Functioning bit
 (45 0)  (861 400)  (861 400)  LC_0 Logic Functioning bit
 (53 0)  (869 400)  (869 400)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (833 401)  (833 401)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (843 401)  (843 401)  routing T_16_25.lc_trk_g1_1 <X> T_16_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 401)  (845 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 401)  (846 401)  routing T_16_25.lc_trk_g1_2 <X> T_16_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 401)  (848 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (852 401)  (852 401)  LC_0 Logic Functioning bit
 (37 1)  (853 401)  (853 401)  LC_0 Logic Functioning bit
 (39 1)  (855 401)  (855 401)  LC_0 Logic Functioning bit
 (40 1)  (856 401)  (856 401)  LC_0 Logic Functioning bit
 (41 1)  (857 401)  (857 401)  LC_0 Logic Functioning bit
 (42 1)  (858 401)  (858 401)  LC_0 Logic Functioning bit
 (49 1)  (865 401)  (865 401)  Carry_In_Mux bit 

 (0 2)  (816 402)  (816 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (1 2)  (817 402)  (817 402)  routing T_16_25.glb_netwk_6 <X> T_16_25.wire_logic_cluster/lc_7/clk
 (2 2)  (818 402)  (818 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 4)  (831 404)  (831 404)  routing T_16_25.sp12_h_r_1 <X> T_16_25.lc_trk_g1_1
 (17 4)  (833 404)  (833 404)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (834 404)  (834 404)  routing T_16_25.sp12_h_r_1 <X> T_16_25.lc_trk_g1_1
 (18 5)  (834 405)  (834 405)  routing T_16_25.sp12_h_r_1 <X> T_16_25.lc_trk_g1_1
 (22 5)  (838 405)  (838 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (839 405)  (839 405)  routing T_16_25.sp4_v_b_18 <X> T_16_25.lc_trk_g1_2
 (24 5)  (840 405)  (840 405)  routing T_16_25.sp4_v_b_18 <X> T_16_25.lc_trk_g1_2
 (7 13)  (823 413)  (823 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (816 414)  (816 414)  routing T_16_25.glb_netwk_4 <X> T_16_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 414)  (817 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (4 14)  (820 414)  (820 414)  routing T_16_25.sp4_h_r_9 <X> T_16_25.sp4_v_t_44
 (5 15)  (821 415)  (821 415)  routing T_16_25.sp4_h_r_9 <X> T_16_25.sp4_v_t_44
 (7 15)  (823 415)  (823 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_25

 (21 0)  (895 400)  (895 400)  routing T_17_25.wire_logic_cluster/lc_3/out <X> T_17_25.lc_trk_g0_3
 (22 0)  (896 400)  (896 400)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (901 400)  (901 400)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 400)  (902 400)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 400)  (903 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 400)  (906 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 400)  (910 400)  LC_0 Logic Functioning bit
 (37 0)  (911 400)  (911 400)  LC_0 Logic Functioning bit
 (38 0)  (912 400)  (912 400)  LC_0 Logic Functioning bit
 (39 0)  (913 400)  (913 400)  LC_0 Logic Functioning bit
 (40 0)  (914 400)  (914 400)  LC_0 Logic Functioning bit
 (42 0)  (916 400)  (916 400)  LC_0 Logic Functioning bit
 (45 0)  (919 400)  (919 400)  LC_0 Logic Functioning bit
 (31 1)  (905 401)  (905 401)  routing T_17_25.lc_trk_g0_3 <X> T_17_25.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 401)  (910 401)  LC_0 Logic Functioning bit
 (37 1)  (911 401)  (911 401)  LC_0 Logic Functioning bit
 (38 1)  (912 401)  (912 401)  LC_0 Logic Functioning bit
 (39 1)  (913 401)  (913 401)  LC_0 Logic Functioning bit
 (40 1)  (914 401)  (914 401)  LC_0 Logic Functioning bit
 (42 1)  (916 401)  (916 401)  LC_0 Logic Functioning bit
 (0 2)  (874 402)  (874 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (1 2)  (875 402)  (875 402)  routing T_17_25.glb_netwk_6 <X> T_17_25.wire_logic_cluster/lc_7/clk
 (2 2)  (876 402)  (876 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 402)  (888 402)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g0_4
 (32 2)  (906 402)  (906 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 402)  (907 402)  routing T_17_25.lc_trk_g2_0 <X> T_17_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 402)  (910 402)  LC_1 Logic Functioning bit
 (37 2)  (911 402)  (911 402)  LC_1 Logic Functioning bit
 (38 2)  (912 402)  (912 402)  LC_1 Logic Functioning bit
 (39 2)  (913 402)  (913 402)  LC_1 Logic Functioning bit
 (40 2)  (914 402)  (914 402)  LC_1 Logic Functioning bit
 (42 2)  (916 402)  (916 402)  LC_1 Logic Functioning bit
 (45 2)  (919 402)  (919 402)  LC_1 Logic Functioning bit
 (14 3)  (888 403)  (888 403)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g0_4
 (15 3)  (889 403)  (889 403)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g0_4
 (16 3)  (890 403)  (890 403)  routing T_17_25.sp4_h_l_9 <X> T_17_25.lc_trk_g0_4
 (17 3)  (891 403)  (891 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (901 403)  (901 403)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 403)  (902 403)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 403)  (903 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (910 403)  (910 403)  LC_1 Logic Functioning bit
 (37 3)  (911 403)  (911 403)  LC_1 Logic Functioning bit
 (38 3)  (912 403)  (912 403)  LC_1 Logic Functioning bit
 (39 3)  (913 403)  (913 403)  LC_1 Logic Functioning bit
 (41 3)  (915 403)  (915 403)  LC_1 Logic Functioning bit
 (43 3)  (917 403)  (917 403)  LC_1 Logic Functioning bit
 (3 4)  (877 404)  (877 404)  routing T_17_25.sp12_v_t_23 <X> T_17_25.sp12_h_r_0
 (27 4)  (901 404)  (901 404)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 404)  (902 404)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 404)  (903 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 404)  (906 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 404)  (907 404)  routing T_17_25.lc_trk_g2_1 <X> T_17_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 404)  (910 404)  LC_2 Logic Functioning bit
 (37 4)  (911 404)  (911 404)  LC_2 Logic Functioning bit
 (38 4)  (912 404)  (912 404)  LC_2 Logic Functioning bit
 (39 4)  (913 404)  (913 404)  LC_2 Logic Functioning bit
 (40 4)  (914 404)  (914 404)  LC_2 Logic Functioning bit
 (42 4)  (916 404)  (916 404)  LC_2 Logic Functioning bit
 (45 4)  (919 404)  (919 404)  LC_2 Logic Functioning bit
 (46 4)  (920 404)  (920 404)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (36 5)  (910 405)  (910 405)  LC_2 Logic Functioning bit
 (37 5)  (911 405)  (911 405)  LC_2 Logic Functioning bit
 (38 5)  (912 405)  (912 405)  LC_2 Logic Functioning bit
 (39 5)  (913 405)  (913 405)  LC_2 Logic Functioning bit
 (40 5)  (914 405)  (914 405)  LC_2 Logic Functioning bit
 (42 5)  (916 405)  (916 405)  LC_2 Logic Functioning bit
 (37 6)  (911 406)  (911 406)  LC_3 Logic Functioning bit
 (39 6)  (913 406)  (913 406)  LC_3 Logic Functioning bit
 (40 6)  (914 406)  (914 406)  LC_3 Logic Functioning bit
 (42 6)  (916 406)  (916 406)  LC_3 Logic Functioning bit
 (45 6)  (919 406)  (919 406)  LC_3 Logic Functioning bit
 (27 7)  (901 407)  (901 407)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 407)  (902 407)  routing T_17_25.lc_trk_g3_0 <X> T_17_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 407)  (903 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 407)  (910 407)  LC_3 Logic Functioning bit
 (38 7)  (912 407)  (912 407)  LC_3 Logic Functioning bit
 (41 7)  (915 407)  (915 407)  LC_3 Logic Functioning bit
 (43 7)  (917 407)  (917 407)  LC_3 Logic Functioning bit
 (14 8)  (888 408)  (888 408)  routing T_17_25.wire_logic_cluster/lc_0/out <X> T_17_25.lc_trk_g2_0
 (17 8)  (891 408)  (891 408)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 408)  (892 408)  routing T_17_25.wire_logic_cluster/lc_1/out <X> T_17_25.lc_trk_g2_1
 (17 9)  (891 409)  (891 409)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 10)  (905 410)  (905 410)  routing T_17_25.lc_trk_g0_4 <X> T_17_25.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 410)  (906 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (910 410)  (910 410)  LC_5 Logic Functioning bit
 (37 10)  (911 410)  (911 410)  LC_5 Logic Functioning bit
 (38 10)  (912 410)  (912 410)  LC_5 Logic Functioning bit
 (39 10)  (913 410)  (913 410)  LC_5 Logic Functioning bit
 (45 10)  (919 410)  (919 410)  LC_5 Logic Functioning bit
 (46 10)  (920 410)  (920 410)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (921 410)  (921 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (36 11)  (910 411)  (910 411)  LC_5 Logic Functioning bit
 (37 11)  (911 411)  (911 411)  LC_5 Logic Functioning bit
 (38 11)  (912 411)  (912 411)  LC_5 Logic Functioning bit
 (39 11)  (913 411)  (913 411)  LC_5 Logic Functioning bit
 (46 11)  (920 411)  (920 411)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (922 411)  (922 411)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (16 13)  (890 413)  (890 413)  routing T_17_25.sp12_v_b_8 <X> T_17_25.lc_trk_g3_0
 (17 13)  (891 413)  (891 413)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (7 15)  (881 415)  (881 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_25

 (26 0)  (954 400)  (954 400)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (28 0)  (956 400)  (956 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 400)  (957 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 400)  (958 400)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (960 400)  (960 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (962 400)  (962 400)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (965 400)  (965 400)  LC_0 Logic Functioning bit
 (38 0)  (966 400)  (966 400)  LC_0 Logic Functioning bit
 (39 0)  (967 400)  (967 400)  LC_0 Logic Functioning bit
 (41 0)  (969 400)  (969 400)  LC_0 Logic Functioning bit
 (45 0)  (973 400)  (973 400)  LC_0 Logic Functioning bit
 (46 0)  (974 400)  (974 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (48 0)  (976 400)  (976 400)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (22 1)  (950 401)  (950 401)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (952 401)  (952 401)  routing T_18_25.bot_op_2 <X> T_18_25.lc_trk_g0_2
 (27 1)  (955 401)  (955 401)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 401)  (957 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 401)  (958 401)  routing T_18_25.lc_trk_g2_7 <X> T_18_25.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 401)  (959 401)  routing T_18_25.lc_trk_g1_2 <X> T_18_25.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 401)  (960 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (963 401)  (963 401)  routing T_18_25.lc_trk_g0_2 <X> T_18_25.input_2_0
 (38 1)  (966 401)  (966 401)  LC_0 Logic Functioning bit
 (41 1)  (969 401)  (969 401)  LC_0 Logic Functioning bit
 (0 2)  (928 402)  (928 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (1 2)  (929 402)  (929 402)  routing T_18_25.glb_netwk_6 <X> T_18_25.wire_logic_cluster/lc_7/clk
 (2 2)  (930 402)  (930 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 4)  (945 404)  (945 404)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (25 4)  (953 404)  (953 404)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (18 5)  (946 405)  (946 405)  routing T_18_25.sp4_r_v_b_25 <X> T_18_25.lc_trk_g1_1
 (22 5)  (950 405)  (950 405)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (951 405)  (951 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (25 5)  (953 405)  (953 405)  routing T_18_25.sp4_v_b_10 <X> T_18_25.lc_trk_g1_2
 (15 6)  (943 406)  (943 406)  routing T_18_25.lft_op_5 <X> T_18_25.lc_trk_g1_5
 (17 6)  (945 406)  (945 406)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 406)  (946 406)  routing T_18_25.lft_op_5 <X> T_18_25.lc_trk_g1_5
 (22 7)  (950 407)  (950 407)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (952 407)  (952 407)  routing T_18_25.bot_op_6 <X> T_18_25.lc_trk_g1_6
 (21 10)  (949 410)  (949 410)  routing T_18_25.wire_logic_cluster/lc_7/out <X> T_18_25.lc_trk_g2_7
 (22 10)  (950 410)  (950 410)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (7 13)  (935 413)  (935 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (928 414)  (928 414)  routing T_18_25.glb_netwk_4 <X> T_18_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 414)  (929 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (954 414)  (954 414)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 414)  (955 414)  routing T_18_25.lc_trk_g1_1 <X> T_18_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 414)  (957 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 414)  (959 414)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 414)  (960 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (962 414)  (962 414)  routing T_18_25.lc_trk_g1_5 <X> T_18_25.wire_logic_cluster/lc_7/in_3
 (41 14)  (969 414)  (969 414)  LC_7 Logic Functioning bit
 (43 14)  (971 414)  (971 414)  LC_7 Logic Functioning bit
 (52 14)  (980 414)  (980 414)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (935 415)  (935 415)  Column buffer control bit: LH_colbuf_cntl_6

 (26 15)  (954 415)  (954 415)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 415)  (955 415)  routing T_18_25.lc_trk_g1_6 <X> T_18_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 415)  (957 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (40 15)  (968 415)  (968 415)  LC_7 Logic Functioning bit
 (41 15)  (969 415)  (969 415)  LC_7 Logic Functioning bit
 (42 15)  (970 415)  (970 415)  LC_7 Logic Functioning bit
 (43 15)  (971 415)  (971 415)  LC_7 Logic Functioning bit
 (46 15)  (974 415)  (974 415)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (976 415)  (976 415)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_19_25

 (22 0)  (1004 400)  (1004 400)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (1005 400)  (1005 400)  routing T_19_25.sp12_h_r_11 <X> T_19_25.lc_trk_g0_3
 (26 0)  (1008 400)  (1008 400)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 0)  (1011 400)  (1011 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (1013 400)  (1013 400)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (32 0)  (1014 400)  (1014 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 400)  (1015 400)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_0/in_3
 (35 0)  (1017 400)  (1017 400)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.input_2_0
 (38 0)  (1020 400)  (1020 400)  LC_0 Logic Functioning bit
 (27 1)  (1009 401)  (1009 401)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 401)  (1010 401)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 401)  (1011 401)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (1012 401)  (1012 401)  routing T_19_25.lc_trk_g0_3 <X> T_19_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (1014 401)  (1014 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (14 2)  (996 402)  (996 402)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g0_4
 (26 2)  (1008 402)  (1008 402)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (1009 402)  (1009 402)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 402)  (1011 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 402)  (1013 402)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 402)  (1014 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 402)  (1015 402)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 402)  (1016 402)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_1/in_3
 (35 2)  (1017 402)  (1017 402)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.input_2_1
 (36 2)  (1018 402)  (1018 402)  LC_1 Logic Functioning bit
 (38 2)  (1020 402)  (1020 402)  LC_1 Logic Functioning bit
 (39 2)  (1021 402)  (1021 402)  LC_1 Logic Functioning bit
 (40 2)  (1022 402)  (1022 402)  LC_1 Logic Functioning bit
 (41 2)  (1023 402)  (1023 402)  LC_1 Logic Functioning bit
 (42 2)  (1024 402)  (1024 402)  LC_1 Logic Functioning bit
 (43 2)  (1025 402)  (1025 402)  LC_1 Logic Functioning bit
 (14 3)  (996 403)  (996 403)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g0_4
 (15 3)  (997 403)  (997 403)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g0_4
 (17 3)  (999 403)  (999 403)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (27 3)  (1009 403)  (1009 403)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (1011 403)  (1011 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1012 403)  (1012 403)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_1/in_1
 (32 3)  (1014 403)  (1014 403)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (1015 403)  (1015 403)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.input_2_1
 (38 3)  (1020 403)  (1020 403)  LC_1 Logic Functioning bit
 (39 3)  (1021 403)  (1021 403)  LC_1 Logic Functioning bit
 (40 3)  (1022 403)  (1022 403)  LC_1 Logic Functioning bit
 (41 3)  (1023 403)  (1023 403)  LC_1 Logic Functioning bit
 (42 3)  (1024 403)  (1024 403)  LC_1 Logic Functioning bit
 (43 3)  (1025 403)  (1025 403)  LC_1 Logic Functioning bit
 (51 3)  (1033 403)  (1033 403)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (1004 404)  (1004 404)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (1005 404)  (1005 404)  routing T_19_25.sp12_h_r_11 <X> T_19_25.lc_trk_g1_3
 (14 6)  (996 406)  (996 406)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g1_4
 (14 7)  (996 407)  (996 407)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g1_4
 (15 7)  (997 407)  (997 407)  routing T_19_25.sp12_h_l_3 <X> T_19_25.lc_trk_g1_4
 (17 7)  (999 407)  (999 407)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (11 8)  (993 408)  (993 408)  routing T_19_25.sp4_h_l_39 <X> T_19_25.sp4_v_b_8
 (13 8)  (995 408)  (995 408)  routing T_19_25.sp4_h_l_39 <X> T_19_25.sp4_v_b_8
 (12 9)  (994 409)  (994 409)  routing T_19_25.sp4_h_l_39 <X> T_19_25.sp4_v_b_8
 (16 10)  (998 410)  (998 410)  routing T_19_25.sp12_v_t_10 <X> T_19_25.lc_trk_g2_5
 (17 10)  (999 410)  (999 410)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (26 12)  (1008 412)  (1008 412)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 12)  (1011 412)  (1011 412)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (1013 412)  (1013 412)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 412)  (1014 412)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 412)  (1015 412)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 412)  (1017 412)  routing T_19_25.lc_trk_g0_4 <X> T_19_25.input_2_6
 (27 13)  (1009 413)  (1009 413)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 413)  (1010 413)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 413)  (1011 413)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 413)  (1012 413)  routing T_19_25.lc_trk_g0_3 <X> T_19_25.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 413)  (1014 413)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (1021 413)  (1021 413)  LC_6 Logic Functioning bit
 (16 14)  (998 414)  (998 414)  routing T_19_25.sp4_v_b_37 <X> T_19_25.lc_trk_g3_5
 (17 14)  (999 414)  (999 414)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1000 414)  (1000 414)  routing T_19_25.sp4_v_b_37 <X> T_19_25.lc_trk_g3_5
 (26 14)  (1008 414)  (1008 414)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (27 14)  (1009 414)  (1009 414)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 414)  (1011 414)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 414)  (1013 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 414)  (1014 414)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 414)  (1015 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 414)  (1016 414)  routing T_19_25.lc_trk_g3_5 <X> T_19_25.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 414)  (1017 414)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.input_2_7
 (18 15)  (1000 415)  (1000 415)  routing T_19_25.sp4_v_b_37 <X> T_19_25.lc_trk_g3_5
 (27 15)  (1009 415)  (1009 415)  routing T_19_25.lc_trk_g1_4 <X> T_19_25.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 415)  (1011 415)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 415)  (1012 415)  routing T_19_25.lc_trk_g1_3 <X> T_19_25.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 415)  (1014 415)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (1015 415)  (1015 415)  routing T_19_25.lc_trk_g2_5 <X> T_19_25.input_2_7
 (37 15)  (1019 415)  (1019 415)  LC_7 Logic Functioning bit


LogicTile_20_25



LogicTile_21_25

 (8 5)  (1098 405)  (1098 405)  routing T_21_25.sp4_h_l_47 <X> T_21_25.sp4_v_b_4
 (9 5)  (1099 405)  (1099 405)  routing T_21_25.sp4_h_l_47 <X> T_21_25.sp4_v_b_4
 (10 5)  (1100 405)  (1100 405)  routing T_21_25.sp4_h_l_47 <X> T_21_25.sp4_v_b_4
 (12 7)  (1102 407)  (1102 407)  routing T_21_25.sp4_h_l_40 <X> T_21_25.sp4_v_t_40
 (4 12)  (1094 412)  (1094 412)  routing T_21_25.sp4_h_l_38 <X> T_21_25.sp4_v_b_9
 (6 12)  (1096 412)  (1096 412)  routing T_21_25.sp4_h_l_38 <X> T_21_25.sp4_v_b_9
 (5 13)  (1095 413)  (1095 413)  routing T_21_25.sp4_h_l_38 <X> T_21_25.sp4_v_b_9


LogicTile_22_25

 (12 4)  (1156 404)  (1156 404)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5
 (11 5)  (1155 405)  (1155 405)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5
 (13 5)  (1157 405)  (1157 405)  routing T_22_25.sp4_v_b_11 <X> T_22_25.sp4_h_r_5


LogicTile_23_25

 (13 4)  (1211 404)  (1211 404)  routing T_23_25.sp4_v_t_40 <X> T_23_25.sp4_v_b_5


LogicTile_24_25

 (5 12)  (1257 412)  (1257 412)  routing T_24_25.sp4_v_b_3 <X> T_24_25.sp4_h_r_9
 (4 13)  (1256 413)  (1256 413)  routing T_24_25.sp4_v_b_3 <X> T_24_25.sp4_h_r_9
 (6 13)  (1258 413)  (1258 413)  routing T_24_25.sp4_v_b_3 <X> T_24_25.sp4_h_r_9


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 402)  (1317 402)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_39
 (13 2)  (1319 402)  (1319 402)  routing T_25_25.sp4_v_b_6 <X> T_25_25.sp4_v_t_39
 (14 2)  (1320 402)  (1320 402)  routing T_25_25.sp4_h_l_9 <X> T_25_25.lc_trk_g0_4
 (14 3)  (1320 403)  (1320 403)  routing T_25_25.sp4_h_l_9 <X> T_25_25.lc_trk_g0_4
 (15 3)  (1321 403)  (1321 403)  routing T_25_25.sp4_h_l_9 <X> T_25_25.lc_trk_g0_4
 (16 3)  (1322 403)  (1322 403)  routing T_25_25.sp4_h_l_9 <X> T_25_25.lc_trk_g0_4
 (17 3)  (1323 403)  (1323 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.wire_bram/ram/WDATA_11
 (28 8)  (1334 408)  (1334 408)  routing T_25_25.lc_trk_g3_0 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (39 9)  (1345 409)  (1345 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (19 10)  (1325 410)  (1325 410)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (14 12)  (1320 412)  (1320 412)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g3_0
 (14 13)  (1320 413)  (1320 413)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g3_0
 (15 13)  (1321 413)  (1321 413)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g3_0
 (16 13)  (1322 413)  (1322 413)  routing T_25_25.sp4_h_r_40 <X> T_25_25.lc_trk_g3_0
 (17 13)  (1323 413)  (1323 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g0_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6

 (9 15)  (1315 415)  (1315 415)  routing T_25_25.sp4_v_b_2 <X> T_25_25.sp4_v_t_47
 (10 15)  (1316 415)  (1316 415)  routing T_25_25.sp4_v_b_2 <X> T_25_25.sp4_v_t_47


LogicTile_26_25

 (3 2)  (1351 402)  (1351 402)  routing T_26_25.sp12_v_t_23 <X> T_26_25.sp12_h_l_23
 (4 10)  (1352 410)  (1352 410)  routing T_26_25.sp4_v_b_10 <X> T_26_25.sp4_v_t_43
 (6 10)  (1354 410)  (1354 410)  routing T_26_25.sp4_v_b_10 <X> T_26_25.sp4_v_t_43


LogicTile_27_25

 (2 14)  (1404 414)  (1404 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25

 (8 5)  (1572 405)  (1572 405)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_b_4
 (9 5)  (1573 405)  (1573 405)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_b_4
 (10 5)  (1574 405)  (1574 405)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_b_4
 (8 13)  (1572 413)  (1572 413)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_b_10
 (9 13)  (1573 413)  (1573 413)  routing T_30_25.sp4_h_l_47 <X> T_30_25.sp4_v_b_10


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (11 12)  (1737 412)  (1737 412)  routing T_33_25.span4_vert_b_3 <X> T_33_25.span4_vert_t_15


IO_Tile_0_24

 (13 13)  (4 397)  (4 397)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_b_3
 (14 13)  (3 397)  (3 397)  routing T_0_24.span4_horz_19 <X> T_0_24.span4_vert_b_3


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24

 (6 11)  (132 395)  (132 395)  routing T_3_24.sp4_h_r_6 <X> T_3_24.sp4_h_l_43


LogicTile_4_24

 (7 15)  (187 399)  (187 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_24

 (7 15)  (241 399)  (241 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_24

 (21 12)  (309 396)  (309 396)  routing T_6_24.sp4_h_r_35 <X> T_6_24.lc_trk_g3_3
 (22 12)  (310 396)  (310 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 396)  (311 396)  routing T_6_24.sp4_h_r_35 <X> T_6_24.lc_trk_g3_3
 (24 12)  (312 396)  (312 396)  routing T_6_24.sp4_h_r_35 <X> T_6_24.lc_trk_g3_3
 (37 12)  (325 396)  (325 396)  LC_6 Logic Functioning bit
 (39 12)  (327 396)  (327 396)  LC_6 Logic Functioning bit
 (40 12)  (328 396)  (328 396)  LC_6 Logic Functioning bit
 (42 12)  (330 396)  (330 396)  LC_6 Logic Functioning bit
 (51 12)  (339 396)  (339 396)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (7 13)  (295 397)  (295 397)  Column buffer control bit: LH_colbuf_cntl_4

 (26 13)  (314 397)  (314 397)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 397)  (315 397)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 397)  (316 397)  routing T_6_24.lc_trk_g3_3 <X> T_6_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 397)  (317 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (324 397)  (324 397)  LC_6 Logic Functioning bit
 (38 13)  (326 397)  (326 397)  LC_6 Logic Functioning bit
 (41 13)  (329 397)  (329 397)  LC_6 Logic Functioning bit
 (43 13)  (331 397)  (331 397)  LC_6 Logic Functioning bit
 (7 15)  (295 399)  (295 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_24

 (5 9)  (347 393)  (347 393)  routing T_7_24.sp4_h_r_6 <X> T_7_24.sp4_v_b_6
 (6 11)  (348 395)  (348 395)  routing T_7_24.sp4_h_r_6 <X> T_7_24.sp4_h_l_43
 (7 11)  (349 395)  (349 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (349 397)  (349 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (2 6)  (398 390)  (398 390)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_l_13 sp4_h_r_19
 (11 15)  (407 399)  (407 399)  routing T_8_24.sp4_h_r_11 <X> T_8_24.sp4_h_l_46


LogicTile_9_24

 (7 11)  (445 395)  (445 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_24

 (7 11)  (499 395)  (499 395)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (28 0)  (574 384)  (574 384)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 384)  (576 384)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 384)  (577 384)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (41 0)  (587 384)  (587 384)  LC_0 Logic Functioning bit
 (42 0)  (588 384)  (588 384)  LC_0 Logic Functioning bit
 (43 0)  (589 384)  (589 384)  LC_0 Logic Functioning bit
 (45 0)  (591 384)  (591 384)  LC_0 Logic Functioning bit
 (52 0)  (598 384)  (598 384)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (572 385)  (572 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 385)  (573 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 385)  (574 385)  routing T_11_24.lc_trk_g3_3 <X> T_11_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 385)  (575 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 385)  (576 385)  routing T_11_24.lc_trk_g2_7 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 385)  (577 385)  routing T_11_24.lc_trk_g0_7 <X> T_11_24.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 385)  (578 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 385)  (579 385)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_0
 (34 1)  (580 385)  (580 385)  routing T_11_24.lc_trk_g3_1 <X> T_11_24.input_2_0
 (36 1)  (582 385)  (582 385)  LC_0 Logic Functioning bit
 (37 1)  (583 385)  (583 385)  LC_0 Logic Functioning bit
 (38 1)  (584 385)  (584 385)  LC_0 Logic Functioning bit
 (39 1)  (585 385)  (585 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (0 2)  (546 386)  (546 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (1 2)  (547 386)  (547 386)  routing T_11_24.glb_netwk_6 <X> T_11_24.wire_logic_cluster/lc_7/clk
 (2 2)  (548 386)  (548 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 386)  (560 386)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (21 2)  (567 386)  (567 386)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (22 2)  (568 386)  (568 386)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (569 386)  (569 386)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (14 3)  (560 387)  (560 387)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (16 3)  (562 387)  (562 387)  routing T_11_24.sp4_v_t_1 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (567 387)  (567 387)  routing T_11_24.sp4_v_b_15 <X> T_11_24.lc_trk_g0_7
 (0 4)  (546 388)  (546 388)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (1 4)  (547 388)  (547 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (547 389)  (547 389)  routing T_11_24.lc_trk_g2_2 <X> T_11_24.wire_logic_cluster/lc_7/cen
 (25 8)  (571 392)  (571 392)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (22 9)  (568 393)  (568 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (569 393)  (569 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (24 9)  (570 393)  (570 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (25 9)  (571 393)  (571 393)  routing T_11_24.sp4_h_r_42 <X> T_11_24.lc_trk_g2_2
 (21 10)  (567 394)  (567 394)  routing T_11_24.sp4_v_t_18 <X> T_11_24.lc_trk_g2_7
 (22 10)  (568 394)  (568 394)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 394)  (569 394)  routing T_11_24.sp4_v_t_18 <X> T_11_24.lc_trk_g2_7
 (7 11)  (553 395)  (553 395)  Column buffer control bit: LH_colbuf_cntl_2

 (16 12)  (562 396)  (562 396)  routing T_11_24.sp12_v_t_6 <X> T_11_24.lc_trk_g3_1
 (17 12)  (563 396)  (563 396)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (567 396)  (567 396)  routing T_11_24.sp4_v_t_14 <X> T_11_24.lc_trk_g3_3
 (22 12)  (568 396)  (568 396)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 396)  (569 396)  routing T_11_24.sp4_v_t_14 <X> T_11_24.lc_trk_g3_3
 (1 14)  (547 398)  (547 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (547 399)  (547 399)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (9 10)  (609 394)  (609 394)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_h_l_42
 (7 11)  (607 395)  (607 395)  Column buffer control bit: LH_colbuf_cntl_2

 (12 14)  (612 398)  (612 398)  routing T_12_24.sp4_v_b_11 <X> T_12_24.sp4_h_l_46
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (3 10)  (657 394)  (657 394)  routing T_13_24.sp12_h_r_1 <X> T_13_24.sp12_h_l_22
 (3 11)  (657 395)  (657 395)  routing T_13_24.sp12_h_r_1 <X> T_13_24.sp12_h_l_22
 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (19 2)  (727 386)  (727 386)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (3 6)  (711 390)  (711 390)  routing T_14_24.sp12_h_r_0 <X> T_14_24.sp12_v_t_23
 (3 7)  (711 391)  (711 391)  routing T_14_24.sp12_h_r_0 <X> T_14_24.sp12_v_t_23
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (851 384)  (851 384)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_0
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (42 0)  (858 384)  (858 384)  LC_0 Logic Functioning bit
 (44 0)  (860 384)  (860 384)  LC_0 Logic Functioning bit
 (45 0)  (861 384)  (861 384)  LC_0 Logic Functioning bit
 (32 1)  (848 385)  (848 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (849 385)  (849 385)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_0
 (34 1)  (850 385)  (850 385)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (39 1)  (855 385)  (855 385)  LC_0 Logic Functioning bit
 (41 1)  (857 385)  (857 385)  LC_0 Logic Functioning bit
 (42 1)  (858 385)  (858 385)  LC_0 Logic Functioning bit
 (49 1)  (865 385)  (865 385)  Carry_In_Mux bit 

 (0 2)  (816 386)  (816 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (1 2)  (817 386)  (817 386)  routing T_16_24.glb_netwk_6 <X> T_16_24.wire_logic_cluster/lc_7/clk
 (2 2)  (818 386)  (818 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (841 386)  (841 386)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g0_6
 (27 2)  (843 386)  (843 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 386)  (844 386)  routing T_16_24.lc_trk_g3_1 <X> T_16_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 386)  (845 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 386)  (848 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (851 386)  (851 386)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_1
 (36 2)  (852 386)  (852 386)  LC_1 Logic Functioning bit
 (39 2)  (855 386)  (855 386)  LC_1 Logic Functioning bit
 (41 2)  (857 386)  (857 386)  LC_1 Logic Functioning bit
 (42 2)  (858 386)  (858 386)  LC_1 Logic Functioning bit
 (44 2)  (860 386)  (860 386)  LC_1 Logic Functioning bit
 (45 2)  (861 386)  (861 386)  LC_1 Logic Functioning bit
 (22 3)  (838 387)  (838 387)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (840 387)  (840 387)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g0_6
 (25 3)  (841 387)  (841 387)  routing T_16_24.sp12_h_l_5 <X> T_16_24.lc_trk_g0_6
 (32 3)  (848 387)  (848 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (849 387)  (849 387)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_1
 (36 3)  (852 387)  (852 387)  LC_1 Logic Functioning bit
 (39 3)  (855 387)  (855 387)  LC_1 Logic Functioning bit
 (41 3)  (857 387)  (857 387)  LC_1 Logic Functioning bit
 (42 3)  (858 387)  (858 387)  LC_1 Logic Functioning bit
 (21 4)  (837 388)  (837 388)  routing T_16_24.wire_logic_cluster/lc_3/out <X> T_16_24.lc_trk_g1_3
 (22 4)  (838 388)  (838 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 388)  (841 388)  routing T_16_24.wire_logic_cluster/lc_2/out <X> T_16_24.lc_trk_g1_2
 (27 4)  (843 388)  (843 388)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 388)  (845 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 388)  (848 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (851 388)  (851 388)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_2
 (36 4)  (852 388)  (852 388)  LC_2 Logic Functioning bit
 (39 4)  (855 388)  (855 388)  LC_2 Logic Functioning bit
 (41 4)  (857 388)  (857 388)  LC_2 Logic Functioning bit
 (42 4)  (858 388)  (858 388)  LC_2 Logic Functioning bit
 (44 4)  (860 388)  (860 388)  LC_2 Logic Functioning bit
 (45 4)  (861 388)  (861 388)  LC_2 Logic Functioning bit
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 389)  (846 389)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 389)  (848 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (849 389)  (849 389)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_2
 (34 5)  (850 389)  (850 389)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_2
 (36 5)  (852 389)  (852 389)  LC_2 Logic Functioning bit
 (39 5)  (855 389)  (855 389)  LC_2 Logic Functioning bit
 (41 5)  (857 389)  (857 389)  LC_2 Logic Functioning bit
 (42 5)  (858 389)  (858 389)  LC_2 Logic Functioning bit
 (14 6)  (830 390)  (830 390)  routing T_16_24.wire_logic_cluster/lc_4/out <X> T_16_24.lc_trk_g1_4
 (27 6)  (843 390)  (843 390)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 390)  (845 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 390)  (848 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (35 6)  (851 390)  (851 390)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_3
 (36 6)  (852 390)  (852 390)  LC_3 Logic Functioning bit
 (39 6)  (855 390)  (855 390)  LC_3 Logic Functioning bit
 (41 6)  (857 390)  (857 390)  LC_3 Logic Functioning bit
 (42 6)  (858 390)  (858 390)  LC_3 Logic Functioning bit
 (44 6)  (860 390)  (860 390)  LC_3 Logic Functioning bit
 (45 6)  (861 390)  (861 390)  LC_3 Logic Functioning bit
 (17 7)  (833 391)  (833 391)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (30 7)  (846 391)  (846 391)  routing T_16_24.lc_trk_g1_3 <X> T_16_24.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 391)  (848 391)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (849 391)  (849 391)  routing T_16_24.lc_trk_g2_5 <X> T_16_24.input_2_3
 (36 7)  (852 391)  (852 391)  LC_3 Logic Functioning bit
 (39 7)  (855 391)  (855 391)  LC_3 Logic Functioning bit
 (41 7)  (857 391)  (857 391)  LC_3 Logic Functioning bit
 (42 7)  (858 391)  (858 391)  LC_3 Logic Functioning bit
 (27 8)  (843 392)  (843 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 392)  (845 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 392)  (846 392)  routing T_16_24.lc_trk_g1_4 <X> T_16_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 392)  (848 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (851 392)  (851 392)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (36 8)  (852 392)  (852 392)  LC_4 Logic Functioning bit
 (39 8)  (855 392)  (855 392)  LC_4 Logic Functioning bit
 (41 8)  (857 392)  (857 392)  LC_4 Logic Functioning bit
 (42 8)  (858 392)  (858 392)  LC_4 Logic Functioning bit
 (44 8)  (860 392)  (860 392)  LC_4 Logic Functioning bit
 (45 8)  (861 392)  (861 392)  LC_4 Logic Functioning bit
 (32 9)  (848 393)  (848 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (849 393)  (849 393)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (34 9)  (850 393)  (850 393)  routing T_16_24.lc_trk_g3_5 <X> T_16_24.input_2_4
 (36 9)  (852 393)  (852 393)  LC_4 Logic Functioning bit
 (39 9)  (855 393)  (855 393)  LC_4 Logic Functioning bit
 (41 9)  (857 393)  (857 393)  LC_4 Logic Functioning bit
 (42 9)  (858 393)  (858 393)  LC_4 Logic Functioning bit
 (16 10)  (832 394)  (832 394)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g2_5
 (17 10)  (833 394)  (833 394)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (834 394)  (834 394)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g2_5
 (29 10)  (845 394)  (845 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 394)  (846 394)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (44 10)  (860 394)  (860 394)  LC_5 Logic Functioning bit
 (14 11)  (830 395)  (830 395)  routing T_16_24.sp4_r_v_b_36 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (846 395)  (846 395)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_5/in_1
 (14 12)  (830 396)  (830 396)  routing T_16_24.wire_logic_cluster/lc_0/out <X> T_16_24.lc_trk_g3_0
 (17 12)  (833 396)  (833 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 396)  (834 396)  routing T_16_24.wire_logic_cluster/lc_1/out <X> T_16_24.lc_trk_g3_1
 (35 12)  (851 396)  (851 396)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.input_2_6
 (44 12)  (860 396)  (860 396)  LC_6 Logic Functioning bit
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (848 397)  (848 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (851 397)  (851 397)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.input_2_6
 (0 14)  (816 398)  (816 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 398)  (817 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 398)  (832 398)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g3_5
 (17 14)  (833 398)  (833 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 398)  (834 398)  routing T_16_24.sp4_v_t_16 <X> T_16_24.lc_trk_g3_5
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 398)  (846 398)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (44 14)  (860 398)  (860 398)  LC_7 Logic Functioning bit
 (1 15)  (817 399)  (817 399)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6

 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g0_6 <X> T_16_24.wire_logic_cluster/lc_7/in_1


LogicTile_17_24

 (14 0)  (888 384)  (888 384)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (21 0)  (895 384)  (895 384)  routing T_17_24.lft_op_3 <X> T_17_24.lc_trk_g0_3
 (22 0)  (896 384)  (896 384)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (898 384)  (898 384)  routing T_17_24.lft_op_3 <X> T_17_24.lc_trk_g0_3
 (15 1)  (889 385)  (889 385)  routing T_17_24.lft_op_0 <X> T_17_24.lc_trk_g0_0
 (17 1)  (891 385)  (891 385)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (17 2)  (891 386)  (891 386)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (29 2)  (903 386)  (903 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 386)  (906 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (908 386)  (908 386)  routing T_17_24.lc_trk_g1_1 <X> T_17_24.wire_logic_cluster/lc_1/in_3
 (40 2)  (914 386)  (914 386)  LC_1 Logic Functioning bit
 (26 3)  (900 387)  (900 387)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 387)  (901 387)  routing T_17_24.lc_trk_g1_2 <X> T_17_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 387)  (903 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 387)  (906 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (909 387)  (909 387)  routing T_17_24.lc_trk_g0_3 <X> T_17_24.input_2_1
 (15 4)  (889 388)  (889 388)  routing T_17_24.lft_op_1 <X> T_17_24.lc_trk_g1_1
 (17 4)  (891 388)  (891 388)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (892 388)  (892 388)  routing T_17_24.lft_op_1 <X> T_17_24.lc_trk_g1_1
 (25 4)  (899 388)  (899 388)  routing T_17_24.lft_op_2 <X> T_17_24.lc_trk_g1_2
 (26 4)  (900 388)  (900 388)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (31 4)  (905 388)  (905 388)  routing T_17_24.lc_trk_g0_5 <X> T_17_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 388)  (906 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 388)  (910 388)  LC_2 Logic Functioning bit
 (37 4)  (911 388)  (911 388)  LC_2 Logic Functioning bit
 (38 4)  (912 388)  (912 388)  LC_2 Logic Functioning bit
 (39 4)  (913 388)  (913 388)  LC_2 Logic Functioning bit
 (41 4)  (915 388)  (915 388)  LC_2 Logic Functioning bit
 (43 4)  (917 388)  (917 388)  LC_2 Logic Functioning bit
 (22 5)  (896 389)  (896 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 389)  (898 389)  routing T_17_24.lft_op_2 <X> T_17_24.lc_trk_g1_2
 (27 5)  (901 389)  (901 389)  routing T_17_24.lc_trk_g1_5 <X> T_17_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 389)  (903 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (910 389)  (910 389)  LC_2 Logic Functioning bit
 (37 5)  (911 389)  (911 389)  LC_2 Logic Functioning bit
 (38 5)  (912 389)  (912 389)  LC_2 Logic Functioning bit
 (39 5)  (913 389)  (913 389)  LC_2 Logic Functioning bit
 (40 5)  (914 389)  (914 389)  LC_2 Logic Functioning bit
 (42 5)  (916 389)  (916 389)  LC_2 Logic Functioning bit
 (51 5)  (925 389)  (925 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (889 390)  (889 390)  routing T_17_24.top_op_5 <X> T_17_24.lc_trk_g1_5
 (17 6)  (891 390)  (891 390)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (892 391)  (892 391)  routing T_17_24.top_op_5 <X> T_17_24.lc_trk_g1_5
 (1 8)  (875 392)  (875 392)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (1 9)  (875 393)  (875 393)  routing T_17_24.glb_netwk_4 <X> T_17_24.glb2local_1
 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (22 0)  (950 384)  (950 384)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 384)  (952 384)  routing T_18_24.bot_op_3 <X> T_18_24.lc_trk_g0_3
 (0 2)  (928 386)  (928 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (1 2)  (929 386)  (929 386)  routing T_18_24.glb_netwk_6 <X> T_18_24.wire_logic_cluster/lc_7/clk
 (2 2)  (930 386)  (930 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 3)  (945 387)  (945 387)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (27 4)  (955 388)  (955 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 388)  (956 388)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 388)  (957 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 388)  (960 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 388)  (962 388)  routing T_18_24.lc_trk_g1_0 <X> T_18_24.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 388)  (963 388)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_2
 (40 4)  (968 388)  (968 388)  LC_2 Logic Functioning bit
 (41 4)  (969 388)  (969 388)  LC_2 Logic Functioning bit
 (42 4)  (970 388)  (970 388)  LC_2 Logic Functioning bit
 (43 4)  (971 388)  (971 388)  LC_2 Logic Functioning bit
 (14 5)  (942 389)  (942 389)  routing T_18_24.top_op_0 <X> T_18_24.lc_trk_g1_0
 (15 5)  (943 389)  (943 389)  routing T_18_24.top_op_0 <X> T_18_24.lc_trk_g1_0
 (17 5)  (945 389)  (945 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (954 389)  (954 389)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 389)  (956 389)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 389)  (957 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 389)  (958 389)  routing T_18_24.lc_trk_g3_2 <X> T_18_24.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 389)  (960 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (961 389)  (961 389)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_2
 (35 5)  (963 389)  (963 389)  routing T_18_24.lc_trk_g2_6 <X> T_18_24.input_2_2
 (39 5)  (967 389)  (967 389)  LC_2 Logic Functioning bit
 (40 5)  (968 389)  (968 389)  LC_2 Logic Functioning bit
 (41 5)  (969 389)  (969 389)  LC_2 Logic Functioning bit
 (43 5)  (971 389)  (971 389)  LC_2 Logic Functioning bit
 (1 6)  (929 390)  (929 390)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (25 6)  (953 390)  (953 390)  routing T_18_24.wire_logic_cluster/lc_6/out <X> T_18_24.lc_trk_g1_6
 (1 7)  (929 391)  (929 391)  routing T_18_24.glb_netwk_4 <X> T_18_24.glb2local_0
 (22 7)  (950 391)  (950 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 9)  (950 393)  (950 393)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (951 393)  (951 393)  routing T_18_24.sp12_v_b_18 <X> T_18_24.lc_trk_g2_2
 (25 9)  (953 393)  (953 393)  routing T_18_24.sp12_v_b_18 <X> T_18_24.lc_trk_g2_2
 (25 10)  (953 394)  (953 394)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g2_6
 (29 10)  (957 394)  (957 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 394)  (958 394)  routing T_18_24.lc_trk_g0_4 <X> T_18_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 394)  (960 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 394)  (961 394)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (40 10)  (968 394)  (968 394)  LC_5 Logic Functioning bit
 (42 10)  (970 394)  (970 394)  LC_5 Logic Functioning bit
 (22 11)  (950 395)  (950 395)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (951 395)  (951 395)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g2_6
 (25 11)  (953 395)  (953 395)  routing T_18_24.sp4_v_b_38 <X> T_18_24.lc_trk_g2_6
 (31 11)  (959 395)  (959 395)  routing T_18_24.lc_trk_g2_2 <X> T_18_24.wire_logic_cluster/lc_5/in_3
 (40 11)  (968 395)  (968 395)  LC_5 Logic Functioning bit
 (42 11)  (970 395)  (970 395)  LC_5 Logic Functioning bit
 (25 12)  (953 396)  (953 396)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g3_2
 (26 12)  (954 396)  (954 396)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (955 396)  (955 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 396)  (957 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 396)  (958 396)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 396)  (960 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (964 396)  (964 396)  LC_6 Logic Functioning bit
 (38 12)  (966 396)  (966 396)  LC_6 Logic Functioning bit
 (43 12)  (971 396)  (971 396)  LC_6 Logic Functioning bit
 (45 12)  (973 396)  (973 396)  LC_6 Logic Functioning bit
 (50 12)  (978 396)  (978 396)  Cascade bit: LH_LC06_inmux02_5

 (7 13)  (935 397)  (935 397)  Column buffer control bit: LH_colbuf_cntl_4

 (22 13)  (950 397)  (950 397)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (952 397)  (952 397)  routing T_18_24.rgt_op_2 <X> T_18_24.lc_trk_g3_2
 (26 13)  (954 397)  (954 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 397)  (955 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 397)  (956 397)  routing T_18_24.lc_trk_g3_7 <X> T_18_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 397)  (957 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 397)  (958 397)  routing T_18_24.lc_trk_g1_6 <X> T_18_24.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 397)  (959 397)  routing T_18_24.lc_trk_g0_3 <X> T_18_24.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 397)  (964 397)  LC_6 Logic Functioning bit
 (37 13)  (965 397)  (965 397)  LC_6 Logic Functioning bit
 (39 13)  (967 397)  (967 397)  LC_6 Logic Functioning bit
 (43 13)  (971 397)  (971 397)  LC_6 Logic Functioning bit
 (22 14)  (950 398)  (950 398)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (952 398)  (952 398)  routing T_18_24.tnr_op_7 <X> T_18_24.lc_trk_g3_7
 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24

 (25 0)  (1007 384)  (1007 384)  routing T_19_24.wire_logic_cluster/lc_2/out <X> T_19_24.lc_trk_g0_2
 (22 1)  (1004 385)  (1004 385)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (982 386)  (982 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (1 2)  (983 386)  (983 386)  routing T_19_24.glb_netwk_6 <X> T_19_24.wire_logic_cluster/lc_7/clk
 (2 2)  (984 386)  (984 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (997 386)  (997 386)  routing T_19_24.lft_op_5 <X> T_19_24.lc_trk_g0_5
 (17 2)  (999 386)  (999 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1000 386)  (1000 386)  routing T_19_24.lft_op_5 <X> T_19_24.lc_trk_g0_5
 (22 3)  (1004 387)  (1004 387)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1006 387)  (1006 387)  routing T_19_24.top_op_6 <X> T_19_24.lc_trk_g0_6
 (25 3)  (1007 387)  (1007 387)  routing T_19_24.top_op_6 <X> T_19_24.lc_trk_g0_6
 (26 4)  (1008 388)  (1008 388)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 4)  (1011 388)  (1011 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 388)  (1012 388)  routing T_19_24.lc_trk_g0_5 <X> T_19_24.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 388)  (1014 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 388)  (1015 388)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (36 4)  (1018 388)  (1018 388)  LC_2 Logic Functioning bit
 (38 4)  (1020 388)  (1020 388)  LC_2 Logic Functioning bit
 (43 4)  (1025 388)  (1025 388)  LC_2 Logic Functioning bit
 (45 4)  (1027 388)  (1027 388)  LC_2 Logic Functioning bit
 (46 4)  (1028 388)  (1028 388)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1030 388)  (1030 388)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (53 4)  (1035 388)  (1035 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (14 5)  (996 389)  (996 389)  routing T_19_24.top_op_0 <X> T_19_24.lc_trk_g1_0
 (15 5)  (997 389)  (997 389)  routing T_19_24.top_op_0 <X> T_19_24.lc_trk_g1_0
 (17 5)  (999 389)  (999 389)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (1008 389)  (1008 389)  routing T_19_24.lc_trk_g0_6 <X> T_19_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 389)  (1011 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 389)  (1013 389)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 389)  (1014 389)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (1017 389)  (1017 389)  routing T_19_24.lc_trk_g0_2 <X> T_19_24.input_2_2
 (36 5)  (1018 389)  (1018 389)  LC_2 Logic Functioning bit
 (37 5)  (1019 389)  (1019 389)  LC_2 Logic Functioning bit
 (39 5)  (1021 389)  (1021 389)  LC_2 Logic Functioning bit
 (43 5)  (1025 389)  (1025 389)  LC_2 Logic Functioning bit
 (48 5)  (1030 389)  (1030 389)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (1033 389)  (1033 389)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (997 390)  (997 390)  routing T_19_24.lft_op_5 <X> T_19_24.lc_trk_g1_5
 (17 6)  (999 390)  (999 390)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1000 390)  (1000 390)  routing T_19_24.lft_op_5 <X> T_19_24.lc_trk_g1_5
 (21 8)  (1003 392)  (1003 392)  routing T_19_24.bnl_op_3 <X> T_19_24.lc_trk_g2_3
 (22 8)  (1004 392)  (1004 392)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1003 393)  (1003 393)  routing T_19_24.bnl_op_3 <X> T_19_24.lc_trk_g2_3
 (25 10)  (1007 394)  (1007 394)  routing T_19_24.wire_logic_cluster/lc_6/out <X> T_19_24.lc_trk_g2_6
 (22 11)  (1004 395)  (1004 395)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (1008 396)  (1008 396)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (28 12)  (1010 396)  (1010 396)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1011 396)  (1011 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 396)  (1014 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 396)  (1016 396)  routing T_19_24.lc_trk_g1_0 <X> T_19_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (1017 396)  (1017 396)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (36 12)  (1018 396)  (1018 396)  LC_6 Logic Functioning bit
 (38 12)  (1020 396)  (1020 396)  LC_6 Logic Functioning bit
 (43 12)  (1025 396)  (1025 396)  LC_6 Logic Functioning bit
 (45 12)  (1027 396)  (1027 396)  LC_6 Logic Functioning bit
 (7 13)  (989 397)  (989 397)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (1009 397)  (1009 397)  routing T_19_24.lc_trk_g1_5 <X> T_19_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 397)  (1011 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 397)  (1012 397)  routing T_19_24.lc_trk_g2_3 <X> T_19_24.wire_logic_cluster/lc_6/in_1
 (32 13)  (1014 397)  (1014 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (1015 397)  (1015 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (35 13)  (1017 397)  (1017 397)  routing T_19_24.lc_trk_g2_6 <X> T_19_24.input_2_6
 (36 13)  (1018 397)  (1018 397)  LC_6 Logic Functioning bit
 (37 13)  (1019 397)  (1019 397)  LC_6 Logic Functioning bit
 (38 13)  (1020 397)  (1020 397)  LC_6 Logic Functioning bit
 (42 13)  (1024 397)  (1024 397)  LC_6 Logic Functioning bit
 (52 13)  (1034 397)  (1034 397)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (7 15)  (989 399)  (989 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_20_24

 (7 13)  (1043 397)  (1043 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1043 399)  (1043 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_21_24

 (7 13)  (1097 397)  (1097 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (1098 399)  (1098 399)  routing T_21_24.sp4_v_b_7 <X> T_21_24.sp4_v_t_47
 (10 15)  (1100 399)  (1100 399)  routing T_21_24.sp4_v_b_7 <X> T_21_24.sp4_v_t_47


LogicTile_22_24

 (4 12)  (1148 396)  (1148 396)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_v_b_9
 (5 13)  (1149 397)  (1149 397)  routing T_22_24.sp4_h_l_44 <X> T_22_24.sp4_v_b_9
 (7 15)  (1151 399)  (1151 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_23_24



LogicTile_24_24

 (3 6)  (1255 390)  (1255 390)  routing T_24_24.sp12_h_r_0 <X> T_24_24.sp12_v_t_23
 (3 7)  (1255 391)  (1255 391)  routing T_24_24.sp12_h_r_0 <X> T_24_24.sp12_v_t_23
 (36 14)  (1288 398)  (1288 398)  LC_7 Logic Functioning bit
 (37 14)  (1289 398)  (1289 398)  LC_7 Logic Functioning bit
 (38 14)  (1290 398)  (1290 398)  LC_7 Logic Functioning bit
 (39 14)  (1291 398)  (1291 398)  LC_7 Logic Functioning bit
 (40 14)  (1292 398)  (1292 398)  LC_7 Logic Functioning bit
 (41 14)  (1293 398)  (1293 398)  LC_7 Logic Functioning bit
 (42 14)  (1294 398)  (1294 398)  LC_7 Logic Functioning bit
 (43 14)  (1295 398)  (1295 398)  LC_7 Logic Functioning bit
 (47 14)  (1299 398)  (1299 398)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (1300 398)  (1300 398)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (1303 398)  (1303 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (1288 399)  (1288 399)  LC_7 Logic Functioning bit
 (37 15)  (1289 399)  (1289 399)  LC_7 Logic Functioning bit
 (38 15)  (1290 399)  (1290 399)  LC_7 Logic Functioning bit
 (39 15)  (1291 399)  (1291 399)  LC_7 Logic Functioning bit
 (40 15)  (1292 399)  (1292 399)  LC_7 Logic Functioning bit
 (41 15)  (1293 399)  (1293 399)  LC_7 Logic Functioning bit
 (42 15)  (1294 399)  (1294 399)  LC_7 Logic Functioning bit
 (43 15)  (1295 399)  (1295 399)  LC_7 Logic Functioning bit
 (48 15)  (1300 399)  (1300 399)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


RAM_Tile_25_24

 (4 0)  (1310 384)  (1310 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (6 0)  (1312 384)  (1312 384)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 386)  (1310 386)  routing T_25_24.sp4_v_b_0 <X> T_25_24.sp4_v_t_37
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 387)  (1320 387)  routing T_25_24.sp4_h_r_4 <X> T_25_24.lc_trk_g0_4
 (15 3)  (1321 387)  (1321 387)  routing T_25_24.sp4_h_r_4 <X> T_25_24.lc_trk_g0_4
 (16 3)  (1322 387)  (1322 387)  routing T_25_24.sp4_h_r_4 <X> T_25_24.lc_trk_g0_4
 (17 3)  (1323 387)  (1323 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (0 4)  (1306 388)  (1306 388)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WCLKE
 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (25 4)  (1331 388)  (1331 388)  routing T_25_24.sp4_v_b_2 <X> T_25_24.lc_trk_g1_2
 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g2_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 389)  (1315 389)  routing T_25_24.sp4_v_t_41 <X> T_25_24.sp4_v_b_4
 (22 5)  (1328 389)  (1328 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 389)  (1329 389)  routing T_25_24.sp4_v_b_2 <X> T_25_24.lc_trk_g1_2
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (11 6)  (1317 390)  (1317 390)  routing T_25_24.sp4_v_b_2 <X> T_25_24.sp4_v_t_40
 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (8 7)  (1314 391)  (1314 391)  routing T_25_24.sp4_h_r_4 <X> T_25_24.sp4_v_t_41
 (9 7)  (1315 391)  (1315 391)  routing T_25_24.sp4_h_r_4 <X> T_25_24.sp4_v_t_41
 (12 7)  (1318 391)  (1318 391)  routing T_25_24.sp4_v_b_2 <X> T_25_24.sp4_v_t_40
 (27 8)  (1333 392)  (1333 392)  routing T_25_24.lc_trk_g1_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (38 8)  (1344 392)  (1344 392)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 9)  (1328 393)  (1328 393)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 393)  (1329 393)  routing T_25_24.sp4_v_t_31 <X> T_25_24.lc_trk_g2_2
 (24 9)  (1330 393)  (1330 393)  routing T_25_24.sp4_v_t_31 <X> T_25_24.lc_trk_g2_2
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g1_2 <X> T_25_24.wire_bram/ram/WDATA_3
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (3 14)  (1309 398)  (1309 398)  routing T_25_24.sp12_h_r_1 <X> T_25_24.sp12_v_t_22
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g0_4 <X> T_25_24.wire_bram/ram/WE
 (3 15)  (1309 399)  (1309 399)  routing T_25_24.sp12_h_r_1 <X> T_25_24.sp12_v_t_22
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24

 (3 2)  (1351 386)  (1351 386)  routing T_26_24.sp12_h_r_0 <X> T_26_24.sp12_h_l_23
 (1 3)  (1349 387)  (1349 387)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1351 387)  (1351 387)  routing T_26_24.sp12_h_r_0 <X> T_26_24.sp12_h_l_23


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24

 (15 0)  (1579 384)  (1579 384)  routing T_30_24.sp4_v_b_17 <X> T_30_24.lc_trk_g0_1
 (16 0)  (1580 384)  (1580 384)  routing T_30_24.sp4_v_b_17 <X> T_30_24.lc_trk_g0_1
 (17 0)  (1581 384)  (1581 384)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (27 0)  (1591 384)  (1591 384)  routing T_30_24.lc_trk_g3_0 <X> T_30_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (1592 384)  (1592 384)  routing T_30_24.lc_trk_g3_0 <X> T_30_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 384)  (1593 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1596 384)  (1596 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (1601 384)  (1601 384)  LC_0 Logic Functioning bit
 (39 0)  (1603 384)  (1603 384)  LC_0 Logic Functioning bit
 (44 0)  (1608 384)  (1608 384)  LC_0 Logic Functioning bit
 (45 0)  (1609 384)  (1609 384)  LC_0 Logic Functioning bit
 (47 0)  (1611 384)  (1611 384)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (27 1)  (1591 385)  (1591 385)  routing T_30_24.lc_trk_g1_1 <X> T_30_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 385)  (1593 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (41 1)  (1605 385)  (1605 385)  LC_0 Logic Functioning bit
 (43 1)  (1607 385)  (1607 385)  LC_0 Logic Functioning bit
 (49 1)  (1613 385)  (1613 385)  Carry_In_Mux bit 

 (0 2)  (1564 386)  (1564 386)  routing T_30_24.glb_netwk_6 <X> T_30_24.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 386)  (1565 386)  routing T_30_24.glb_netwk_6 <X> T_30_24.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 386)  (1566 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (11 2)  (1575 386)  (1575 386)  routing T_30_24.sp4_v_b_11 <X> T_30_24.sp4_v_t_39
 (27 2)  (1591 386)  (1591 386)  routing T_30_24.lc_trk_g3_1 <X> T_30_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 386)  (1592 386)  routing T_30_24.lc_trk_g3_1 <X> T_30_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 386)  (1593 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 386)  (1596 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1601 386)  (1601 386)  LC_1 Logic Functioning bit
 (39 2)  (1603 386)  (1603 386)  LC_1 Logic Functioning bit
 (44 2)  (1608 386)  (1608 386)  LC_1 Logic Functioning bit
 (45 2)  (1609 386)  (1609 386)  LC_1 Logic Functioning bit
 (47 2)  (1611 386)  (1611 386)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (12 3)  (1576 387)  (1576 387)  routing T_30_24.sp4_v_b_11 <X> T_30_24.sp4_v_t_39
 (29 3)  (1593 387)  (1593 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (41 3)  (1605 387)  (1605 387)  LC_1 Logic Functioning bit
 (43 3)  (1607 387)  (1607 387)  LC_1 Logic Functioning bit
 (15 4)  (1579 388)  (1579 388)  routing T_30_24.sp4_v_b_17 <X> T_30_24.lc_trk_g1_1
 (16 4)  (1580 388)  (1580 388)  routing T_30_24.sp4_v_b_17 <X> T_30_24.lc_trk_g1_1
 (17 4)  (1581 388)  (1581 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (1585 388)  (1585 388)  routing T_30_24.wire_logic_cluster/lc_3/out <X> T_30_24.lc_trk_g1_3
 (22 4)  (1586 388)  (1586 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 388)  (1589 388)  routing T_30_24.wire_logic_cluster/lc_2/out <X> T_30_24.lc_trk_g1_2
 (27 4)  (1591 388)  (1591 388)  routing T_30_24.lc_trk_g1_2 <X> T_30_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 388)  (1593 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 388)  (1596 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1601 388)  (1601 388)  LC_2 Logic Functioning bit
 (39 4)  (1603 388)  (1603 388)  LC_2 Logic Functioning bit
 (44 4)  (1608 388)  (1608 388)  LC_2 Logic Functioning bit
 (45 4)  (1609 388)  (1609 388)  LC_2 Logic Functioning bit
 (47 4)  (1611 388)  (1611 388)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (22 5)  (1586 389)  (1586 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (27 5)  (1591 389)  (1591 389)  routing T_30_24.lc_trk_g1_1 <X> T_30_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 389)  (1593 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1594 389)  (1594 389)  routing T_30_24.lc_trk_g1_2 <X> T_30_24.wire_logic_cluster/lc_2/in_1
 (41 5)  (1605 389)  (1605 389)  LC_2 Logic Functioning bit
 (43 5)  (1607 389)  (1607 389)  LC_2 Logic Functioning bit
 (17 6)  (1581 390)  (1581 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 390)  (1582 390)  routing T_30_24.wire_logic_cluster/lc_5/out <X> T_30_24.lc_trk_g1_5
 (21 6)  (1585 390)  (1585 390)  routing T_30_24.wire_logic_cluster/lc_7/out <X> T_30_24.lc_trk_g1_7
 (22 6)  (1586 390)  (1586 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (1589 390)  (1589 390)  routing T_30_24.wire_logic_cluster/lc_6/out <X> T_30_24.lc_trk_g1_6
 (27 6)  (1591 390)  (1591 390)  routing T_30_24.lc_trk_g1_3 <X> T_30_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 390)  (1593 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 390)  (1596 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1601 390)  (1601 390)  LC_3 Logic Functioning bit
 (39 6)  (1603 390)  (1603 390)  LC_3 Logic Functioning bit
 (44 6)  (1608 390)  (1608 390)  LC_3 Logic Functioning bit
 (45 6)  (1609 390)  (1609 390)  LC_3 Logic Functioning bit
 (52 6)  (1616 390)  (1616 390)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1586 391)  (1586 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (1593 391)  (1593 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1594 391)  (1594 391)  routing T_30_24.lc_trk_g1_3 <X> T_30_24.wire_logic_cluster/lc_3/in_1
 (41 7)  (1605 391)  (1605 391)  LC_3 Logic Functioning bit
 (43 7)  (1607 391)  (1607 391)  LC_3 Logic Functioning bit
 (27 8)  (1591 392)  (1591 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 392)  (1592 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 392)  (1593 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 392)  (1594 392)  routing T_30_24.lc_trk_g3_4 <X> T_30_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 392)  (1596 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 392)  (1601 392)  LC_4 Logic Functioning bit
 (39 8)  (1603 392)  (1603 392)  LC_4 Logic Functioning bit
 (44 8)  (1608 392)  (1608 392)  LC_4 Logic Functioning bit
 (45 8)  (1609 392)  (1609 392)  LC_4 Logic Functioning bit
 (27 9)  (1591 393)  (1591 393)  routing T_30_24.lc_trk_g1_1 <X> T_30_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 393)  (1593 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (1605 393)  (1605 393)  LC_4 Logic Functioning bit
 (43 9)  (1607 393)  (1607 393)  LC_4 Logic Functioning bit
 (46 9)  (1610 393)  (1610 393)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (27 10)  (1591 394)  (1591 394)  routing T_30_24.lc_trk_g1_5 <X> T_30_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 394)  (1593 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 394)  (1594 394)  routing T_30_24.lc_trk_g1_5 <X> T_30_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 394)  (1596 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1600 394)  (1600 394)  LC_5 Logic Functioning bit
 (37 10)  (1601 394)  (1601 394)  LC_5 Logic Functioning bit
 (38 10)  (1602 394)  (1602 394)  LC_5 Logic Functioning bit
 (39 10)  (1603 394)  (1603 394)  LC_5 Logic Functioning bit
 (41 10)  (1605 394)  (1605 394)  LC_5 Logic Functioning bit
 (43 10)  (1607 394)  (1607 394)  LC_5 Logic Functioning bit
 (44 10)  (1608 394)  (1608 394)  LC_5 Logic Functioning bit
 (45 10)  (1609 394)  (1609 394)  LC_5 Logic Functioning bit
 (47 10)  (1611 394)  (1611 394)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (29 11)  (1593 395)  (1593 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (1601 395)  (1601 395)  LC_5 Logic Functioning bit
 (39 11)  (1603 395)  (1603 395)  LC_5 Logic Functioning bit
 (40 11)  (1604 395)  (1604 395)  LC_5 Logic Functioning bit
 (41 11)  (1605 395)  (1605 395)  LC_5 Logic Functioning bit
 (42 11)  (1606 395)  (1606 395)  LC_5 Logic Functioning bit
 (43 11)  (1607 395)  (1607 395)  LC_5 Logic Functioning bit
 (14 12)  (1578 396)  (1578 396)  routing T_30_24.wire_logic_cluster/lc_0/out <X> T_30_24.lc_trk_g3_0
 (17 12)  (1581 396)  (1581 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 396)  (1582 396)  routing T_30_24.wire_logic_cluster/lc_1/out <X> T_30_24.lc_trk_g3_1
 (19 12)  (1583 396)  (1583 396)  Enable bit of Mux _span_links/cross_mux_horz_1 => sp12_h_r_2 sp4_h_r_13
 (27 12)  (1591 396)  (1591 396)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 396)  (1593 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 396)  (1594 396)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 396)  (1596 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1601 396)  (1601 396)  LC_6 Logic Functioning bit
 (39 12)  (1603 396)  (1603 396)  LC_6 Logic Functioning bit
 (44 12)  (1608 396)  (1608 396)  LC_6 Logic Functioning bit
 (45 12)  (1609 396)  (1609 396)  LC_6 Logic Functioning bit
 (52 12)  (1616 396)  (1616 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (1571 397)  (1571 397)  Column buffer control bit: LH_colbuf_cntl_4

 (17 13)  (1581 397)  (1581 397)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (27 13)  (1591 397)  (1591 397)  routing T_30_24.lc_trk_g1_1 <X> T_30_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 397)  (1593 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 397)  (1594 397)  routing T_30_24.lc_trk_g1_6 <X> T_30_24.wire_logic_cluster/lc_6/in_1
 (41 13)  (1605 397)  (1605 397)  LC_6 Logic Functioning bit
 (43 13)  (1607 397)  (1607 397)  LC_6 Logic Functioning bit
 (0 14)  (1564 398)  (1564 398)  routing T_30_24.glb_netwk_4 <X> T_30_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 398)  (1565 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 398)  (1578 398)  routing T_30_24.wire_logic_cluster/lc_4/out <X> T_30_24.lc_trk_g3_4
 (27 14)  (1591 398)  (1591 398)  routing T_30_24.lc_trk_g1_7 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 398)  (1593 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 398)  (1594 398)  routing T_30_24.lc_trk_g1_7 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 398)  (1596 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1600 398)  (1600 398)  LC_7 Logic Functioning bit
 (37 14)  (1601 398)  (1601 398)  LC_7 Logic Functioning bit
 (38 14)  (1602 398)  (1602 398)  LC_7 Logic Functioning bit
 (39 14)  (1603 398)  (1603 398)  LC_7 Logic Functioning bit
 (41 14)  (1605 398)  (1605 398)  LC_7 Logic Functioning bit
 (43 14)  (1607 398)  (1607 398)  LC_7 Logic Functioning bit
 (45 14)  (1609 398)  (1609 398)  LC_7 Logic Functioning bit
 (52 14)  (1616 398)  (1616 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (1571 399)  (1571 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (1581 399)  (1581 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (29 15)  (1593 399)  (1593 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (1594 399)  (1594 399)  routing T_30_24.lc_trk_g1_7 <X> T_30_24.wire_logic_cluster/lc_7/in_1
 (37 15)  (1601 399)  (1601 399)  LC_7 Logic Functioning bit
 (39 15)  (1603 399)  (1603 399)  LC_7 Logic Functioning bit
 (40 15)  (1604 399)  (1604 399)  LC_7 Logic Functioning bit
 (41 15)  (1605 399)  (1605 399)  LC_7 Logic Functioning bit
 (42 15)  (1606 399)  (1606 399)  LC_7 Logic Functioning bit
 (43 15)  (1607 399)  (1607 399)  LC_7 Logic Functioning bit


LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (13 7)  (1739 391)  (1739 391)  routing T_33_24.span4_horz_37 <X> T_33_24.span4_vert_b_2
 (4 8)  (1730 392)  (1730 392)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (5 9)  (1731 393)  (1731 393)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (6 9)  (1732 393)  (1732 393)  routing T_33_24.span4_horz_32 <X> T_33_24.lc_trk_g1_0
 (7 9)  (1733 393)  (1733 393)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (10 10)  (1736 394)  (1736 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 394)  (1737 394)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 394)  (1738 394)  routing T_33_24.lc_trk_g1_0 <X> T_33_24.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 394)  (1742 394)  IOB_1 IO Functioning bit
 (10 11)  (1736 395)  (1736 395)  routing T_33_24.lc_trk_g1_7 <X> T_33_24.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 395)  (1737 395)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 395)  (1739 395)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 397)  (1743 397)  IOB_1 IO Functioning bit
 (5 14)  (1731 398)  (1731 398)  routing T_33_24.span4_vert_b_7 <X> T_33_24.lc_trk_g1_7
 (7 14)  (1733 398)  (1733 398)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 398)  (1743 398)  IOB_1 IO Functioning bit
 (8 15)  (1734 399)  (1734 399)  routing T_33_24.span4_vert_b_7 <X> T_33_24.lc_trk_g1_7


LogicTile_6_23

 (8 1)  (296 369)  (296 369)  routing T_6_23.sp4_h_r_1 <X> T_6_23.sp4_v_b_1
 (11 8)  (299 376)  (299 376)  routing T_6_23.sp4_h_r_3 <X> T_6_23.sp4_v_b_8


LogicTile_9_23

 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 368)  (468 368)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (35 0)  (473 368)  (473 368)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (44 0)  (482 368)  (482 368)  LC_0 Logic Functioning bit
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g1_6 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (471 369)  (471 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (34 1)  (472 369)  (472 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (35 1)  (473 369)  (473 369)  routing T_9_23.lc_trk_g3_7 <X> T_9_23.input_2_0
 (15 2)  (453 370)  (453 370)  routing T_9_23.bot_op_5 <X> T_9_23.lc_trk_g0_5
 (17 2)  (455 370)  (455 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (460 370)  (460 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 370)  (462 370)  routing T_9_23.bot_op_7 <X> T_9_23.lc_trk_g0_7
 (27 2)  (465 370)  (465 370)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 370)  (467 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 370)  (470 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (475 370)  (475 370)  LC_1 Logic Functioning bit
 (38 2)  (476 370)  (476 370)  LC_1 Logic Functioning bit
 (40 2)  (478 370)  (478 370)  LC_1 Logic Functioning bit
 (43 2)  (481 370)  (481 370)  LC_1 Logic Functioning bit
 (44 2)  (482 370)  (482 370)  LC_1 Logic Functioning bit
 (15 3)  (453 371)  (453 371)  routing T_9_23.sp4_v_t_9 <X> T_9_23.lc_trk_g0_4
 (16 3)  (454 371)  (454 371)  routing T_9_23.sp4_v_t_9 <X> T_9_23.lc_trk_g0_4
 (17 3)  (455 371)  (455 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (30 3)  (468 371)  (468 371)  routing T_9_23.lc_trk_g1_3 <X> T_9_23.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 371)  (470 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (472 371)  (472 371)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.input_2_1
 (35 3)  (473 371)  (473 371)  routing T_9_23.lc_trk_g1_2 <X> T_9_23.input_2_1
 (37 3)  (475 371)  (475 371)  LC_1 Logic Functioning bit
 (38 3)  (476 371)  (476 371)  LC_1 Logic Functioning bit
 (40 3)  (478 371)  (478 371)  LC_1 Logic Functioning bit
 (43 3)  (481 371)  (481 371)  LC_1 Logic Functioning bit
 (51 3)  (489 371)  (489 371)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 4)  (455 372)  (455 372)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 372)  (456 372)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (22 4)  (460 372)  (460 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (462 372)  (462 372)  routing T_9_23.bot_op_3 <X> T_9_23.lc_trk_g1_3
 (27 4)  (465 372)  (465 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 372)  (467 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 372)  (468 372)  routing T_9_23.lc_trk_g1_4 <X> T_9_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (470 372)  (470 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (35 4)  (473 372)  (473 372)  routing T_9_23.lc_trk_g0_4 <X> T_9_23.input_2_2
 (37 4)  (475 372)  (475 372)  LC_2 Logic Functioning bit
 (38 4)  (476 372)  (476 372)  LC_2 Logic Functioning bit
 (40 4)  (478 372)  (478 372)  LC_2 Logic Functioning bit
 (43 4)  (481 372)  (481 372)  LC_2 Logic Functioning bit
 (44 4)  (482 372)  (482 372)  LC_2 Logic Functioning bit
 (18 5)  (456 373)  (456 373)  routing T_9_23.bnr_op_1 <X> T_9_23.lc_trk_g1_1
 (22 5)  (460 373)  (460 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (462 373)  (462 373)  routing T_9_23.bot_op_2 <X> T_9_23.lc_trk_g1_2
 (32 5)  (470 373)  (470 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (475 373)  (475 373)  LC_2 Logic Functioning bit
 (38 5)  (476 373)  (476 373)  LC_2 Logic Functioning bit
 (40 5)  (478 373)  (478 373)  LC_2 Logic Functioning bit
 (43 5)  (481 373)  (481 373)  LC_2 Logic Functioning bit
 (47 5)  (485 373)  (485 373)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (25 6)  (463 374)  (463 374)  routing T_9_23.bnr_op_6 <X> T_9_23.lc_trk_g1_6
 (27 6)  (465 374)  (465 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 374)  (466 374)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 374)  (467 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (470 374)  (470 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (475 374)  (475 374)  LC_3 Logic Functioning bit
 (38 6)  (476 374)  (476 374)  LC_3 Logic Functioning bit
 (40 6)  (478 374)  (478 374)  LC_3 Logic Functioning bit
 (43 6)  (481 374)  (481 374)  LC_3 Logic Functioning bit
 (44 6)  (482 374)  (482 374)  LC_3 Logic Functioning bit
 (15 7)  (453 375)  (453 375)  routing T_9_23.bot_op_4 <X> T_9_23.lc_trk_g1_4
 (17 7)  (455 375)  (455 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (460 375)  (460 375)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 375)  (463 375)  routing T_9_23.bnr_op_6 <X> T_9_23.lc_trk_g1_6
 (30 7)  (468 375)  (468 375)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (470 375)  (470 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (471 375)  (471 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_3
 (34 7)  (472 375)  (472 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_3
 (35 7)  (473 375)  (473 375)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.input_2_3
 (37 7)  (475 375)  (475 375)  LC_3 Logic Functioning bit
 (38 7)  (476 375)  (476 375)  LC_3 Logic Functioning bit
 (40 7)  (478 375)  (478 375)  LC_3 Logic Functioning bit
 (43 7)  (481 375)  (481 375)  LC_3 Logic Functioning bit
 (47 7)  (485 375)  (485 375)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (27 8)  (465 376)  (465 376)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 376)  (466 376)  routing T_9_23.lc_trk_g3_0 <X> T_9_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 376)  (467 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 376)  (470 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (475 376)  (475 376)  LC_4 Logic Functioning bit
 (38 8)  (476 376)  (476 376)  LC_4 Logic Functioning bit
 (40 8)  (478 376)  (478 376)  LC_4 Logic Functioning bit
 (43 8)  (481 376)  (481 376)  LC_4 Logic Functioning bit
 (44 8)  (482 376)  (482 376)  LC_4 Logic Functioning bit
 (32 9)  (470 377)  (470 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (471 377)  (471 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_4
 (34 9)  (472 377)  (472 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_4
 (35 9)  (473 377)  (473 377)  routing T_9_23.lc_trk_g3_3 <X> T_9_23.input_2_4
 (37 9)  (475 377)  (475 377)  LC_4 Logic Functioning bit
 (38 9)  (476 377)  (476 377)  LC_4 Logic Functioning bit
 (40 9)  (478 377)  (478 377)  LC_4 Logic Functioning bit
 (43 9)  (481 377)  (481 377)  LC_4 Logic Functioning bit
 (51 9)  (489 377)  (489 377)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (453 378)  (453 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (16 10)  (454 378)  (454 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (17 10)  (455 378)  (455 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (456 378)  (456 378)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (27 10)  (465 378)  (465 378)  routing T_9_23.lc_trk_g1_1 <X> T_9_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 378)  (467 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 378)  (470 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (473 378)  (473 378)  routing T_9_23.lc_trk_g0_5 <X> T_9_23.input_2_5
 (36 10)  (474 378)  (474 378)  LC_5 Logic Functioning bit
 (37 10)  (475 378)  (475 378)  LC_5 Logic Functioning bit
 (38 10)  (476 378)  (476 378)  LC_5 Logic Functioning bit
 (39 10)  (477 378)  (477 378)  LC_5 Logic Functioning bit
 (44 10)  (482 378)  (482 378)  LC_5 Logic Functioning bit
 (18 11)  (456 379)  (456 379)  routing T_9_23.sp4_h_r_45 <X> T_9_23.lc_trk_g2_5
 (32 11)  (470 379)  (470 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (474 379)  (474 379)  LC_5 Logic Functioning bit
 (37 11)  (475 379)  (475 379)  LC_5 Logic Functioning bit
 (38 11)  (476 379)  (476 379)  LC_5 Logic Functioning bit
 (39 11)  (477 379)  (477 379)  LC_5 Logic Functioning bit
 (12 12)  (450 380)  (450 380)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_h_r_11
 (16 12)  (454 380)  (454 380)  routing T_9_23.sp4_v_t_12 <X> T_9_23.lc_trk_g3_1
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.sp4_v_t_12 <X> T_9_23.lc_trk_g3_1
 (22 12)  (460 380)  (460 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (463 380)  (463 380)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (27 12)  (465 380)  (465 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 380)  (466 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 380)  (467 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 380)  (468 380)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (470 380)  (470 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (40 12)  (478 380)  (478 380)  LC_6 Logic Functioning bit
 (41 12)  (479 380)  (479 380)  LC_6 Logic Functioning bit
 (42 12)  (480 380)  (480 380)  LC_6 Logic Functioning bit
 (43 12)  (481 380)  (481 380)  LC_6 Logic Functioning bit
 (44 12)  (482 380)  (482 380)  LC_6 Logic Functioning bit
 (11 13)  (449 381)  (449 381)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_h_r_11
 (13 13)  (451 381)  (451 381)  routing T_9_23.sp4_v_b_5 <X> T_9_23.sp4_h_r_11
 (14 13)  (452 381)  (452 381)  routing T_9_23.sp4_r_v_b_40 <X> T_9_23.lc_trk_g3_0
 (17 13)  (455 381)  (455 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (459 381)  (459 381)  routing T_9_23.sp4_r_v_b_43 <X> T_9_23.lc_trk_g3_3
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_1 lc_trk_g3_2
 (24 13)  (462 381)  (462 381)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (25 13)  (463 381)  (463 381)  routing T_9_23.sp12_v_t_1 <X> T_9_23.lc_trk_g3_2
 (30 13)  (468 381)  (468 381)  routing T_9_23.lc_trk_g3_6 <X> T_9_23.wire_logic_cluster/lc_6/in_1
 (36 13)  (474 381)  (474 381)  LC_6 Logic Functioning bit
 (37 13)  (475 381)  (475 381)  LC_6 Logic Functioning bit
 (38 13)  (476 381)  (476 381)  LC_6 Logic Functioning bit
 (39 13)  (477 381)  (477 381)  LC_6 Logic Functioning bit
 (51 13)  (489 381)  (489 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (459 382)  (459 382)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g3_7
 (22 14)  (460 382)  (460 382)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (462 382)  (462 382)  routing T_9_23.rgt_op_7 <X> T_9_23.lc_trk_g3_7
 (26 14)  (464 382)  (464 382)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 382)  (465 382)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 382)  (466 382)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 382)  (467 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (470 382)  (470 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (473 382)  (473 382)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.input_2_7
 (38 14)  (476 382)  (476 382)  LC_7 Logic Functioning bit
 (39 14)  (477 382)  (477 382)  LC_7 Logic Functioning bit
 (42 14)  (480 382)  (480 382)  LC_7 Logic Functioning bit
 (43 14)  (481 382)  (481 382)  LC_7 Logic Functioning bit
 (51 14)  (489 382)  (489 382)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (22 15)  (460 383)  (460 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 383)  (461 383)  routing T_9_23.sp12_v_b_14 <X> T_9_23.lc_trk_g3_6
 (28 15)  (466 383)  (466 383)  routing T_9_23.lc_trk_g2_5 <X> T_9_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 383)  (467 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (470 383)  (470 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (473 383)  (473 383)  routing T_9_23.lc_trk_g0_7 <X> T_9_23.input_2_7
 (36 15)  (474 383)  (474 383)  LC_7 Logic Functioning bit
 (37 15)  (475 383)  (475 383)  LC_7 Logic Functioning bit
 (40 15)  (478 383)  (478 383)  LC_7 Logic Functioning bit
 (41 15)  (479 383)  (479 383)  LC_7 Logic Functioning bit


LogicTile_10_23

 (15 0)  (507 368)  (507 368)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g0_1
 (16 0)  (508 368)  (508 368)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g0_1
 (17 0)  (509 368)  (509 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (25 0)  (517 368)  (517 368)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g0_2
 (27 0)  (519 368)  (519 368)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 368)  (521 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 368)  (526 368)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 368)  (527 368)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.input_2_0
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (42 0)  (534 368)  (534 368)  LC_0 Logic Functioning bit
 (43 0)  (535 368)  (535 368)  LC_0 Logic Functioning bit
 (22 1)  (514 369)  (514 369)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (517 369)  (517 369)  routing T_10_23.bnr_op_2 <X> T_10_23.lc_trk_g0_2
 (27 1)  (519 369)  (519 369)  routing T_10_23.lc_trk_g1_1 <X> T_10_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 369)  (521 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 369)  (522 369)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (524 369)  (524 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 369)  (526 369)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.input_2_0
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (40 1)  (532 369)  (532 369)  LC_0 Logic Functioning bit
 (41 1)  (533 369)  (533 369)  LC_0 Logic Functioning bit
 (22 2)  (514 370)  (514 370)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 370)  (516 370)  routing T_10_23.bot_op_7 <X> T_10_23.lc_trk_g0_7
 (27 2)  (519 370)  (519 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 370)  (521 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 370)  (522 370)  routing T_10_23.lc_trk_g1_5 <X> T_10_23.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 370)  (524 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 370)  (525 370)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 370)  (529 370)  LC_1 Logic Functioning bit
 (39 2)  (531 370)  (531 370)  LC_1 Logic Functioning bit
 (40 2)  (532 370)  (532 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (42 2)  (534 370)  (534 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (22 3)  (514 371)  (514 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 371)  (516 371)  routing T_10_23.bot_op_6 <X> T_10_23.lc_trk_g0_6
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 371)  (519 371)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (528 371)  (528 371)  LC_1 Logic Functioning bit
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (38 3)  (530 371)  (530 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (14 4)  (506 372)  (506 372)  routing T_10_23.wire_logic_cluster/lc_0/out <X> T_10_23.lc_trk_g1_0
 (15 4)  (507 372)  (507 372)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g1_1
 (16 4)  (508 372)  (508 372)  routing T_10_23.sp4_v_b_17 <X> T_10_23.lc_trk_g1_1
 (17 4)  (509 372)  (509 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (513 372)  (513 372)  routing T_10_23.sp4_v_b_3 <X> T_10_23.lc_trk_g1_3
 (22 4)  (514 372)  (514 372)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (515 372)  (515 372)  routing T_10_23.sp4_v_b_3 <X> T_10_23.lc_trk_g1_3
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g1_0 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (43 4)  (535 372)  (535 372)  LC_2 Logic Functioning bit
 (50 4)  (542 372)  (542 372)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (509 373)  (509 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 373)  (514 373)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (516 373)  (516 373)  routing T_10_23.bot_op_2 <X> T_10_23.lc_trk_g1_2
 (26 5)  (518 373)  (518 373)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 373)  (520 373)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 373)  (521 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (42 5)  (534 373)  (534 373)  LC_2 Logic Functioning bit
 (15 6)  (507 374)  (507 374)  routing T_10_23.bot_op_5 <X> T_10_23.lc_trk_g1_5
 (17 6)  (509 374)  (509 374)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (514 374)  (514 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 374)  (515 374)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g1_7
 (24 6)  (516 374)  (516 374)  routing T_10_23.sp4_v_b_23 <X> T_10_23.lc_trk_g1_7
 (26 6)  (518 374)  (518 374)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 374)  (521 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 374)  (522 374)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (40 6)  (532 374)  (532 374)  LC_3 Logic Functioning bit
 (41 6)  (533 374)  (533 374)  LC_3 Logic Functioning bit
 (50 6)  (542 374)  (542 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 375)  (514 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (516 375)  (516 375)  routing T_10_23.bot_op_6 <X> T_10_23.lc_trk_g1_6
 (26 7)  (518 375)  (518 375)  routing T_10_23.lc_trk_g0_7 <X> T_10_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 375)  (521 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 375)  (522 375)  routing T_10_23.lc_trk_g0_6 <X> T_10_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (38 7)  (530 375)  (530 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (42 7)  (534 375)  (534 375)  LC_3 Logic Functioning bit
 (43 7)  (535 375)  (535 375)  LC_3 Logic Functioning bit
 (51 7)  (543 375)  (543 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (506 376)  (506 376)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g2_0
 (21 8)  (513 376)  (513 376)  routing T_10_23.sp12_v_t_0 <X> T_10_23.lc_trk_g2_3
 (22 8)  (514 376)  (514 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (516 376)  (516 376)  routing T_10_23.sp12_v_t_0 <X> T_10_23.lc_trk_g2_3
 (27 8)  (519 376)  (519 376)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 376)  (520 376)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 376)  (521 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 376)  (522 376)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 376)  (524 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 376)  (525 376)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 376)  (527 376)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_4
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (37 8)  (529 376)  (529 376)  LC_4 Logic Functioning bit
 (40 8)  (532 376)  (532 376)  LC_4 Logic Functioning bit
 (42 8)  (534 376)  (534 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (14 9)  (506 377)  (506 377)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g2_0
 (17 9)  (509 377)  (509 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (21 9)  (513 377)  (513 377)  routing T_10_23.sp12_v_t_0 <X> T_10_23.lc_trk_g2_3
 (22 9)  (514 377)  (514 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 377)  (519 377)  routing T_10_23.lc_trk_g1_3 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 377)  (522 377)  routing T_10_23.lc_trk_g3_6 <X> T_10_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 377)  (523 377)  routing T_10_23.lc_trk_g2_3 <X> T_10_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 377)  (524 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (526 377)  (526 377)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_4
 (35 9)  (527 377)  (527 377)  routing T_10_23.lc_trk_g1_7 <X> T_10_23.input_2_4
 (38 9)  (530 377)  (530 377)  LC_4 Logic Functioning bit
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (41 9)  (533 377)  (533 377)  LC_4 Logic Functioning bit
 (43 9)  (535 377)  (535 377)  LC_4 Logic Functioning bit
 (12 10)  (504 378)  (504 378)  routing T_10_23.sp4_v_b_8 <X> T_10_23.sp4_h_l_45
 (14 10)  (506 378)  (506 378)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g2_4
 (31 10)  (523 378)  (523 378)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 378)  (524 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 378)  (525 378)  routing T_10_23.lc_trk_g2_4 <X> T_10_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 378)  (528 378)  LC_5 Logic Functioning bit
 (37 10)  (529 378)  (529 378)  LC_5 Logic Functioning bit
 (40 10)  (532 378)  (532 378)  LC_5 Logic Functioning bit
 (41 10)  (533 378)  (533 378)  LC_5 Logic Functioning bit
 (50 10)  (542 378)  (542 378)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 379)  (506 379)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g2_4
 (16 11)  (508 379)  (508 379)  routing T_10_23.sp4_v_b_36 <X> T_10_23.lc_trk_g2_4
 (17 11)  (509 379)  (509 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (36 11)  (528 379)  (528 379)  LC_5 Logic Functioning bit
 (37 11)  (529 379)  (529 379)  LC_5 Logic Functioning bit
 (40 11)  (532 379)  (532 379)  LC_5 Logic Functioning bit
 (41 11)  (533 379)  (533 379)  LC_5 Logic Functioning bit
 (48 11)  (540 379)  (540 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (506 380)  (506 380)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g3_0
 (17 12)  (509 380)  (509 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (510 380)  (510 380)  routing T_10_23.bnl_op_1 <X> T_10_23.lc_trk_g3_1
 (29 12)  (521 380)  (521 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 380)  (526 380)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (39 12)  (531 380)  (531 380)  LC_6 Logic Functioning bit
 (42 12)  (534 380)  (534 380)  LC_6 Logic Functioning bit
 (51 12)  (543 380)  (543 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (506 381)  (506 381)  routing T_10_23.bnl_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (18 13)  (510 381)  (510 381)  routing T_10_23.bnl_op_1 <X> T_10_23.lc_trk_g3_1
 (28 13)  (520 381)  (520 381)  routing T_10_23.lc_trk_g2_0 <X> T_10_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 381)  (521 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g1_2 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 381)  (524 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (525 381)  (525 381)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.input_2_6
 (35 13)  (527 381)  (527 381)  routing T_10_23.lc_trk_g2_2 <X> T_10_23.input_2_6
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (41 13)  (533 381)  (533 381)  LC_6 Logic Functioning bit
 (43 13)  (535 381)  (535 381)  LC_6 Logic Functioning bit
 (25 14)  (517 382)  (517 382)  routing T_10_23.sp12_v_b_6 <X> T_10_23.lc_trk_g3_6
 (26 14)  (518 382)  (518 382)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 382)  (521 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 382)  (524 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 382)  (525 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 382)  (526 382)  routing T_10_23.lc_trk_g3_1 <X> T_10_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 382)  (528 382)  LC_7 Logic Functioning bit
 (39 14)  (531 382)  (531 382)  LC_7 Logic Functioning bit
 (41 14)  (533 382)  (533 382)  LC_7 Logic Functioning bit
 (42 14)  (534 382)  (534 382)  LC_7 Logic Functioning bit
 (50 14)  (542 382)  (542 382)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 383)  (514 383)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (516 383)  (516 383)  routing T_10_23.sp12_v_b_6 <X> T_10_23.lc_trk_g3_6
 (25 15)  (517 383)  (517 383)  routing T_10_23.sp12_v_b_6 <X> T_10_23.lc_trk_g3_6
 (26 15)  (518 383)  (518 383)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 383)  (519 383)  routing T_10_23.lc_trk_g1_6 <X> T_10_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 383)  (521 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 383)  (522 383)  routing T_10_23.lc_trk_g0_2 <X> T_10_23.wire_logic_cluster/lc_7/in_1
 (36 15)  (528 383)  (528 383)  LC_7 Logic Functioning bit
 (39 15)  (531 383)  (531 383)  LC_7 Logic Functioning bit
 (41 15)  (533 383)  (533 383)  LC_7 Logic Functioning bit
 (42 15)  (534 383)  (534 383)  LC_7 Logic Functioning bit


LogicTile_11_23

 (22 1)  (568 369)  (568 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 369)  (570 369)  routing T_11_23.bot_op_2 <X> T_11_23.lc_trk_g0_2
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (561 370)  (561 370)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g0_5
 (16 2)  (562 370)  (562 370)  routing T_11_23.sp4_v_b_21 <X> T_11_23.lc_trk_g0_5
 (17 2)  (563 370)  (563 370)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 370)  (577 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 370)  (579 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 370)  (580 370)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 370)  (582 370)  LC_1 Logic Functioning bit
 (37 2)  (583 370)  (583 370)  LC_1 Logic Functioning bit
 (38 2)  (584 370)  (584 370)  LC_1 Logic Functioning bit
 (39 2)  (585 370)  (585 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (52 2)  (598 370)  (598 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (572 371)  (572 371)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 371)  (573 371)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 371)  (576 371)  routing T_11_23.lc_trk_g0_2 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 371)  (577 371)  routing T_11_23.lc_trk_g3_7 <X> T_11_23.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 371)  (586 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (42 3)  (588 371)  (588 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (0 4)  (546 372)  (546 372)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (1 4)  (547 372)  (547 372)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 372)  (574 372)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 372)  (577 372)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 372)  (579 372)  routing T_11_23.lc_trk_g2_5 <X> T_11_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 372)  (582 372)  LC_2 Logic Functioning bit
 (38 4)  (584 372)  (584 372)  LC_2 Logic Functioning bit
 (40 4)  (586 372)  (586 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (47 4)  (593 372)  (593 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (1 5)  (547 373)  (547 373)  routing T_11_23.lc_trk_g2_2 <X> T_11_23.wire_logic_cluster/lc_7/cen
 (28 5)  (574 373)  (574 373)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g3_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (578 373)  (578 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (579 373)  (579 373)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_2
 (34 5)  (580 373)  (580 373)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_2
 (35 5)  (581 373)  (581 373)  routing T_11_23.lc_trk_g3_3 <X> T_11_23.input_2_2
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (42 5)  (588 373)  (588 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (25 6)  (571 374)  (571 374)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 375)  (570 375)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g1_6
 (14 8)  (560 376)  (560 376)  routing T_11_23.bnl_op_0 <X> T_11_23.lc_trk_g2_0
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 376)  (576 376)  routing T_11_23.lc_trk_g3_4 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 376)  (577 376)  routing T_11_23.lc_trk_g0_5 <X> T_11_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (41 8)  (587 376)  (587 376)  LC_4 Logic Functioning bit
 (43 8)  (589 376)  (589 376)  LC_4 Logic Functioning bit
 (45 8)  (591 376)  (591 376)  LC_4 Logic Functioning bit
 (47 8)  (593 376)  (593 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (14 9)  (560 377)  (560 377)  routing T_11_23.bnl_op_0 <X> T_11_23.lc_trk_g2_0
 (17 9)  (563 377)  (563 377)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (22 9)  (568 377)  (568 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (571 377)  (571 377)  routing T_11_23.sp4_r_v_b_34 <X> T_11_23.lc_trk_g2_2
 (37 9)  (583 377)  (583 377)  LC_4 Logic Functioning bit
 (39 9)  (585 377)  (585 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (43 9)  (589 377)  (589 377)  LC_4 Logic Functioning bit
 (17 10)  (563 378)  (563 378)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 378)  (564 378)  routing T_11_23.bnl_op_5 <X> T_11_23.lc_trk_g2_5
 (14 11)  (560 379)  (560 379)  routing T_11_23.sp4_r_v_b_36 <X> T_11_23.lc_trk_g2_4
 (17 11)  (563 379)  (563 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (564 379)  (564 379)  routing T_11_23.bnl_op_5 <X> T_11_23.lc_trk_g2_5
 (21 12)  (567 380)  (567 380)  routing T_11_23.sp4_h_r_35 <X> T_11_23.lc_trk_g3_3
 (22 12)  (568 380)  (568 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 380)  (569 380)  routing T_11_23.sp4_h_r_35 <X> T_11_23.lc_trk_g3_3
 (24 12)  (570 380)  (570 380)  routing T_11_23.sp4_h_r_35 <X> T_11_23.lc_trk_g3_3
 (25 12)  (571 380)  (571 380)  routing T_11_23.bnl_op_2 <X> T_11_23.lc_trk_g3_2
 (22 13)  (568 381)  (568 381)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (571 381)  (571 381)  routing T_11_23.bnl_op_2 <X> T_11_23.lc_trk_g3_2
 (0 14)  (546 382)  (546 382)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 382)  (560 382)  routing T_11_23.bnl_op_4 <X> T_11_23.lc_trk_g3_4
 (22 14)  (568 382)  (568 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (569 382)  (569 382)  routing T_11_23.sp4_v_b_47 <X> T_11_23.lc_trk_g3_7
 (24 14)  (570 382)  (570 382)  routing T_11_23.sp4_v_b_47 <X> T_11_23.lc_trk_g3_7
 (1 15)  (547 383)  (547 383)  routing T_11_23.lc_trk_g2_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (14 15)  (560 383)  (560 383)  routing T_11_23.bnl_op_4 <X> T_11_23.lc_trk_g3_4
 (17 15)  (563 383)  (563 383)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


LogicTile_14_23

 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0


LogicTile_16_23

 (21 0)  (837 368)  (837 368)  routing T_16_23.wire_logic_cluster/lc_3/out <X> T_16_23.lc_trk_g0_3
 (22 0)  (838 368)  (838 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (843 368)  (843 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 368)  (844 368)  routing T_16_23.lc_trk_g3_0 <X> T_16_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 368)  (845 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (37 0)  (853 368)  (853 368)  LC_0 Logic Functioning bit
 (38 0)  (854 368)  (854 368)  LC_0 Logic Functioning bit
 (41 0)  (857 368)  (857 368)  LC_0 Logic Functioning bit
 (42 0)  (858 368)  (858 368)  LC_0 Logic Functioning bit
 (44 0)  (860 368)  (860 368)  LC_0 Logic Functioning bit
 (45 0)  (861 368)  (861 368)  LC_0 Logic Functioning bit
 (32 1)  (848 369)  (848 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 369)  (849 369)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_0
 (37 1)  (853 369)  (853 369)  LC_0 Logic Functioning bit
 (38 1)  (854 369)  (854 369)  LC_0 Logic Functioning bit
 (41 1)  (857 369)  (857 369)  LC_0 Logic Functioning bit
 (42 1)  (858 369)  (858 369)  LC_0 Logic Functioning bit
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 370)  (833 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (834 370)  (834 370)  routing T_16_23.wire_logic_cluster/lc_5/out <X> T_16_23.lc_trk_g0_5
 (28 2)  (844 370)  (844 370)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 370)  (845 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 370)  (848 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 370)  (852 370)  LC_1 Logic Functioning bit
 (39 2)  (855 370)  (855 370)  LC_1 Logic Functioning bit
 (41 2)  (857 370)  (857 370)  LC_1 Logic Functioning bit
 (42 2)  (858 370)  (858 370)  LC_1 Logic Functioning bit
 (44 2)  (860 370)  (860 370)  LC_1 Logic Functioning bit
 (45 2)  (861 370)  (861 370)  LC_1 Logic Functioning bit
 (32 3)  (848 371)  (848 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (849 371)  (849 371)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.input_2_1
 (36 3)  (852 371)  (852 371)  LC_1 Logic Functioning bit
 (39 3)  (855 371)  (855 371)  LC_1 Logic Functioning bit
 (41 3)  (857 371)  (857 371)  LC_1 Logic Functioning bit
 (42 3)  (858 371)  (858 371)  LC_1 Logic Functioning bit
 (25 4)  (841 372)  (841 372)  routing T_16_23.wire_logic_cluster/lc_2/out <X> T_16_23.lc_trk_g1_2
 (27 4)  (843 372)  (843 372)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 372)  (845 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 372)  (848 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 372)  (852 372)  LC_2 Logic Functioning bit
 (39 4)  (855 372)  (855 372)  LC_2 Logic Functioning bit
 (41 4)  (857 372)  (857 372)  LC_2 Logic Functioning bit
 (42 4)  (858 372)  (858 372)  LC_2 Logic Functioning bit
 (44 4)  (860 372)  (860 372)  LC_2 Logic Functioning bit
 (45 4)  (861 372)  (861 372)  LC_2 Logic Functioning bit
 (12 5)  (828 373)  (828 373)  routing T_16_23.sp4_h_r_5 <X> T_16_23.sp4_v_b_5
 (22 5)  (838 373)  (838 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 373)  (846 373)  routing T_16_23.lc_trk_g1_2 <X> T_16_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (848 373)  (848 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (849 373)  (849 373)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_2
 (36 5)  (852 373)  (852 373)  LC_2 Logic Functioning bit
 (39 5)  (855 373)  (855 373)  LC_2 Logic Functioning bit
 (41 5)  (857 373)  (857 373)  LC_2 Logic Functioning bit
 (42 5)  (858 373)  (858 373)  LC_2 Logic Functioning bit
 (25 6)  (841 374)  (841 374)  routing T_16_23.wire_logic_cluster/lc_6/out <X> T_16_23.lc_trk_g1_6
 (28 6)  (844 374)  (844 374)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (39 6)  (855 374)  (855 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (42 6)  (858 374)  (858 374)  LC_3 Logic Functioning bit
 (44 6)  (860 374)  (860 374)  LC_3 Logic Functioning bit
 (45 6)  (861 374)  (861 374)  LC_3 Logic Functioning bit
 (22 7)  (838 375)  (838 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (848 375)  (848 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (851 375)  (851 375)  routing T_16_23.lc_trk_g0_3 <X> T_16_23.input_2_3
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (39 7)  (855 375)  (855 375)  LC_3 Logic Functioning bit
 (41 7)  (857 375)  (857 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (834 376)  (834 376)  routing T_16_23.wire_logic_cluster/lc_1/out <X> T_16_23.lc_trk_g2_1
 (27 8)  (843 376)  (843 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 376)  (844 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 376)  (845 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 376)  (846 376)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 376)  (848 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 376)  (852 376)  LC_4 Logic Functioning bit
 (39 8)  (855 376)  (855 376)  LC_4 Logic Functioning bit
 (41 8)  (857 376)  (857 376)  LC_4 Logic Functioning bit
 (42 8)  (858 376)  (858 376)  LC_4 Logic Functioning bit
 (44 8)  (860 376)  (860 376)  LC_4 Logic Functioning bit
 (45 8)  (861 376)  (861 376)  LC_4 Logic Functioning bit
 (15 9)  (831 377)  (831 377)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g2_0
 (16 9)  (832 377)  (832 377)  routing T_16_23.sp4_v_t_29 <X> T_16_23.lc_trk_g2_0
 (17 9)  (833 377)  (833 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (32 9)  (848 377)  (848 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (849 377)  (849 377)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_4
 (36 9)  (852 377)  (852 377)  LC_4 Logic Functioning bit
 (39 9)  (855 377)  (855 377)  LC_4 Logic Functioning bit
 (41 9)  (857 377)  (857 377)  LC_4 Logic Functioning bit
 (42 9)  (858 377)  (858 377)  LC_4 Logic Functioning bit
 (14 10)  (830 378)  (830 378)  routing T_16_23.sp4_h_r_36 <X> T_16_23.lc_trk_g2_4
 (21 10)  (837 378)  (837 378)  routing T_16_23.wire_logic_cluster/lc_7/out <X> T_16_23.lc_trk_g2_7
 (22 10)  (838 378)  (838 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (844 378)  (844 378)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (851 378)  (851 378)  routing T_16_23.lc_trk_g0_5 <X> T_16_23.input_2_5
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (44 10)  (860 378)  (860 378)  LC_5 Logic Functioning bit
 (45 10)  (861 378)  (861 378)  LC_5 Logic Functioning bit
 (15 11)  (831 379)  (831 379)  routing T_16_23.sp4_h_r_36 <X> T_16_23.lc_trk_g2_4
 (16 11)  (832 379)  (832 379)  routing T_16_23.sp4_h_r_36 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (32 11)  (848 379)  (848 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (42 11)  (858 379)  (858 379)  LC_5 Logic Functioning bit
 (14 12)  (830 380)  (830 380)  routing T_16_23.wire_logic_cluster/lc_0/out <X> T_16_23.lc_trk_g3_0
 (27 12)  (843 380)  (843 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 380)  (845 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 380)  (846 380)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 380)  (848 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 380)  (852 380)  LC_6 Logic Functioning bit
 (39 12)  (855 380)  (855 380)  LC_6 Logic Functioning bit
 (41 12)  (857 380)  (857 380)  LC_6 Logic Functioning bit
 (42 12)  (858 380)  (858 380)  LC_6 Logic Functioning bit
 (44 12)  (860 380)  (860 380)  LC_6 Logic Functioning bit
 (45 12)  (861 380)  (861 380)  LC_6 Logic Functioning bit
 (17 13)  (833 381)  (833 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (846 381)  (846 381)  routing T_16_23.lc_trk_g1_6 <X> T_16_23.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 381)  (848 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (849 381)  (849 381)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.input_2_6
 (36 13)  (852 381)  (852 381)  LC_6 Logic Functioning bit
 (39 13)  (855 381)  (855 381)  LC_6 Logic Functioning bit
 (41 13)  (857 381)  (857 381)  LC_6 Logic Functioning bit
 (42 13)  (858 381)  (858 381)  LC_6 Logic Functioning bit
 (0 14)  (816 382)  (816 382)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 382)  (830 382)  routing T_16_23.wire_logic_cluster/lc_4/out <X> T_16_23.lc_trk_g3_4
 (28 14)  (844 382)  (844 382)  routing T_16_23.lc_trk_g2_0 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (851 382)  (851 382)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (41 14)  (857 382)  (857 382)  LC_7 Logic Functioning bit
 (42 14)  (858 382)  (858 382)  LC_7 Logic Functioning bit
 (44 14)  (860 382)  (860 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g2_7 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (39 15)  (855 383)  (855 383)  LC_7 Logic Functioning bit
 (41 15)  (857 383)  (857 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (15 0)  (889 368)  (889 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (892 368)  (892 368)  routing T_17_23.lft_op_1 <X> T_17_23.lc_trk_g0_1
 (29 0)  (903 368)  (903 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 368)  (906 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 368)  (908 368)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 368)  (909 368)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (40 0)  (914 368)  (914 368)  LC_0 Logic Functioning bit
 (26 1)  (900 369)  (900 369)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 369)  (901 369)  routing T_17_23.lc_trk_g1_3 <X> T_17_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 369)  (903 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 369)  (905 369)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 369)  (906 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 369)  (907 369)  routing T_17_23.lc_trk_g2_4 <X> T_17_23.input_2_0
 (8 2)  (882 370)  (882 370)  routing T_17_23.sp4_v_t_36 <X> T_17_23.sp4_h_l_36
 (9 2)  (883 370)  (883 370)  routing T_17_23.sp4_v_t_36 <X> T_17_23.sp4_h_l_36
 (15 2)  (889 370)  (889 370)  routing T_17_23.lft_op_5 <X> T_17_23.lc_trk_g0_5
 (17 2)  (891 370)  (891 370)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 370)  (892 370)  routing T_17_23.lft_op_5 <X> T_17_23.lc_trk_g0_5
 (25 2)  (899 370)  (899 370)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g0_6
 (22 3)  (896 371)  (896 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (898 371)  (898 371)  routing T_17_23.lft_op_6 <X> T_17_23.lc_trk_g0_6
 (14 4)  (888 372)  (888 372)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (15 4)  (889 372)  (889 372)  routing T_17_23.top_op_1 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (895 372)  (895 372)  routing T_17_23.lft_op_3 <X> T_17_23.lc_trk_g1_3
 (22 4)  (896 372)  (896 372)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (898 372)  (898 372)  routing T_17_23.lft_op_3 <X> T_17_23.lc_trk_g1_3
 (25 4)  (899 372)  (899 372)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g1_2
 (28 4)  (902 372)  (902 372)  routing T_17_23.lc_trk_g2_1 <X> T_17_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 372)  (903 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 372)  (906 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 372)  (908 372)  routing T_17_23.lc_trk_g1_0 <X> T_17_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (914 372)  (914 372)  LC_2 Logic Functioning bit
 (42 4)  (916 372)  (916 372)  LC_2 Logic Functioning bit
 (3 5)  (877 373)  (877 373)  routing T_17_23.sp12_h_l_23 <X> T_17_23.sp12_h_r_0
 (15 5)  (889 373)  (889 373)  routing T_17_23.lft_op_0 <X> T_17_23.lc_trk_g1_0
 (17 5)  (891 373)  (891 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (892 373)  (892 373)  routing T_17_23.top_op_1 <X> T_17_23.lc_trk_g1_1
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (898 373)  (898 373)  routing T_17_23.lft_op_2 <X> T_17_23.lc_trk_g1_2
 (40 5)  (914 373)  (914 373)  LC_2 Logic Functioning bit
 (42 5)  (916 373)  (916 373)  LC_2 Logic Functioning bit
 (14 6)  (888 374)  (888 374)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g1_4
 (21 6)  (895 374)  (895 374)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g1_7
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (898 374)  (898 374)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g1_7
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 374)  (904 374)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (50 6)  (924 374)  (924 374)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (889 375)  (889 375)  routing T_17_23.lft_op_4 <X> T_17_23.lc_trk_g1_4
 (17 7)  (891 375)  (891 375)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (27 7)  (901 375)  (901 375)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 375)  (902 375)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g2_6 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (48 7)  (922 375)  (922 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (889 376)  (889 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (16 8)  (890 376)  (890 376)  routing T_17_23.sp4_v_t_28 <X> T_17_23.lc_trk_g2_1
 (17 8)  (891 376)  (891 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 10)  (899 378)  (899 378)  routing T_17_23.wire_logic_cluster/lc_6/out <X> T_17_23.lc_trk_g2_6
 (14 11)  (888 379)  (888 379)  routing T_17_23.tnl_op_4 <X> T_17_23.lc_trk_g2_4
 (15 11)  (889 379)  (889 379)  routing T_17_23.tnl_op_4 <X> T_17_23.lc_trk_g2_4
 (17 11)  (891 379)  (891 379)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (896 379)  (896 379)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (14 12)  (888 380)  (888 380)  routing T_17_23.wire_logic_cluster/lc_0/out <X> T_17_23.lc_trk_g3_0
 (26 12)  (900 380)  (900 380)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 380)  (904 380)  routing T_17_23.lc_trk_g0_5 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 380)  (905 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 380)  (906 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 380)  (908 380)  routing T_17_23.lc_trk_g1_4 <X> T_17_23.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 380)  (909 380)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_6
 (40 12)  (914 380)  (914 380)  LC_6 Logic Functioning bit
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (900 381)  (900 381)  routing T_17_23.lc_trk_g0_6 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 381)  (906 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (908 381)  (908 381)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_6
 (35 13)  (909 381)  (909 381)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.input_2_6


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (22 0)  (950 368)  (950 368)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (952 368)  (952 368)  routing T_18_23.bot_op_3 <X> T_18_23.lc_trk_g0_3
 (15 2)  (943 370)  (943 370)  routing T_18_23.bot_op_5 <X> T_18_23.lc_trk_g0_5
 (17 2)  (945 370)  (945 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (17 3)  (945 371)  (945 371)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (950 371)  (950 371)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 371)  (952 371)  routing T_18_23.bot_op_6 <X> T_18_23.lc_trk_g0_6
 (5 4)  (933 372)  (933 372)  routing T_18_23.sp4_v_t_38 <X> T_18_23.sp4_h_r_3
 (21 4)  (949 372)  (949 372)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g1_3
 (22 4)  (950 372)  (950 372)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (949 373)  (949 373)  routing T_18_23.bnr_op_3 <X> T_18_23.lc_trk_g1_3
 (1 6)  (929 374)  (929 374)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (26 6)  (954 374)  (954 374)  routing T_18_23.lc_trk_g0_5 <X> T_18_23.wire_logic_cluster/lc_3/in_0
 (29 6)  (957 374)  (957 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 374)  (958 374)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 374)  (959 374)  routing T_18_23.lc_trk_g0_4 <X> T_18_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 374)  (960 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (969 374)  (969 374)  LC_3 Logic Functioning bit
 (43 6)  (971 374)  (971 374)  LC_3 Logic Functioning bit
 (1 7)  (929 375)  (929 375)  routing T_18_23.glb_netwk_4 <X> T_18_23.glb2local_0
 (29 7)  (957 375)  (957 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 375)  (958 375)  routing T_18_23.lc_trk_g0_6 <X> T_18_23.wire_logic_cluster/lc_3/in_1
 (27 8)  (955 376)  (955 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (956 376)  (956 376)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 376)  (957 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (960 376)  (960 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (967 376)  (967 376)  LC_4 Logic Functioning bit
 (40 8)  (968 376)  (968 376)  LC_4 Logic Functioning bit
 (42 8)  (970 376)  (970 376)  LC_4 Logic Functioning bit
 (16 9)  (944 377)  (944 377)  routing T_18_23.sp12_v_b_8 <X> T_18_23.lc_trk_g2_0
 (17 9)  (945 377)  (945 377)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (26 9)  (954 377)  (954 377)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 377)  (955 377)  routing T_18_23.lc_trk_g1_3 <X> T_18_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 377)  (957 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 377)  (958 377)  routing T_18_23.lc_trk_g3_2 <X> T_18_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 377)  (959 377)  routing T_18_23.lc_trk_g0_3 <X> T_18_23.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 377)  (960 377)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (961 377)  (961 377)  routing T_18_23.lc_trk_g2_0 <X> T_18_23.input_2_4
 (36 9)  (964 377)  (964 377)  LC_4 Logic Functioning bit
 (38 9)  (966 377)  (966 377)  LC_4 Logic Functioning bit
 (39 9)  (967 377)  (967 377)  LC_4 Logic Functioning bit
 (41 9)  (969 377)  (969 377)  LC_4 Logic Functioning bit
 (43 9)  (971 377)  (971 377)  LC_4 Logic Functioning bit
 (22 13)  (950 381)  (950 381)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (952 381)  (952 381)  routing T_18_23.tnr_op_2 <X> T_18_23.lc_trk_g3_2


LogicTile_19_23

 (6 0)  (988 368)  (988 368)  routing T_19_23.sp4_h_r_7 <X> T_19_23.sp4_v_b_0
 (28 0)  (1010 368)  (1010 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 368)  (1011 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (1012 368)  (1012 368)  routing T_19_23.lc_trk_g2_5 <X> T_19_23.wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 368)  (1014 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 368)  (1015 368)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 368)  (1019 368)  LC_0 Logic Functioning bit
 (38 0)  (1020 368)  (1020 368)  LC_0 Logic Functioning bit
 (39 0)  (1021 368)  (1021 368)  LC_0 Logic Functioning bit
 (40 0)  (1022 368)  (1022 368)  LC_0 Logic Functioning bit
 (42 0)  (1024 368)  (1024 368)  LC_0 Logic Functioning bit
 (14 1)  (996 369)  (996 369)  routing T_19_23.sp4_h_r_0 <X> T_19_23.lc_trk_g0_0
 (15 1)  (997 369)  (997 369)  routing T_19_23.sp4_h_r_0 <X> T_19_23.lc_trk_g0_0
 (16 1)  (998 369)  (998 369)  routing T_19_23.sp4_h_r_0 <X> T_19_23.lc_trk_g0_0
 (17 1)  (999 369)  (999 369)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (1004 369)  (1004 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 369)  (1006 369)  routing T_19_23.top_op_2 <X> T_19_23.lc_trk_g0_2
 (25 1)  (1007 369)  (1007 369)  routing T_19_23.top_op_2 <X> T_19_23.lc_trk_g0_2
 (26 1)  (1008 369)  (1008 369)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 369)  (1011 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 369)  (1013 369)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 369)  (1014 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1015 369)  (1015 369)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.input_2_0
 (34 1)  (1016 369)  (1016 369)  routing T_19_23.lc_trk_g3_1 <X> T_19_23.input_2_0
 (39 1)  (1021 369)  (1021 369)  LC_0 Logic Functioning bit
 (40 1)  (1022 369)  (1022 369)  LC_0 Logic Functioning bit
 (42 1)  (1024 369)  (1024 369)  LC_0 Logic Functioning bit
 (27 4)  (1009 372)  (1009 372)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 372)  (1011 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1012 372)  (1012 372)  routing T_19_23.lc_trk_g1_4 <X> T_19_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 372)  (1014 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 372)  (1015 372)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (39 4)  (1021 372)  (1021 372)  LC_2 Logic Functioning bit
 (40 4)  (1022 372)  (1022 372)  LC_2 Logic Functioning bit
 (42 4)  (1024 372)  (1024 372)  LC_2 Logic Functioning bit
 (8 5)  (990 373)  (990 373)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_v_b_4
 (10 5)  (992 373)  (992 373)  routing T_19_23.sp4_v_t_36 <X> T_19_23.sp4_v_b_4
 (26 5)  (1008 373)  (1008 373)  routing T_19_23.lc_trk_g0_2 <X> T_19_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 373)  (1011 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 373)  (1013 373)  routing T_19_23.lc_trk_g2_3 <X> T_19_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 373)  (1014 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (37 5)  (1019 373)  (1019 373)  LC_2 Logic Functioning bit
 (38 5)  (1020 373)  (1020 373)  LC_2 Logic Functioning bit
 (39 5)  (1021 373)  (1021 373)  LC_2 Logic Functioning bit
 (40 5)  (1022 373)  (1022 373)  LC_2 Logic Functioning bit
 (42 5)  (1024 373)  (1024 373)  LC_2 Logic Functioning bit
 (15 7)  (997 375)  (997 375)  routing T_19_23.bot_op_4 <X> T_19_23.lc_trk_g1_4
 (17 7)  (999 375)  (999 375)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (4 8)  (986 376)  (986 376)  routing T_19_23.sp4_v_t_47 <X> T_19_23.sp4_v_b_6
 (6 8)  (988 376)  (988 376)  routing T_19_23.sp4_v_t_47 <X> T_19_23.sp4_v_b_6
 (11 8)  (993 376)  (993 376)  routing T_19_23.sp4_h_r_3 <X> T_19_23.sp4_v_b_8
 (21 8)  (1003 376)  (1003 376)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (22 8)  (1004 376)  (1004 376)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1003 377)  (1003 377)  routing T_19_23.bnl_op_3 <X> T_19_23.lc_trk_g2_3
 (15 10)  (997 378)  (997 378)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g2_5
 (17 10)  (999 378)  (999 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1000 378)  (1000 378)  routing T_19_23.rgt_op_5 <X> T_19_23.lc_trk_g2_5
 (15 12)  (997 380)  (997 380)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1
 (16 12)  (998 380)  (998 380)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1
 (17 12)  (999 380)  (999 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1000 381)  (1000 381)  routing T_19_23.sp4_h_r_25 <X> T_19_23.lc_trk_g3_1


LogicTile_20_23

 (22 1)  (1058 369)  (1058 369)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 369)  (1060 369)  routing T_20_23.bot_op_2 <X> T_20_23.lc_trk_g0_2
 (0 2)  (1036 370)  (1036 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 370)  (1037 370)  routing T_20_23.glb_netwk_6 <X> T_20_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 370)  (1038 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (1050 371)  (1050 371)  routing T_20_23.sp4_r_v_b_28 <X> T_20_23.lc_trk_g0_4
 (17 3)  (1053 371)  (1053 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (2 4)  (1038 372)  (1038 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (14 4)  (1050 372)  (1050 372)  routing T_20_23.lft_op_0 <X> T_20_23.lc_trk_g1_0
 (15 5)  (1051 373)  (1051 373)  routing T_20_23.lft_op_0 <X> T_20_23.lc_trk_g1_0
 (17 5)  (1053 373)  (1053 373)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (11 7)  (1047 375)  (1047 375)  routing T_20_23.sp4_h_r_5 <X> T_20_23.sp4_h_l_40
 (17 8)  (1053 376)  (1053 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1054 377)  (1054 377)  routing T_20_23.sp4_r_v_b_33 <X> T_20_23.lc_trk_g2_1
 (29 10)  (1065 378)  (1065 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 378)  (1066 378)  routing T_20_23.lc_trk_g0_4 <X> T_20_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 378)  (1068 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 378)  (1073 378)  LC_5 Logic Functioning bit
 (39 10)  (1075 378)  (1075 378)  LC_5 Logic Functioning bit
 (42 10)  (1078 378)  (1078 378)  LC_5 Logic Functioning bit
 (45 10)  (1081 378)  (1081 378)  LC_5 Logic Functioning bit
 (27 11)  (1063 379)  (1063 379)  routing T_20_23.lc_trk_g1_0 <X> T_20_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 379)  (1065 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1067 379)  (1067 379)  routing T_20_23.lc_trk_g0_2 <X> T_20_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (1068 379)  (1068 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (1069 379)  (1069 379)  routing T_20_23.lc_trk_g2_1 <X> T_20_23.input_2_5
 (36 11)  (1072 379)  (1072 379)  LC_5 Logic Functioning bit
 (39 11)  (1075 379)  (1075 379)  LC_5 Logic Functioning bit
 (43 11)  (1079 379)  (1079 379)  LC_5 Logic Functioning bit
 (53 11)  (1089 379)  (1089 379)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (0 14)  (1036 382)  (1036 382)  routing T_20_23.glb_netwk_4 <X> T_20_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 382)  (1037 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_21_23

 (9 2)  (1099 370)  (1099 370)  routing T_21_23.sp4_h_r_10 <X> T_21_23.sp4_h_l_36
 (10 2)  (1100 370)  (1100 370)  routing T_21_23.sp4_h_r_10 <X> T_21_23.sp4_h_l_36
 (13 4)  (1103 372)  (1103 372)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5
 (12 5)  (1102 373)  (1102 373)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_5


LogicTile_22_23

 (8 4)  (1152 372)  (1152 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (9 4)  (1153 372)  (1153 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (10 4)  (1154 372)  (1154 372)  routing T_22_23.sp4_v_b_10 <X> T_22_23.sp4_h_r_4
 (4 12)  (1148 380)  (1148 380)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_v_b_9
 (6 12)  (1150 380)  (1150 380)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_v_b_9
 (5 13)  (1149 381)  (1149 381)  routing T_22_23.sp4_h_l_38 <X> T_22_23.sp4_v_b_9


LogicTile_23_23

 (4 3)  (1202 371)  (1202 371)  routing T_23_23.sp4_h_r_4 <X> T_23_23.sp4_h_l_37
 (6 3)  (1204 371)  (1204 371)  routing T_23_23.sp4_h_r_4 <X> T_23_23.sp4_h_l_37
 (2 4)  (1200 372)  (1200 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 6)  (1203 374)  (1203 374)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_h_l_38
 (3 7)  (1201 375)  (1201 375)  routing T_23_23.sp12_h_l_23 <X> T_23_23.sp12_v_t_23
 (6 7)  (1204 375)  (1204 375)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_h_l_38
 (6 8)  (1204 376)  (1204 376)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (5 9)  (1203 377)  (1203 377)  routing T_23_23.sp4_v_t_38 <X> T_23_23.sp4_v_b_6
 (8 9)  (1206 377)  (1206 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7
 (9 9)  (1207 377)  (1207 377)  routing T_23_23.sp4_h_l_42 <X> T_23_23.sp4_v_b_7


LogicTile_24_23

 (8 0)  (1260 368)  (1260 368)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_h_r_1
 (10 0)  (1262 368)  (1262 368)  routing T_24_23.sp4_h_l_40 <X> T_24_23.sp4_h_r_1
 (12 6)  (1264 374)  (1264 374)  routing T_24_23.sp4_v_t_46 <X> T_24_23.sp4_h_l_40
 (11 7)  (1263 375)  (1263 375)  routing T_24_23.sp4_v_t_46 <X> T_24_23.sp4_h_l_40
 (13 7)  (1265 375)  (1265 375)  routing T_24_23.sp4_v_t_46 <X> T_24_23.sp4_h_l_40
 (11 12)  (1263 380)  (1263 380)  routing T_24_23.sp4_v_t_38 <X> T_24_23.sp4_v_b_11
 (13 12)  (1265 380)  (1265 380)  routing T_24_23.sp4_v_t_38 <X> T_24_23.sp4_v_b_11


RAM_Tile_25_23

 (3 0)  (1309 368)  (1309 368)  routing T_25_23.sp12_v_t_23 <X> T_25_23.sp12_v_b_0
 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (12 1)  (1318 369)  (1318 369)  routing T_25_23.sp4_h_r_2 <X> T_25_23.sp4_v_b_2
 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 370)  (1320 370)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (13 3)  (1319 371)  (1319 371)  routing T_25_23.sp4_v_b_9 <X> T_25_23.sp4_h_l_39
 (15 3)  (1321 371)  (1321 371)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (16 3)  (1322 371)  (1322 371)  routing T_25_23.sp4_h_l_1 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (25 4)  (1331 372)  (1331 372)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g1_2
 (9 5)  (1315 373)  (1315 373)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_4
 (10 5)  (1316 373)  (1316 373)  routing T_25_23.sp4_v_t_45 <X> T_25_23.sp4_v_b_4
 (22 5)  (1328 373)  (1328 373)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1329 373)  (1329 373)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g1_2
 (25 5)  (1331 373)  (1331 373)  routing T_25_23.sp4_v_b_10 <X> T_25_23.lc_trk_g1_2
 (27 8)  (1333 376)  (1333 376)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_11
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g1_2 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 9)  (1345 377)  (1345 377)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (10 11)  (1316 379)  (1316 379)  routing T_25_23.sp4_h_l_39 <X> T_25_23.sp4_v_t_42
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (8 14)  (1314 382)  (1314 382)  routing T_25_23.sp4_h_r_2 <X> T_25_23.sp4_h_l_47
 (10 14)  (1316 382)  (1316 382)  routing T_25_23.sp4_h_r_2 <X> T_25_23.sp4_h_l_47
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE
 (9 15)  (1315 383)  (1315 383)  routing T_25_23.sp4_v_b_10 <X> T_25_23.sp4_v_t_47


LogicTile_26_23

 (6 2)  (1354 370)  (1354 370)  routing T_26_23.sp4_h_l_42 <X> T_26_23.sp4_v_t_37
 (8 4)  (1356 372)  (1356 372)  routing T_26_23.sp4_h_l_41 <X> T_26_23.sp4_h_r_4


LogicTile_27_23

 (8 6)  (1410 374)  (1410 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41
 (9 6)  (1411 374)  (1411 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41
 (10 6)  (1412 374)  (1412 374)  routing T_27_23.sp4_v_t_47 <X> T_27_23.sp4_h_l_41


LogicTile_29_23

 (12 2)  (1522 370)  (1522 370)  routing T_29_23.sp4_v_t_45 <X> T_29_23.sp4_h_l_39
 (11 3)  (1521 371)  (1521 371)  routing T_29_23.sp4_v_t_45 <X> T_29_23.sp4_h_l_39
 (13 3)  (1523 371)  (1523 371)  routing T_29_23.sp4_v_t_45 <X> T_29_23.sp4_h_l_39


LogicTile_30_23

 (26 0)  (1590 368)  (1590 368)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (1591 368)  (1591 368)  routing T_30_23.lc_trk_g1_0 <X> T_30_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (1593 368)  (1593 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1595 368)  (1595 368)  routing T_30_23.lc_trk_g1_4 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (1596 368)  (1596 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1598 368)  (1598 368)  routing T_30_23.lc_trk_g1_4 <X> T_30_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (1599 368)  (1599 368)  routing T_30_23.lc_trk_g0_4 <X> T_30_23.input_2_0
 (37 0)  (1601 368)  (1601 368)  LC_0 Logic Functioning bit
 (39 0)  (1603 368)  (1603 368)  LC_0 Logic Functioning bit
 (44 0)  (1608 368)  (1608 368)  LC_0 Logic Functioning bit
 (45 0)  (1609 368)  (1609 368)  LC_0 Logic Functioning bit
 (52 0)  (1616 368)  (1616 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (28 1)  (1592 369)  (1592 369)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (1593 369)  (1593 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1596 369)  (1596 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (41 1)  (1605 369)  (1605 369)  LC_0 Logic Functioning bit
 (43 1)  (1607 369)  (1607 369)  LC_0 Logic Functioning bit
 (0 2)  (1564 370)  (1564 370)  routing T_30_23.glb_netwk_6 <X> T_30_23.wire_logic_cluster/lc_7/clk
 (1 2)  (1565 370)  (1565 370)  routing T_30_23.glb_netwk_6 <X> T_30_23.wire_logic_cluster/lc_7/clk
 (2 2)  (1566 370)  (1566 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (1591 370)  (1591 370)  routing T_30_23.lc_trk_g3_1 <X> T_30_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (1592 370)  (1592 370)  routing T_30_23.lc_trk_g3_1 <X> T_30_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1593 370)  (1593 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (1596 370)  (1596 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (1601 370)  (1601 370)  LC_1 Logic Functioning bit
 (39 2)  (1603 370)  (1603 370)  LC_1 Logic Functioning bit
 (44 2)  (1608 370)  (1608 370)  LC_1 Logic Functioning bit
 (45 2)  (1609 370)  (1609 370)  LC_1 Logic Functioning bit
 (52 2)  (1616 370)  (1616 370)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (1578 371)  (1578 371)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g0_4
 (15 3)  (1579 371)  (1579 371)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g0_4
 (16 3)  (1580 371)  (1580 371)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g0_4
 (17 3)  (1581 371)  (1581 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (1590 371)  (1590 371)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (1591 371)  (1591 371)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (1592 371)  (1592 371)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (1593 371)  (1593 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (41 3)  (1605 371)  (1605 371)  LC_1 Logic Functioning bit
 (43 3)  (1607 371)  (1607 371)  LC_1 Logic Functioning bit
 (8 4)  (1572 372)  (1572 372)  routing T_30_23.sp4_h_l_41 <X> T_30_23.sp4_h_r_4
 (14 4)  (1578 372)  (1578 372)  routing T_30_23.wire_logic_cluster/lc_0/out <X> T_30_23.lc_trk_g1_0
 (21 4)  (1585 372)  (1585 372)  routing T_30_23.wire_logic_cluster/lc_3/out <X> T_30_23.lc_trk_g1_3
 (22 4)  (1586 372)  (1586 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (1589 372)  (1589 372)  routing T_30_23.wire_logic_cluster/lc_2/out <X> T_30_23.lc_trk_g1_2
 (26 4)  (1590 372)  (1590 372)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (1591 372)  (1591 372)  routing T_30_23.lc_trk_g1_2 <X> T_30_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1593 372)  (1593 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1596 372)  (1596 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (1601 372)  (1601 372)  LC_2 Logic Functioning bit
 (39 4)  (1603 372)  (1603 372)  LC_2 Logic Functioning bit
 (44 4)  (1608 372)  (1608 372)  LC_2 Logic Functioning bit
 (45 4)  (1609 372)  (1609 372)  LC_2 Logic Functioning bit
 (17 5)  (1581 373)  (1581 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (1586 373)  (1586 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (28 5)  (1592 373)  (1592 373)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (1593 373)  (1593 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1594 373)  (1594 373)  routing T_30_23.lc_trk_g1_2 <X> T_30_23.wire_logic_cluster/lc_2/in_1
 (41 5)  (1605 373)  (1605 373)  LC_2 Logic Functioning bit
 (43 5)  (1607 373)  (1607 373)  LC_2 Logic Functioning bit
 (51 5)  (1615 373)  (1615 373)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 6)  (1581 374)  (1581 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (1582 374)  (1582 374)  routing T_30_23.wire_logic_cluster/lc_5/out <X> T_30_23.lc_trk_g1_5
 (25 6)  (1589 374)  (1589 374)  routing T_30_23.wire_logic_cluster/lc_6/out <X> T_30_23.lc_trk_g1_6
 (27 6)  (1591 374)  (1591 374)  routing T_30_23.lc_trk_g1_3 <X> T_30_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (1593 374)  (1593 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (1596 374)  (1596 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (1601 374)  (1601 374)  LC_3 Logic Functioning bit
 (39 6)  (1603 374)  (1603 374)  LC_3 Logic Functioning bit
 (44 6)  (1608 374)  (1608 374)  LC_3 Logic Functioning bit
 (45 6)  (1609 374)  (1609 374)  LC_3 Logic Functioning bit
 (14 7)  (1578 375)  (1578 375)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g1_4
 (15 7)  (1579 375)  (1579 375)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g1_4
 (16 7)  (1580 375)  (1580 375)  routing T_30_23.sp4_h_r_4 <X> T_30_23.lc_trk_g1_4
 (17 7)  (1581 375)  (1581 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (1586 375)  (1586 375)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (1590 375)  (1590 375)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (1591 375)  (1591 375)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (1592 375)  (1592 375)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (1593 375)  (1593 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (1594 375)  (1594 375)  routing T_30_23.lc_trk_g1_3 <X> T_30_23.wire_logic_cluster/lc_3/in_1
 (41 7)  (1605 375)  (1605 375)  LC_3 Logic Functioning bit
 (43 7)  (1607 375)  (1607 375)  LC_3 Logic Functioning bit
 (48 7)  (1612 375)  (1612 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (1590 376)  (1590 376)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_4/in_0
 (27 8)  (1591 376)  (1591 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (1592 376)  (1592 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (1593 376)  (1593 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1594 376)  (1594 376)  routing T_30_23.lc_trk_g3_4 <X> T_30_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (1596 376)  (1596 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (1601 376)  (1601 376)  LC_4 Logic Functioning bit
 (39 8)  (1603 376)  (1603 376)  LC_4 Logic Functioning bit
 (44 8)  (1608 376)  (1608 376)  LC_4 Logic Functioning bit
 (45 8)  (1609 376)  (1609 376)  LC_4 Logic Functioning bit
 (28 9)  (1592 377)  (1592 377)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (1593 377)  (1593 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (1605 377)  (1605 377)  LC_4 Logic Functioning bit
 (43 9)  (1607 377)  (1607 377)  LC_4 Logic Functioning bit
 (46 9)  (1610 377)  (1610 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (1578 378)  (1578 378)  routing T_30_23.sp4_v_t_17 <X> T_30_23.lc_trk_g2_4
 (27 10)  (1591 378)  (1591 378)  routing T_30_23.lc_trk_g1_5 <X> T_30_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (1593 378)  (1593 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1594 378)  (1594 378)  routing T_30_23.lc_trk_g1_5 <X> T_30_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (1596 378)  (1596 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1601 378)  (1601 378)  LC_5 Logic Functioning bit
 (39 10)  (1603 378)  (1603 378)  LC_5 Logic Functioning bit
 (44 10)  (1608 378)  (1608 378)  LC_5 Logic Functioning bit
 (45 10)  (1609 378)  (1609 378)  LC_5 Logic Functioning bit
 (16 11)  (1580 379)  (1580 379)  routing T_30_23.sp4_v_t_17 <X> T_30_23.lc_trk_g2_4
 (17 11)  (1581 379)  (1581 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (1590 379)  (1590 379)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (1591 379)  (1591 379)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (1592 379)  (1592 379)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (1593 379)  (1593 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (41 11)  (1605 379)  (1605 379)  LC_5 Logic Functioning bit
 (43 11)  (1607 379)  (1607 379)  LC_5 Logic Functioning bit
 (51 11)  (1615 379)  (1615 379)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (1581 380)  (1581 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (1582 380)  (1582 380)  routing T_30_23.wire_logic_cluster/lc_1/out <X> T_30_23.lc_trk_g3_1
 (25 12)  (1589 380)  (1589 380)  routing T_30_23.sp4_v_t_23 <X> T_30_23.lc_trk_g3_2
 (26 12)  (1590 380)  (1590 380)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (1591 380)  (1591 380)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (1593 380)  (1593 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1594 380)  (1594 380)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (32 12)  (1596 380)  (1596 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (1601 380)  (1601 380)  LC_6 Logic Functioning bit
 (39 12)  (1603 380)  (1603 380)  LC_6 Logic Functioning bit
 (44 12)  (1608 380)  (1608 380)  LC_6 Logic Functioning bit
 (45 12)  (1609 380)  (1609 380)  LC_6 Logic Functioning bit
 (52 12)  (1616 380)  (1616 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (1586 381)  (1586 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (1587 381)  (1587 381)  routing T_30_23.sp4_v_t_23 <X> T_30_23.lc_trk_g3_2
 (25 13)  (1589 381)  (1589 381)  routing T_30_23.sp4_v_t_23 <X> T_30_23.lc_trk_g3_2
 (28 13)  (1592 381)  (1592 381)  routing T_30_23.lc_trk_g2_4 <X> T_30_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (1593 381)  (1593 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1594 381)  (1594 381)  routing T_30_23.lc_trk_g1_6 <X> T_30_23.wire_logic_cluster/lc_6/in_1
 (41 13)  (1605 381)  (1605 381)  LC_6 Logic Functioning bit
 (43 13)  (1607 381)  (1607 381)  LC_6 Logic Functioning bit
 (0 14)  (1564 382)  (1564 382)  routing T_30_23.glb_netwk_4 <X> T_30_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (1565 382)  (1565 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1578 382)  (1578 382)  routing T_30_23.wire_logic_cluster/lc_4/out <X> T_30_23.lc_trk_g3_4
 (21 14)  (1585 382)  (1585 382)  routing T_30_23.wire_logic_cluster/lc_7/out <X> T_30_23.lc_trk_g3_7
 (22 14)  (1586 382)  (1586 382)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (1591 382)  (1591 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (1592 382)  (1592 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (1593 382)  (1593 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1594 382)  (1594 382)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (1596 382)  (1596 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (1601 382)  (1601 382)  LC_7 Logic Functioning bit
 (39 14)  (1603 382)  (1603 382)  LC_7 Logic Functioning bit
 (44 14)  (1608 382)  (1608 382)  LC_7 Logic Functioning bit
 (45 14)  (1609 382)  (1609 382)  LC_7 Logic Functioning bit
 (52 14)  (1616 382)  (1616 382)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (17 15)  (1581 383)  (1581 383)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (1590 383)  (1590 383)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_7/in_0
 (27 15)  (1591 383)  (1591 383)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (1592 383)  (1592 383)  routing T_30_23.lc_trk_g3_2 <X> T_30_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (1593 383)  (1593 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (1594 383)  (1594 383)  routing T_30_23.lc_trk_g3_7 <X> T_30_23.wire_logic_cluster/lc_7/in_1
 (41 15)  (1605 383)  (1605 383)  LC_7 Logic Functioning bit
 (43 15)  (1607 383)  (1607 383)  LC_7 Logic Functioning bit


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 376)  (1730 376)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (5 9)  (1731 377)  (1731 377)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (6 9)  (1732 377)  (1732 377)  routing T_33_23.span4_horz_32 <X> T_33_23.lc_trk_g1_0
 (7 9)  (1733 377)  (1733 377)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (5 10)  (1731 378)  (1731 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (7 10)  (1733 378)  (1733 378)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (1734 378)  (1734 378)  routing T_33_23.span4_vert_b_11 <X> T_33_23.lc_trk_g1_3
 (11 10)  (1737 378)  (1737 378)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_0 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (1 11)  (1727 379)  (1727 379)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_2
 (10 11)  (1736 379)  (1736 379)  routing T_33_23.lc_trk_g1_3 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (4 8)  (13 360)  (13 360)  routing T_0_22.logic_op_rgt_0 <X> T_0_22.lc_trk_g1_0
 (4 9)  (13 361)  (13 361)  routing T_0_22.logic_op_rgt_0 <X> T_0_22.lc_trk_g1_0
 (7 9)  (10 361)  (10 361)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_rgt_0 lc_trk_g1_0
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_0 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (31 0)  (49 352)  (49 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 352)  (50 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 352)  (51 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 352)  (52 352)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (37 0)  (55 352)  (55 352)  LC_0 Logic Functioning bit
 (39 0)  (57 352)  (57 352)  LC_0 Logic Functioning bit
 (40 0)  (58 352)  (58 352)  LC_0 Logic Functioning bit
 (41 0)  (59 352)  (59 352)  LC_0 Logic Functioning bit
 (42 0)  (60 352)  (60 352)  LC_0 Logic Functioning bit
 (43 0)  (61 352)  (61 352)  LC_0 Logic Functioning bit
 (22 1)  (40 353)  (40 353)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (41 353)  (41 353)  routing T_1_22.sp12_h_r_10 <X> T_1_22.lc_trk_g0_2
 (26 1)  (44 353)  (44 353)  routing T_1_22.lc_trk_g0_2 <X> T_1_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 353)  (47 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (49 353)  (49 353)  routing T_1_22.lc_trk_g3_6 <X> T_1_22.wire_logic_cluster/lc_0/in_3
 (36 1)  (54 353)  (54 353)  LC_0 Logic Functioning bit
 (38 1)  (56 353)  (56 353)  LC_0 Logic Functioning bit
 (40 1)  (58 353)  (58 353)  LC_0 Logic Functioning bit
 (41 1)  (59 353)  (59 353)  LC_0 Logic Functioning bit
 (42 1)  (60 353)  (60 353)  LC_0 Logic Functioning bit
 (43 1)  (61 353)  (61 353)  LC_0 Logic Functioning bit
 (25 14)  (43 366)  (43 366)  routing T_1_22.bnl_op_6 <X> T_1_22.lc_trk_g3_6
 (22 15)  (40 367)  (40 367)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (43 367)  (43 367)  routing T_1_22.bnl_op_6 <X> T_1_22.lc_trk_g3_6


LogicTile_4_22

 (3 8)  (183 360)  (183 360)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1
 (3 9)  (183 361)  (183 361)  routing T_4_22.sp12_h_r_1 <X> T_4_22.sp12_v_b_1


LogicTile_5_22

 (14 0)  (248 352)  (248 352)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g0_0
 (17 0)  (251 352)  (251 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (252 352)  (252 352)  routing T_5_22.bnr_op_1 <X> T_5_22.lc_trk_g0_1
 (25 0)  (259 352)  (259 352)  routing T_5_22.bnr_op_2 <X> T_5_22.lc_trk_g0_2
 (15 1)  (249 353)  (249 353)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g0_0
 (16 1)  (250 353)  (250 353)  routing T_5_22.sp4_h_r_8 <X> T_5_22.lc_trk_g0_0
 (17 1)  (251 353)  (251 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (252 353)  (252 353)  routing T_5_22.bnr_op_1 <X> T_5_22.lc_trk_g0_1
 (22 1)  (256 353)  (256 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (259 353)  (259 353)  routing T_5_22.bnr_op_2 <X> T_5_22.lc_trk_g0_2
 (21 2)  (255 354)  (255 354)  routing T_5_22.bnr_op_7 <X> T_5_22.lc_trk_g0_7
 (22 2)  (256 354)  (256 354)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 354)  (265 354)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 354)  (268 354)  routing T_5_22.lc_trk_g1_5 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 354)  (274 354)  LC_1 Logic Functioning bit
 (42 2)  (276 354)  (276 354)  LC_1 Logic Functioning bit
 (21 3)  (255 355)  (255 355)  routing T_5_22.bnr_op_7 <X> T_5_22.lc_trk_g0_7
 (29 3)  (263 355)  (263 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 355)  (264 355)  routing T_5_22.lc_trk_g0_2 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (27 4)  (261 356)  (261 356)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 356)  (270 356)  LC_2 Logic Functioning bit
 (37 4)  (271 356)  (271 356)  LC_2 Logic Functioning bit
 (38 4)  (272 356)  (272 356)  LC_2 Logic Functioning bit
 (39 4)  (273 356)  (273 356)  LC_2 Logic Functioning bit
 (40 4)  (274 356)  (274 356)  LC_2 Logic Functioning bit
 (41 4)  (275 356)  (275 356)  LC_2 Logic Functioning bit
 (42 4)  (276 356)  (276 356)  LC_2 Logic Functioning bit
 (43 4)  (277 356)  (277 356)  LC_2 Logic Functioning bit
 (50 4)  (284 356)  (284 356)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 357)  (264 357)  routing T_5_22.lc_trk_g1_6 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g0_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 357)  (270 357)  LC_2 Logic Functioning bit
 (37 5)  (271 357)  (271 357)  LC_2 Logic Functioning bit
 (38 5)  (272 357)  (272 357)  LC_2 Logic Functioning bit
 (39 5)  (273 357)  (273 357)  LC_2 Logic Functioning bit
 (40 5)  (274 357)  (274 357)  LC_2 Logic Functioning bit
 (41 5)  (275 357)  (275 357)  LC_2 Logic Functioning bit
 (43 5)  (277 357)  (277 357)  LC_2 Logic Functioning bit
 (17 6)  (251 358)  (251 358)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (252 358)  (252 358)  routing T_5_22.bnr_op_5 <X> T_5_22.lc_trk_g1_5
 (25 6)  (259 358)  (259 358)  routing T_5_22.bnr_op_6 <X> T_5_22.lc_trk_g1_6
 (18 7)  (252 359)  (252 359)  routing T_5_22.bnr_op_5 <X> T_5_22.lc_trk_g1_5
 (22 7)  (256 359)  (256 359)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (259 359)  (259 359)  routing T_5_22.bnr_op_6 <X> T_5_22.lc_trk_g1_6


LogicTile_6_22

 (21 0)  (309 352)  (309 352)  routing T_6_22.sp4_h_r_11 <X> T_6_22.lc_trk_g0_3
 (22 0)  (310 352)  (310 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (311 352)  (311 352)  routing T_6_22.sp4_h_r_11 <X> T_6_22.lc_trk_g0_3
 (24 0)  (312 352)  (312 352)  routing T_6_22.sp4_h_r_11 <X> T_6_22.lc_trk_g0_3
 (25 0)  (313 352)  (313 352)  routing T_6_22.bnr_op_2 <X> T_6_22.lc_trk_g0_2
 (29 0)  (317 352)  (317 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (320 352)  (320 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (323 352)  (323 352)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.input_2_0
 (36 0)  (324 352)  (324 352)  LC_0 Logic Functioning bit
 (39 0)  (327 352)  (327 352)  LC_0 Logic Functioning bit
 (41 0)  (329 352)  (329 352)  LC_0 Logic Functioning bit
 (42 0)  (330 352)  (330 352)  LC_0 Logic Functioning bit
 (44 0)  (332 352)  (332 352)  LC_0 Logic Functioning bit
 (22 1)  (310 353)  (310 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (313 353)  (313 353)  routing T_6_22.bnr_op_2 <X> T_6_22.lc_trk_g0_2
 (30 1)  (318 353)  (318 353)  routing T_6_22.lc_trk_g0_3 <X> T_6_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (320 353)  (320 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (323 353)  (323 353)  routing T_6_22.lc_trk_g0_6 <X> T_6_22.input_2_0
 (36 1)  (324 353)  (324 353)  LC_0 Logic Functioning bit
 (39 1)  (327 353)  (327 353)  LC_0 Logic Functioning bit
 (41 1)  (329 353)  (329 353)  LC_0 Logic Functioning bit
 (42 1)  (330 353)  (330 353)  LC_0 Logic Functioning bit
 (49 1)  (337 353)  (337 353)  Carry_In_Mux bit 

 (25 2)  (313 354)  (313 354)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (28 2)  (316 354)  (316 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 354)  (317 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 354)  (318 354)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 354)  (320 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (323 354)  (323 354)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (36 2)  (324 354)  (324 354)  LC_1 Logic Functioning bit
 (39 2)  (327 354)  (327 354)  LC_1 Logic Functioning bit
 (41 2)  (329 354)  (329 354)  LC_1 Logic Functioning bit
 (42 2)  (330 354)  (330 354)  LC_1 Logic Functioning bit
 (44 2)  (332 354)  (332 354)  LC_1 Logic Functioning bit
 (15 3)  (303 355)  (303 355)  routing T_6_22.sp4_v_t_9 <X> T_6_22.lc_trk_g0_4
 (16 3)  (304 355)  (304 355)  routing T_6_22.sp4_v_t_9 <X> T_6_22.lc_trk_g0_4
 (17 3)  (305 355)  (305 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (310 355)  (310 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (311 355)  (311 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (24 3)  (312 355)  (312 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (25 3)  (313 355)  (313 355)  routing T_6_22.sp4_h_l_11 <X> T_6_22.lc_trk_g0_6
 (30 3)  (318 355)  (318 355)  routing T_6_22.lc_trk_g2_6 <X> T_6_22.wire_logic_cluster/lc_1/in_1
 (32 3)  (320 355)  (320 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (322 355)  (322 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (35 3)  (323 355)  (323 355)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.input_2_1
 (36 3)  (324 355)  (324 355)  LC_1 Logic Functioning bit
 (39 3)  (327 355)  (327 355)  LC_1 Logic Functioning bit
 (41 3)  (329 355)  (329 355)  LC_1 Logic Functioning bit
 (42 3)  (330 355)  (330 355)  LC_1 Logic Functioning bit
 (27 4)  (315 356)  (315 356)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 356)  (317 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 356)  (318 356)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 356)  (320 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 356)  (324 356)  LC_2 Logic Functioning bit
 (39 4)  (327 356)  (327 356)  LC_2 Logic Functioning bit
 (41 4)  (329 356)  (329 356)  LC_2 Logic Functioning bit
 (42 4)  (330 356)  (330 356)  LC_2 Logic Functioning bit
 (44 4)  (332 356)  (332 356)  LC_2 Logic Functioning bit
 (30 5)  (318 357)  (318 357)  routing T_6_22.lc_trk_g1_6 <X> T_6_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 357)  (320 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (323 357)  (323 357)  routing T_6_22.lc_trk_g0_2 <X> T_6_22.input_2_2
 (36 5)  (324 357)  (324 357)  LC_2 Logic Functioning bit
 (39 5)  (327 357)  (327 357)  LC_2 Logic Functioning bit
 (41 5)  (329 357)  (329 357)  LC_2 Logic Functioning bit
 (42 5)  (330 357)  (330 357)  LC_2 Logic Functioning bit
 (14 6)  (302 358)  (302 358)  routing T_6_22.bnr_op_4 <X> T_6_22.lc_trk_g1_4
 (26 6)  (314 358)  (314 358)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 358)  (317 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 358)  (318 358)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 358)  (320 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (39 6)  (327 358)  (327 358)  LC_3 Logic Functioning bit
 (41 6)  (329 358)  (329 358)  LC_3 Logic Functioning bit
 (42 6)  (330 358)  (330 358)  LC_3 Logic Functioning bit
 (43 6)  (331 358)  (331 358)  LC_3 Logic Functioning bit
 (14 7)  (302 359)  (302 359)  routing T_6_22.bnr_op_4 <X> T_6_22.lc_trk_g1_4
 (17 7)  (305 359)  (305 359)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (22 7)  (310 359)  (310 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (313 359)  (313 359)  routing T_6_22.sp4_r_v_b_30 <X> T_6_22.lc_trk_g1_6
 (26 7)  (314 359)  (314 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 359)  (315 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 359)  (316 359)  routing T_6_22.lc_trk_g3_6 <X> T_6_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 359)  (317 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 359)  (320 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 359)  (321 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (34 7)  (322 359)  (322 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (35 7)  (323 359)  (323 359)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.input_2_3
 (40 7)  (328 359)  (328 359)  LC_3 Logic Functioning bit
 (41 7)  (329 359)  (329 359)  LC_3 Logic Functioning bit
 (42 7)  (330 359)  (330 359)  LC_3 Logic Functioning bit
 (43 7)  (331 359)  (331 359)  LC_3 Logic Functioning bit
 (27 8)  (315 360)  (315 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 360)  (317 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (318 360)  (318 360)  routing T_6_22.lc_trk_g1_4 <X> T_6_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (320 360)  (320 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 360)  (321 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (322 360)  (322 360)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (323 360)  (323 360)  routing T_6_22.lc_trk_g0_4 <X> T_6_22.input_2_4
 (36 8)  (324 360)  (324 360)  LC_4 Logic Functioning bit
 (37 8)  (325 360)  (325 360)  LC_4 Logic Functioning bit
 (38 8)  (326 360)  (326 360)  LC_4 Logic Functioning bit
 (39 8)  (327 360)  (327 360)  LC_4 Logic Functioning bit
 (40 8)  (328 360)  (328 360)  LC_4 Logic Functioning bit
 (41 8)  (329 360)  (329 360)  LC_4 Logic Functioning bit
 (42 8)  (330 360)  (330 360)  LC_4 Logic Functioning bit
 (43 8)  (331 360)  (331 360)  LC_4 Logic Functioning bit
 (51 8)  (339 360)  (339 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (310 361)  (310 361)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_18 lc_trk_g2_2
 (23 9)  (311 361)  (311 361)  routing T_6_22.sp12_v_b_18 <X> T_6_22.lc_trk_g2_2
 (25 9)  (313 361)  (313 361)  routing T_6_22.sp12_v_b_18 <X> T_6_22.lc_trk_g2_2
 (26 9)  (314 361)  (314 361)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (316 361)  (316 361)  routing T_6_22.lc_trk_g2_2 <X> T_6_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 361)  (317 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (319 361)  (319 361)  routing T_6_22.lc_trk_g3_2 <X> T_6_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (320 361)  (320 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (324 361)  (324 361)  LC_4 Logic Functioning bit
 (37 9)  (325 361)  (325 361)  LC_4 Logic Functioning bit
 (39 9)  (327 361)  (327 361)  LC_4 Logic Functioning bit
 (40 9)  (328 361)  (328 361)  LC_4 Logic Functioning bit
 (41 9)  (329 361)  (329 361)  LC_4 Logic Functioning bit
 (42 9)  (330 361)  (330 361)  LC_4 Logic Functioning bit
 (43 9)  (331 361)  (331 361)  LC_4 Logic Functioning bit
 (25 10)  (313 362)  (313 362)  routing T_6_22.rgt_op_6 <X> T_6_22.lc_trk_g2_6
 (22 11)  (310 363)  (310 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (312 363)  (312 363)  routing T_6_22.rgt_op_6 <X> T_6_22.lc_trk_g2_6
 (25 12)  (313 364)  (313 364)  routing T_6_22.sp4_v_b_26 <X> T_6_22.lc_trk_g3_2
 (22 13)  (310 365)  (310 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (311 365)  (311 365)  routing T_6_22.sp4_v_b_26 <X> T_6_22.lc_trk_g3_2
 (22 15)  (310 367)  (310 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_7_22

 (14 0)  (356 352)  (356 352)  routing T_7_22.sp4_v_b_0 <X> T_7_22.lc_trk_g0_0
 (25 0)  (367 352)  (367 352)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (27 0)  (369 352)  (369 352)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 352)  (371 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (373 352)  (373 352)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 352)  (377 352)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.input_2_0
 (36 0)  (378 352)  (378 352)  LC_0 Logic Functioning bit
 (37 0)  (379 352)  (379 352)  LC_0 Logic Functioning bit
 (40 0)  (382 352)  (382 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (16 1)  (358 353)  (358 353)  routing T_7_22.sp4_v_b_0 <X> T_7_22.lc_trk_g0_0
 (17 1)  (359 353)  (359 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (364 353)  (364 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (365 353)  (365 353)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (24 1)  (366 353)  (366 353)  routing T_7_22.sp4_h_r_10 <X> T_7_22.lc_trk_g0_2
 (26 1)  (368 353)  (368 353)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 353)  (371 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 353)  (372 353)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (374 353)  (374 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (380 353)  (380 353)  LC_0 Logic Functioning bit
 (39 1)  (381 353)  (381 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (47 1)  (389 353)  (389 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (14 2)  (356 354)  (356 354)  routing T_7_22.sp12_h_l_3 <X> T_7_22.lc_trk_g0_4
 (14 3)  (356 355)  (356 355)  routing T_7_22.sp12_h_l_3 <X> T_7_22.lc_trk_g0_4
 (15 3)  (357 355)  (357 355)  routing T_7_22.sp12_h_l_3 <X> T_7_22.lc_trk_g0_4
 (17 3)  (359 355)  (359 355)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (25 4)  (367 356)  (367 356)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g1_2
 (15 5)  (357 357)  (357 357)  routing T_7_22.sp4_v_t_5 <X> T_7_22.lc_trk_g1_0
 (16 5)  (358 357)  (358 357)  routing T_7_22.sp4_v_t_5 <X> T_7_22.lc_trk_g1_0
 (17 5)  (359 357)  (359 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (364 357)  (364 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (365 357)  (365 357)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g1_2
 (25 5)  (367 357)  (367 357)  routing T_7_22.sp4_v_b_10 <X> T_7_22.lc_trk_g1_2
 (14 6)  (356 358)  (356 358)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g1_4
 (25 6)  (367 358)  (367 358)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g1_6
 (14 7)  (356 359)  (356 359)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g1_4
 (15 7)  (357 359)  (357 359)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g1_4
 (16 7)  (358 359)  (358 359)  routing T_7_22.sp4_h_l_9 <X> T_7_22.lc_trk_g1_4
 (17 7)  (359 359)  (359 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (364 359)  (364 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (365 359)  (365 359)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g1_6
 (24 7)  (366 359)  (366 359)  routing T_7_22.sp4_h_r_14 <X> T_7_22.lc_trk_g1_6
 (5 8)  (347 360)  (347 360)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (31 8)  (373 360)  (373 360)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 360)  (374 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 360)  (376 360)  routing T_7_22.lc_trk_g1_4 <X> T_7_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 360)  (379 360)  LC_4 Logic Functioning bit
 (39 8)  (381 360)  (381 360)  LC_4 Logic Functioning bit
 (41 8)  (383 360)  (383 360)  LC_4 Logic Functioning bit
 (43 8)  (385 360)  (385 360)  LC_4 Logic Functioning bit
 (4 9)  (346 361)  (346 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (6 9)  (348 361)  (348 361)  routing T_7_22.sp4_v_b_0 <X> T_7_22.sp4_h_r_6
 (29 9)  (371 361)  (371 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (378 361)  (378 361)  LC_4 Logic Functioning bit
 (38 9)  (380 361)  (380 361)  LC_4 Logic Functioning bit
 (40 9)  (382 361)  (382 361)  LC_4 Logic Functioning bit
 (42 9)  (384 361)  (384 361)  LC_4 Logic Functioning bit
 (26 10)  (368 362)  (368 362)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (371 362)  (371 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (372 362)  (372 362)  routing T_7_22.lc_trk_g0_4 <X> T_7_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (40 10)  (382 362)  (382 362)  LC_5 Logic Functioning bit
 (41 10)  (383 362)  (383 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (43 10)  (385 362)  (385 362)  LC_5 Logic Functioning bit
 (14 11)  (356 363)  (356 363)  routing T_7_22.sp4_r_v_b_36 <X> T_7_22.lc_trk_g2_4
 (17 11)  (359 363)  (359 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (368 363)  (368 363)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 363)  (369 363)  routing T_7_22.lc_trk_g1_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (373 363)  (373 363)  routing T_7_22.lc_trk_g0_2 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (374 363)  (374 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (376 363)  (376 363)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.input_2_5
 (35 11)  (377 363)  (377 363)  routing T_7_22.lc_trk_g1_2 <X> T_7_22.input_2_5
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (39 11)  (381 363)  (381 363)  LC_5 Logic Functioning bit
 (11 12)  (353 364)  (353 364)  routing T_7_22.sp4_h_r_6 <X> T_7_22.sp4_v_b_11
 (26 12)  (368 364)  (368 364)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 364)  (370 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 364)  (372 364)  routing T_7_22.lc_trk_g3_4 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (376 364)  (376 364)  routing T_7_22.lc_trk_g1_0 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 364)  (378 364)  LC_6 Logic Functioning bit
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (40 12)  (382 364)  (382 364)  LC_6 Logic Functioning bit
 (41 12)  (383 364)  (383 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (43 12)  (385 364)  (385 364)  LC_6 Logic Functioning bit
 (28 13)  (370 365)  (370 365)  routing T_7_22.lc_trk_g2_4 <X> T_7_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (371 365)  (371 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (379 365)  (379 365)  LC_6 Logic Functioning bit
 (39 13)  (381 365)  (381 365)  LC_6 Logic Functioning bit
 (14 15)  (356 367)  (356 367)  routing T_7_22.sp4_r_v_b_44 <X> T_7_22.lc_trk_g3_4
 (17 15)  (359 367)  (359 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


RAM_Tile_8_22

 (12 4)  (408 356)  (408 356)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_5
 (11 5)  (407 357)  (407 357)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_5
 (13 5)  (409 357)  (409 357)  routing T_8_22.sp4_v_b_11 <X> T_8_22.sp4_h_r_5
 (3 10)  (399 362)  (399 362)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_h_l_22
 (3 11)  (399 363)  (399 363)  routing T_8_22.sp12_h_r_1 <X> T_8_22.sp12_h_l_22


LogicTile_9_22

 (15 0)  (453 352)  (453 352)  routing T_9_22.bot_op_1 <X> T_9_22.lc_trk_g0_1
 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (464 352)  (464 352)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 352)  (465 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 352)  (466 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 352)  (467 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 352)  (468 352)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 352)  (469 352)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 352)  (470 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (472 352)  (472 352)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 352)  (473 352)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (36 0)  (474 352)  (474 352)  LC_0 Logic Functioning bit
 (37 0)  (475 352)  (475 352)  LC_0 Logic Functioning bit
 (8 1)  (446 353)  (446 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1
 (9 1)  (447 353)  (447 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1
 (10 1)  (448 353)  (448 353)  routing T_9_22.sp4_h_l_42 <X> T_9_22.sp4_v_b_1
 (26 1)  (464 353)  (464 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 353)  (465 353)  routing T_9_22.lc_trk_g1_7 <X> T_9_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 353)  (467 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 353)  (469 353)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 353)  (470 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (471 353)  (471 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (35 1)  (473 353)  (473 353)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.input_2_0
 (42 1)  (480 353)  (480 353)  LC_0 Logic Functioning bit
 (43 1)  (481 353)  (481 353)  LC_0 Logic Functioning bit
 (48 1)  (486 353)  (486 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 354)  (466 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 354)  (468 354)  routing T_9_22.lc_trk_g3_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (39 2)  (477 354)  (477 354)  LC_1 Logic Functioning bit
 (41 2)  (479 354)  (479 354)  LC_1 Logic Functioning bit
 (42 2)  (480 354)  (480 354)  LC_1 Logic Functioning bit
 (43 2)  (481 354)  (481 354)  LC_1 Logic Functioning bit
 (50 2)  (488 354)  (488 354)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (453 355)  (453 355)  routing T_9_22.bot_op_4 <X> T_9_22.lc_trk_g0_4
 (17 3)  (455 355)  (455 355)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.bot_op_6 <X> T_9_22.lc_trk_g0_6
 (26 3)  (464 355)  (464 355)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g3_2 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 355)  (475 355)  LC_1 Logic Functioning bit
 (39 3)  (477 355)  (477 355)  LC_1 Logic Functioning bit
 (41 3)  (479 355)  (479 355)  LC_1 Logic Functioning bit
 (43 3)  (481 355)  (481 355)  LC_1 Logic Functioning bit
 (47 3)  (485 355)  (485 355)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g0_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 356)  (465 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (466 356)  (466 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 356)  (468 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (50 4)  (488 356)  (488 356)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 357)  (469 357)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (40 5)  (478 357)  (478 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (15 6)  (453 358)  (453 358)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (459 358)  (459 358)  routing T_9_22.sp4_h_l_10 <X> T_9_22.lc_trk_g1_7
 (22 6)  (460 358)  (460 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 358)  (461 358)  routing T_9_22.sp4_h_l_10 <X> T_9_22.lc_trk_g1_7
 (24 6)  (462 358)  (462 358)  routing T_9_22.sp4_h_l_10 <X> T_9_22.lc_trk_g1_7
 (25 6)  (463 358)  (463 358)  routing T_9_22.bnr_op_6 <X> T_9_22.lc_trk_g1_6
 (26 6)  (464 358)  (464 358)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (35 6)  (473 358)  (473 358)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_3
 (37 6)  (475 358)  (475 358)  LC_3 Logic Functioning bit
 (38 6)  (476 358)  (476 358)  LC_3 Logic Functioning bit
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (42 6)  (480 358)  (480 358)  LC_3 Logic Functioning bit
 (18 7)  (456 359)  (456 359)  routing T_9_22.top_op_5 <X> T_9_22.lc_trk_g1_5
 (21 7)  (459 359)  (459 359)  routing T_9_22.sp4_h_l_10 <X> T_9_22.lc_trk_g1_7
 (22 7)  (460 359)  (460 359)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (463 359)  (463 359)  routing T_9_22.bnr_op_6 <X> T_9_22.lc_trk_g1_6
 (26 7)  (464 359)  (464 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 359)  (465 359)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (470 359)  (470 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (471 359)  (471 359)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_3
 (34 7)  (472 359)  (472 359)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.input_2_3
 (36 7)  (474 359)  (474 359)  LC_3 Logic Functioning bit
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (40 7)  (478 359)  (478 359)  LC_3 Logic Functioning bit
 (43 7)  (481 359)  (481 359)  LC_3 Logic Functioning bit
 (14 8)  (452 360)  (452 360)  routing T_9_22.rgt_op_0 <X> T_9_22.lc_trk_g2_0
 (15 8)  (453 360)  (453 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (17 8)  (455 360)  (455 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 360)  (456 360)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g2_1
 (21 8)  (459 360)  (459 360)  routing T_9_22.sp4_v_t_22 <X> T_9_22.lc_trk_g2_3
 (22 8)  (460 360)  (460 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (461 360)  (461 360)  routing T_9_22.sp4_v_t_22 <X> T_9_22.lc_trk_g2_3
 (26 8)  (464 360)  (464 360)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 360)  (466 360)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (472 360)  (472 360)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 360)  (473 360)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_4
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (37 8)  (475 360)  (475 360)  LC_4 Logic Functioning bit
 (40 8)  (478 360)  (478 360)  LC_4 Logic Functioning bit
 (41 8)  (479 360)  (479 360)  LC_4 Logic Functioning bit
 (15 9)  (453 361)  (453 361)  routing T_9_22.rgt_op_0 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (21 9)  (459 361)  (459 361)  routing T_9_22.sp4_v_t_22 <X> T_9_22.lc_trk_g2_3
 (28 9)  (466 361)  (466 361)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g2_3 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (469 361)  (469 361)  routing T_9_22.lc_trk_g1_6 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 361)  (470 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (473 361)  (473 361)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.input_2_4
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (39 9)  (477 361)  (477 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (8 10)  (446 362)  (446 362)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_h_l_42
 (10 10)  (448 362)  (448 362)  routing T_9_22.sp4_h_r_11 <X> T_9_22.sp4_h_l_42
 (14 10)  (452 362)  (452 362)  routing T_9_22.rgt_op_4 <X> T_9_22.lc_trk_g2_4
 (15 10)  (453 362)  (453 362)  routing T_9_22.tnr_op_5 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (26 10)  (464 362)  (464 362)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 362)  (472 362)  routing T_9_22.lc_trk_g3_1 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 362)  (475 362)  LC_5 Logic Functioning bit
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (41 10)  (479 362)  (479 362)  LC_5 Logic Functioning bit
 (43 10)  (481 362)  (481 362)  LC_5 Logic Functioning bit
 (15 11)  (453 363)  (453 363)  routing T_9_22.rgt_op_4 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (461 363)  (461 363)  routing T_9_22.sp4_h_r_30 <X> T_9_22.lc_trk_g2_6
 (24 11)  (462 363)  (462 363)  routing T_9_22.sp4_h_r_30 <X> T_9_22.lc_trk_g2_6
 (25 11)  (463 363)  (463 363)  routing T_9_22.sp4_h_r_30 <X> T_9_22.lc_trk_g2_6
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (36 11)  (474 363)  (474 363)  LC_5 Logic Functioning bit
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (40 11)  (478 363)  (478 363)  LC_5 Logic Functioning bit
 (42 11)  (480 363)  (480 363)  LC_5 Logic Functioning bit
 (15 12)  (453 364)  (453 364)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g3_1
 (17 12)  (455 364)  (455 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 364)  (456 364)  routing T_9_22.rgt_op_1 <X> T_9_22.lc_trk_g3_1
 (25 12)  (463 364)  (463 364)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g3_2
 (26 12)  (464 364)  (464 364)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (40 12)  (478 364)  (478 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (50 12)  (488 364)  (488 364)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (489 364)  (489 364)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (460 365)  (460 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 365)  (462 365)  routing T_9_22.rgt_op_2 <X> T_9_22.lc_trk_g3_2
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (39 13)  (477 365)  (477 365)  LC_6 Logic Functioning bit
 (41 13)  (479 365)  (479 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (12 14)  (450 366)  (450 366)  routing T_9_22.sp4_v_t_46 <X> T_9_22.sp4_h_l_46
 (14 14)  (452 366)  (452 366)  routing T_9_22.rgt_op_4 <X> T_9_22.lc_trk_g3_4
 (15 14)  (453 366)  (453 366)  routing T_9_22.rgt_op_5 <X> T_9_22.lc_trk_g3_5
 (17 14)  (455 366)  (455 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 366)  (456 366)  routing T_9_22.rgt_op_5 <X> T_9_22.lc_trk_g3_5
 (22 14)  (460 366)  (460 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (465 366)  (465 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 366)  (466 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 366)  (467 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 366)  (468 366)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 366)  (469 366)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 366)  (470 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 366)  (472 366)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (475 366)  (475 366)  LC_7 Logic Functioning bit
 (38 14)  (476 366)  (476 366)  LC_7 Logic Functioning bit
 (39 14)  (477 366)  (477 366)  LC_7 Logic Functioning bit
 (40 14)  (478 366)  (478 366)  LC_7 Logic Functioning bit
 (41 14)  (479 366)  (479 366)  LC_7 Logic Functioning bit
 (42 14)  (480 366)  (480 366)  LC_7 Logic Functioning bit
 (43 14)  (481 366)  (481 366)  LC_7 Logic Functioning bit
 (11 15)  (449 367)  (449 367)  routing T_9_22.sp4_v_t_46 <X> T_9_22.sp4_h_l_46
 (15 15)  (453 367)  (453 367)  routing T_9_22.rgt_op_4 <X> T_9_22.lc_trk_g3_4
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (28 15)  (466 367)  (466 367)  routing T_9_22.lc_trk_g2_1 <X> T_9_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 367)  (467 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 367)  (468 367)  routing T_9_22.lc_trk_g3_7 <X> T_9_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (470 367)  (470 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (38 15)  (476 367)  (476 367)  LC_7 Logic Functioning bit
 (39 15)  (477 367)  (477 367)  LC_7 Logic Functioning bit
 (40 15)  (478 367)  (478 367)  LC_7 Logic Functioning bit
 (41 15)  (479 367)  (479 367)  LC_7 Logic Functioning bit
 (43 15)  (481 367)  (481 367)  LC_7 Logic Functioning bit
 (47 15)  (485 367)  (485 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_10_22

 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.bot_op_3 <X> T_10_22.lc_trk_g0_3
 (25 0)  (517 352)  (517 352)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g0_2
 (27 0)  (519 352)  (519 352)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 352)  (522 352)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (527 352)  (527 352)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_0
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (39 0)  (531 352)  (531 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (42 0)  (534 352)  (534 352)  LC_0 Logic Functioning bit
 (15 1)  (507 353)  (507 353)  routing T_10_22.bot_op_0 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 353)  (527 353)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (39 1)  (531 353)  (531 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (42 1)  (534 353)  (534 353)  LC_0 Logic Functioning bit
 (16 2)  (508 354)  (508 354)  routing T_10_22.sp4_v_b_5 <X> T_10_22.lc_trk_g0_5
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.sp4_v_b_5 <X> T_10_22.lc_trk_g0_5
 (26 2)  (518 354)  (518 354)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 354)  (519 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 354)  (520 354)  routing T_10_22.lc_trk_g3_1 <X> T_10_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 354)  (523 354)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 354)  (527 354)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_1
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (41 2)  (533 354)  (533 354)  LC_1 Logic Functioning bit
 (9 3)  (501 355)  (501 355)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_v_t_36
 (10 3)  (502 355)  (502 355)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_v_t_36
 (22 3)  (514 355)  (514 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (516 355)  (516 355)  routing T_10_22.bot_op_6 <X> T_10_22.lc_trk_g0_6
 (26 3)  (518 355)  (518 355)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 355)  (519 355)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 355)  (521 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 355)  (524 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (525 355)  (525 355)  routing T_10_22.lc_trk_g2_5 <X> T_10_22.input_2_1
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (37 3)  (529 355)  (529 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (42 3)  (534 355)  (534 355)  LC_1 Logic Functioning bit
 (12 4)  (504 356)  (504 356)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_h_r_5
 (14 4)  (506 356)  (506 356)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (21 4)  (513 356)  (513 356)  routing T_10_22.sp4_v_b_3 <X> T_10_22.lc_trk_g1_3
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (515 356)  (515 356)  routing T_10_22.sp4_v_b_3 <X> T_10_22.lc_trk_g1_3
 (28 4)  (520 356)  (520 356)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 356)  (523 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 356)  (526 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (527 356)  (527 356)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_2
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (11 5)  (503 357)  (503 357)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_h_r_5
 (15 5)  (507 357)  (507 357)  routing T_10_22.lft_op_0 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.sp4_r_v_b_26 <X> T_10_22.lc_trk_g1_2
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 357)  (522 357)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (527 357)  (527 357)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.input_2_2
 (38 5)  (530 357)  (530 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (5 6)  (497 358)  (497 358)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (13 6)  (505 358)  (505 358)  routing T_10_22.sp4_v_b_5 <X> T_10_22.sp4_v_t_40
 (14 6)  (506 358)  (506 358)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g1_4
 (17 6)  (509 358)  (509 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (517 358)  (517 358)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g1_6
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g1_5 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 358)  (526 358)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (529 358)  (529 358)  LC_3 Logic Functioning bit
 (39 6)  (531 358)  (531 358)  LC_3 Logic Functioning bit
 (40 6)  (532 358)  (532 358)  LC_3 Logic Functioning bit
 (42 6)  (534 358)  (534 358)  LC_3 Logic Functioning bit
 (4 7)  (496 359)  (496 359)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (6 7)  (498 359)  (498 359)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_l_38
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (510 359)  (510 359)  routing T_10_22.sp4_r_v_b_29 <X> T_10_22.lc_trk_g1_5
 (21 7)  (513 359)  (513 359)  routing T_10_22.sp4_r_v_b_31 <X> T_10_22.lc_trk_g1_7
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 359)  (515 359)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g1_6
 (25 7)  (517 359)  (517 359)  routing T_10_22.sp4_v_t_3 <X> T_10_22.lc_trk_g1_6
 (26 7)  (518 359)  (518 359)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 359)  (519 359)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 359)  (523 359)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (40 7)  (532 359)  (532 359)  LC_3 Logic Functioning bit
 (41 7)  (533 359)  (533 359)  LC_3 Logic Functioning bit
 (42 7)  (534 359)  (534 359)  LC_3 Logic Functioning bit
 (43 7)  (535 359)  (535 359)  LC_3 Logic Functioning bit
 (17 8)  (509 360)  (509 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (22 8)  (514 360)  (514 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (515 360)  (515 360)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g2_3
 (24 8)  (516 360)  (516 360)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g2_3
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 360)  (520 360)  routing T_10_22.lc_trk_g2_1 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (38 8)  (530 360)  (530 360)  LC_4 Logic Functioning bit
 (39 8)  (531 360)  (531 360)  LC_4 Logic Functioning bit
 (42 8)  (534 360)  (534 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (513 361)  (513 361)  routing T_10_22.sp4_h_r_27 <X> T_10_22.lc_trk_g2_3
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 361)  (519 361)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (40 9)  (532 361)  (532 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (6 10)  (498 362)  (498 362)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_v_t_43
 (14 10)  (506 362)  (506 362)  routing T_10_22.sp12_v_t_3 <X> T_10_22.lc_trk_g2_4
 (16 10)  (508 362)  (508 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (17 10)  (509 362)  (509 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 362)  (510 362)  routing T_10_22.sp4_v_t_16 <X> T_10_22.lc_trk_g2_5
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (50 10)  (542 362)  (542 362)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (497 363)  (497 363)  routing T_10_22.sp4_v_b_3 <X> T_10_22.sp4_v_t_43
 (14 11)  (506 363)  (506 363)  routing T_10_22.sp12_v_t_3 <X> T_10_22.lc_trk_g2_4
 (15 11)  (507 363)  (507 363)  routing T_10_22.sp12_v_t_3 <X> T_10_22.lc_trk_g2_4
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (26 11)  (518 363)  (518 363)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 363)  (520 363)  routing T_10_22.lc_trk_g2_3 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 363)  (523 363)  routing T_10_22.lc_trk_g0_6 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (38 11)  (530 363)  (530 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (42 11)  (534 363)  (534 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (14 12)  (506 364)  (506 364)  routing T_10_22.wire_logic_cluster/lc_0/out <X> T_10_22.lc_trk_g3_0
 (16 12)  (508 364)  (508 364)  routing T_10_22.sp12_v_t_6 <X> T_10_22.lc_trk_g3_1
 (17 12)  (509 364)  (509 364)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_6 lc_trk_g3_1
 (21 12)  (513 364)  (513 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (22 12)  (514 364)  (514 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (515 364)  (515 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (24 12)  (516 364)  (516 364)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 364)  (520 364)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 364)  (526 364)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (40 12)  (532 364)  (532 364)  LC_6 Logic Functioning bit
 (43 12)  (535 364)  (535 364)  LC_6 Logic Functioning bit
 (50 12)  (542 364)  (542 364)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (21 13)  (513 365)  (513 365)  routing T_10_22.sp4_h_r_43 <X> T_10_22.lc_trk_g3_3
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (43 13)  (535 365)  (535 365)  LC_6 Logic Functioning bit
 (5 14)  (497 366)  (497 366)  routing T_10_22.sp4_v_t_38 <X> T_10_22.sp4_h_l_44
 (32 14)  (524 366)  (524 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 366)  (525 366)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 366)  (526 366)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (37 14)  (529 366)  (529 366)  LC_7 Logic Functioning bit
 (39 14)  (531 366)  (531 366)  LC_7 Logic Functioning bit
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (4 15)  (496 367)  (496 367)  routing T_10_22.sp4_v_t_38 <X> T_10_22.sp4_h_l_44
 (6 15)  (498 367)  (498 367)  routing T_10_22.sp4_v_t_38 <X> T_10_22.sp4_h_l_44
 (27 15)  (519 367)  (519 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 367)  (520 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 367)  (523 367)  routing T_10_22.lc_trk_g3_3 <X> T_10_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (528 367)  (528 367)  LC_7 Logic Functioning bit
 (38 15)  (530 367)  (530 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (22 0)  (568 352)  (568 352)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 352)  (570 352)  routing T_11_22.bot_op_3 <X> T_11_22.lc_trk_g0_3
 (26 0)  (572 352)  (572 352)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.input_2_0
 (38 0)  (584 352)  (584 352)  LC_0 Logic Functioning bit
 (39 0)  (585 352)  (585 352)  LC_0 Logic Functioning bit
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (43 0)  (589 352)  (589 352)  LC_0 Logic Functioning bit
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g1_5 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (582 353)  (582 353)  LC_0 Logic Functioning bit
 (37 1)  (583 353)  (583 353)  LC_0 Logic Functioning bit
 (40 1)  (586 353)  (586 353)  LC_0 Logic Functioning bit
 (41 1)  (587 353)  (587 353)  LC_0 Logic Functioning bit
 (14 2)  (560 354)  (560 354)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g0_4
 (26 2)  (572 354)  (572 354)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 354)  (574 354)  routing T_11_22.lc_trk_g2_0 <X> T_11_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 354)  (577 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 354)  (578 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 354)  (580 354)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (50 2)  (596 354)  (596 354)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (568 355)  (568 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 355)  (569 355)  routing T_11_22.sp4_v_b_22 <X> T_11_22.lc_trk_g0_6
 (24 3)  (570 355)  (570 355)  routing T_11_22.sp4_v_b_22 <X> T_11_22.lc_trk_g0_6
 (26 3)  (572 355)  (572 355)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (573 355)  (573 355)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 355)  (577 355)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 355)  (582 355)  LC_1 Logic Functioning bit
 (37 3)  (583 355)  (583 355)  LC_1 Logic Functioning bit
 (40 3)  (586 355)  (586 355)  LC_1 Logic Functioning bit
 (41 3)  (587 355)  (587 355)  LC_1 Logic Functioning bit
 (14 4)  (560 356)  (560 356)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 356)  (576 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (580 356)  (580 356)  routing T_11_22.lc_trk_g1_4 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (42 4)  (588 356)  (588 356)  LC_2 Logic Functioning bit
 (43 4)  (589 356)  (589 356)  LC_2 Logic Functioning bit
 (47 4)  (593 356)  (593 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (596 356)  (596 356)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (560 357)  (560 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (15 5)  (561 357)  (561 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (16 5)  (562 357)  (562 357)  routing T_11_22.sp4_h_l_5 <X> T_11_22.lc_trk_g1_0
 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (568 357)  (568 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 357)  (570 357)  routing T_11_22.bot_op_2 <X> T_11_22.lc_trk_g1_2
 (26 5)  (572 357)  (572 357)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 357)  (573 357)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (38 5)  (584 357)  (584 357)  LC_2 Logic Functioning bit
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (40 5)  (586 357)  (586 357)  LC_2 Logic Functioning bit
 (41 5)  (587 357)  (587 357)  LC_2 Logic Functioning bit
 (42 5)  (588 357)  (588 357)  LC_2 Logic Functioning bit
 (43 5)  (589 357)  (589 357)  LC_2 Logic Functioning bit
 (6 6)  (552 358)  (552 358)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_v_t_38
 (17 6)  (563 358)  (563 358)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 358)  (564 358)  routing T_11_22.wire_logic_cluster/lc_5/out <X> T_11_22.lc_trk_g1_5
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.bot_op_7 <X> T_11_22.lc_trk_g1_7
 (5 7)  (551 359)  (551 359)  routing T_11_22.sp4_v_b_0 <X> T_11_22.sp4_v_t_38
 (15 7)  (561 359)  (561 359)  routing T_11_22.bot_op_4 <X> T_11_22.lc_trk_g1_4
 (17 7)  (563 359)  (563 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (569 359)  (569 359)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g1_6
 (25 7)  (571 359)  (571 359)  routing T_11_22.sp4_h_r_6 <X> T_11_22.lc_trk_g1_6
 (14 8)  (560 360)  (560 360)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 360)  (579 360)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 360)  (583 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (41 8)  (587 360)  (587 360)  LC_4 Logic Functioning bit
 (43 8)  (589 360)  (589 360)  LC_4 Logic Functioning bit
 (6 9)  (552 361)  (552 361)  routing T_11_22.sp4_h_l_43 <X> T_11_22.sp4_h_r_6
 (14 9)  (560 361)  (560 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (15 9)  (561 361)  (561 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (16 9)  (562 361)  (562 361)  routing T_11_22.sp4_h_r_40 <X> T_11_22.lc_trk_g2_0
 (17 9)  (563 361)  (563 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 361)  (577 361)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 361)  (582 361)  LC_4 Logic Functioning bit
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (40 9)  (586 361)  (586 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (21 10)  (567 362)  (567 362)  routing T_11_22.sp4_v_t_18 <X> T_11_22.lc_trk_g2_7
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_18 lc_trk_g2_7
 (23 10)  (569 362)  (569 362)  routing T_11_22.sp4_v_t_18 <X> T_11_22.lc_trk_g2_7
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (577 362)  (577 362)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (583 362)  (583 362)  LC_5 Logic Functioning bit
 (39 10)  (585 362)  (585 362)  LC_5 Logic Functioning bit
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (42 10)  (588 362)  (588 362)  LC_5 Logic Functioning bit
 (8 11)  (554 363)  (554 363)  routing T_11_22.sp4_v_b_4 <X> T_11_22.sp4_v_t_42
 (10 11)  (556 363)  (556 363)  routing T_11_22.sp4_v_b_4 <X> T_11_22.sp4_v_t_42
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (572 363)  (572 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 363)  (573 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 363)  (576 363)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (577 363)  (577 363)  routing T_11_22.lc_trk_g0_6 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (580 363)  (580 363)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_5
 (35 11)  (581 363)  (581 363)  routing T_11_22.lc_trk_g1_2 <X> T_11_22.input_2_5
 (40 11)  (586 363)  (586 363)  LC_5 Logic Functioning bit
 (41 11)  (587 363)  (587 363)  LC_5 Logic Functioning bit
 (25 12)  (571 364)  (571 364)  routing T_11_22.sp4_v_b_26 <X> T_11_22.lc_trk_g3_2
 (26 12)  (572 364)  (572 364)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (38 12)  (584 364)  (584 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (43 12)  (589 364)  (589 364)  LC_6 Logic Functioning bit
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (569 365)  (569 365)  routing T_11_22.sp4_v_b_26 <X> T_11_22.lc_trk_g3_2
 (27 13)  (573 365)  (573 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g3_5 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 365)  (577 365)  routing T_11_22.lc_trk_g0_3 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (40 13)  (586 365)  (586 365)  LC_6 Logic Functioning bit
 (41 13)  (587 365)  (587 365)  LC_6 Logic Functioning bit
 (15 14)  (561 366)  (561 366)  routing T_11_22.rgt_op_5 <X> T_11_22.lc_trk_g3_5
 (17 14)  (563 366)  (563 366)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 366)  (564 366)  routing T_11_22.rgt_op_5 <X> T_11_22.lc_trk_g3_5
 (25 14)  (571 366)  (571 366)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g3_6
 (8 15)  (554 367)  (554 367)  routing T_11_22.sp4_h_l_47 <X> T_11_22.sp4_v_t_47
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_12_22

 (8 0)  (608 352)  (608 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (9 0)  (609 352)  (609 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (10 0)  (610 352)  (610 352)  routing T_12_22.sp4_v_b_7 <X> T_12_22.sp4_h_r_1
 (21 0)  (621 352)  (621 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (22 0)  (622 352)  (622 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (623 352)  (623 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (24 0)  (624 352)  (624 352)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (25 0)  (625 352)  (625 352)  routing T_12_22.sp4_v_b_10 <X> T_12_22.lc_trk_g0_2
 (21 1)  (621 353)  (621 353)  routing T_12_22.sp4_h_r_19 <X> T_12_22.lc_trk_g0_3
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (623 353)  (623 353)  routing T_12_22.sp4_v_b_10 <X> T_12_22.lc_trk_g0_2
 (25 1)  (625 353)  (625 353)  routing T_12_22.sp4_v_b_10 <X> T_12_22.lc_trk_g0_2
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 3)  (608 355)  (608 355)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_t_36
 (9 3)  (609 355)  (609 355)  routing T_12_22.sp4_h_r_1 <X> T_12_22.sp4_v_t_36
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (621 357)  (621 357)  routing T_12_22.sp4_r_v_b_27 <X> T_12_22.lc_trk_g1_3
 (4 7)  (604 359)  (604 359)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_h_l_38
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp4_r_v_b_33 <X> T_12_22.lc_trk_g2_1
 (21 10)  (621 362)  (621 362)  routing T_12_22.wire_logic_cluster/lc_7/out <X> T_12_22.lc_trk_g2_7
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 362)  (634 362)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (38 10)  (638 362)  (638 362)  LC_5 Logic Functioning bit
 (39 10)  (639 362)  (639 362)  LC_5 Logic Functioning bit
 (26 11)  (626 363)  (626 363)  routing T_12_22.lc_trk_g0_3 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (40 11)  (640 363)  (640 363)  LC_5 Logic Functioning bit
 (41 11)  (641 363)  (641 363)  LC_5 Logic Functioning bit
 (42 11)  (642 363)  (642 363)  LC_5 Logic Functioning bit
 (43 11)  (643 363)  (643 363)  LC_5 Logic Functioning bit
 (11 12)  (611 364)  (611 364)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (13 12)  (613 364)  (613 364)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 364)  (636 364)  LC_6 Logic Functioning bit
 (37 12)  (637 364)  (637 364)  LC_6 Logic Functioning bit
 (38 12)  (638 364)  (638 364)  LC_6 Logic Functioning bit
 (39 12)  (639 364)  (639 364)  LC_6 Logic Functioning bit
 (45 12)  (645 364)  (645 364)  LC_6 Logic Functioning bit
 (47 12)  (647 364)  (647 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (12 13)  (612 365)  (612 365)  routing T_12_22.sp4_h_l_40 <X> T_12_22.sp4_v_b_11
 (31 13)  (631 365)  (631 365)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (37 13)  (637 365)  (637 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (39 13)  (639 365)  (639 365)  LC_6 Logic Functioning bit
 (9 14)  (609 366)  (609 366)  routing T_12_22.sp4_v_b_10 <X> T_12_22.sp4_h_l_47
 (36 14)  (636 366)  (636 366)  LC_7 Logic Functioning bit
 (38 14)  (638 366)  (638 366)  LC_7 Logic Functioning bit
 (41 14)  (641 366)  (641 366)  LC_7 Logic Functioning bit
 (43 14)  (643 366)  (643 366)  LC_7 Logic Functioning bit
 (45 14)  (645 366)  (645 366)  LC_7 Logic Functioning bit
 (28 15)  (628 367)  (628 367)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 367)  (629 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 367)  (637 367)  LC_7 Logic Functioning bit
 (39 15)  (639 367)  (639 367)  LC_7 Logic Functioning bit
 (40 15)  (640 367)  (640 367)  LC_7 Logic Functioning bit
 (42 15)  (642 367)  (642 367)  LC_7 Logic Functioning bit


LogicTile_13_22

 (22 1)  (676 353)  (676 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 353)  (679 353)  routing T_13_22.sp4_r_v_b_33 <X> T_13_22.lc_trk_g0_2
 (0 2)  (654 354)  (654 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (1 2)  (655 354)  (655 354)  routing T_13_22.glb_netwk_6 <X> T_13_22.wire_logic_cluster/lc_7/clk
 (2 2)  (656 354)  (656 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 354)  (668 354)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (16 3)  (670 355)  (670 355)  routing T_13_22.sp4_h_l_1 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (654 356)  (654 356)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (1 4)  (655 356)  (655 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 356)  (684 356)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 356)  (688 356)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 356)  (691 356)  LC_2 Logic Functioning bit
 (39 4)  (693 356)  (693 356)  LC_2 Logic Functioning bit
 (41 4)  (695 356)  (695 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (43 4)  (697 356)  (697 356)  LC_2 Logic Functioning bit
 (45 4)  (699 356)  (699 356)  LC_2 Logic Functioning bit
 (52 4)  (706 356)  (706 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (655 357)  (655 357)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.wire_logic_cluster/lc_7/cen
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 357)  (682 357)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 357)  (685 357)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g0_2 <X> T_13_22.input_2_2
 (38 5)  (692 357)  (692 357)  LC_2 Logic Functioning bit
 (42 5)  (696 357)  (696 357)  LC_2 Logic Functioning bit
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 361)  (677 361)  routing T_13_22.sp4_v_b_42 <X> T_13_22.lc_trk_g2_2
 (24 9)  (678 361)  (678 361)  routing T_13_22.sp4_v_b_42 <X> T_13_22.lc_trk_g2_2
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (677 362)  (677 362)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g2_7
 (24 10)  (678 362)  (678 362)  routing T_13_22.sp4_v_b_47 <X> T_13_22.lc_trk_g2_7
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (1 14)  (655 366)  (655 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (655 367)  (655 367)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_7/s_r
 (13 15)  (667 367)  (667 367)  routing T_13_22.sp4_v_b_6 <X> T_13_22.sp4_h_l_46
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (677 367)  (677 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6
 (24 15)  (678 367)  (678 367)  routing T_13_22.sp4_v_b_46 <X> T_13_22.lc_trk_g3_6


LogicTile_14_22

 (0 2)  (708 354)  (708 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (1 2)  (709 354)  (709 354)  routing T_14_22.glb_netwk_6 <X> T_14_22.wire_logic_cluster/lc_7/clk
 (2 2)  (710 354)  (710 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 356)  (708 356)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (1 4)  (709 356)  (709 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (708 357)  (708 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (1 5)  (709 357)  (709 357)  routing T_14_22.lc_trk_g3_3 <X> T_14_22.wire_logic_cluster/lc_7/cen
 (8 8)  (716 360)  (716 360)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_r_7
 (9 8)  (717 360)  (717 360)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_r_7
 (10 8)  (718 360)  (718 360)  routing T_14_22.sp4_v_b_1 <X> T_14_22.sp4_h_r_7
 (32 8)  (740 360)  (740 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 360)  (741 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 360)  (742 360)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 360)  (744 360)  LC_4 Logic Functioning bit
 (37 8)  (745 360)  (745 360)  LC_4 Logic Functioning bit
 (38 8)  (746 360)  (746 360)  LC_4 Logic Functioning bit
 (39 8)  (747 360)  (747 360)  LC_4 Logic Functioning bit
 (45 8)  (753 360)  (753 360)  LC_4 Logic Functioning bit
 (52 8)  (760 360)  (760 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (744 361)  (744 361)  LC_4 Logic Functioning bit
 (37 9)  (745 361)  (745 361)  LC_4 Logic Functioning bit
 (38 9)  (746 361)  (746 361)  LC_4 Logic Functioning bit
 (39 9)  (747 361)  (747 361)  LC_4 Logic Functioning bit
 (48 9)  (756 361)  (756 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (760 361)  (760 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 12)  (730 364)  (730 364)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 364)  (731 364)  routing T_14_22.sp12_v_b_11 <X> T_14_22.lc_trk_g3_3
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (0 14)  (708 366)  (708 366)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 366)  (709 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 366)  (723 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (16 14)  (724 366)  (724 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (17 14)  (725 366)  (725 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 366)  (726 366)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5
 (0 15)  (708 367)  (708 367)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 367)  (709 367)  routing T_14_22.lc_trk_g3_5 <X> T_14_22.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 367)  (726 367)  routing T_14_22.sp4_h_r_45 <X> T_14_22.lc_trk_g3_5


LogicTile_15_22

 (25 0)  (787 352)  (787 352)  routing T_15_22.sp4_h_l_7 <X> T_15_22.lc_trk_g0_2
 (27 0)  (789 352)  (789 352)  routing T_15_22.lc_trk_g1_0 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (41 0)  (803 352)  (803 352)  LC_0 Logic Functioning bit
 (43 0)  (805 352)  (805 352)  LC_0 Logic Functioning bit
 (45 0)  (807 352)  (807 352)  LC_0 Logic Functioning bit
 (48 0)  (810 352)  (810 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (814 352)  (814 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (784 353)  (784 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (785 353)  (785 353)  routing T_15_22.sp4_h_l_7 <X> T_15_22.lc_trk_g0_2
 (24 1)  (786 353)  (786 353)  routing T_15_22.sp4_h_l_7 <X> T_15_22.lc_trk_g0_2
 (25 1)  (787 353)  (787 353)  routing T_15_22.sp4_h_l_7 <X> T_15_22.lc_trk_g0_2
 (37 1)  (799 353)  (799 353)  LC_0 Logic Functioning bit
 (39 1)  (801 353)  (801 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (49 1)  (811 353)  (811 353)  Carry_In_Mux bit 

 (0 2)  (762 354)  (762 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (1 2)  (763 354)  (763 354)  routing T_15_22.glb_netwk_6 <X> T_15_22.wire_logic_cluster/lc_7/clk
 (2 2)  (764 354)  (764 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (763 356)  (763 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 356)  (776 356)  routing T_15_22.wire_logic_cluster/lc_0/out <X> T_15_22.lc_trk_g1_0
 (1 5)  (763 357)  (763 357)  routing T_15_22.lc_trk_g0_2 <X> T_15_22.wire_logic_cluster/lc_7/cen
 (17 5)  (779 357)  (779 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (13 11)  (775 363)  (775 363)  routing T_15_22.sp4_v_b_3 <X> T_15_22.sp4_h_l_45
 (0 14)  (762 366)  (762 366)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 366)  (763 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 366)  (778 366)  routing T_15_22.sp4_v_t_16 <X> T_15_22.lc_trk_g3_5
 (17 14)  (779 366)  (779 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (780 366)  (780 366)  routing T_15_22.sp4_v_t_16 <X> T_15_22.lc_trk_g3_5
 (0 15)  (762 367)  (762 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 367)  (763 367)  routing T_15_22.lc_trk_g3_5 <X> T_15_22.wire_logic_cluster/lc_7/s_r


LogicTile_16_22

 (8 1)  (824 353)  (824 353)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_v_b_1
 (9 1)  (825 353)  (825 353)  routing T_16_22.sp4_h_l_36 <X> T_16_22.sp4_v_b_1
 (11 6)  (827 358)  (827 358)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (13 6)  (829 358)  (829 358)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (12 7)  (828 359)  (828 359)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_v_t_40
 (3 10)  (819 362)  (819 362)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_h_l_22
 (3 11)  (819 363)  (819 363)  routing T_16_22.sp12_h_r_1 <X> T_16_22.sp12_h_l_22
 (8 11)  (824 363)  (824 363)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_t_42
 (9 11)  (825 363)  (825 363)  routing T_16_22.sp4_h_r_7 <X> T_16_22.sp4_v_t_42


LogicTile_17_22

 (14 0)  (888 352)  (888 352)  routing T_17_22.wire_logic_cluster/lc_0/out <X> T_17_22.lc_trk_g0_0
 (27 0)  (901 352)  (901 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 352)  (902 352)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 352)  (903 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 352)  (905 352)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 352)  (906 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 352)  (909 352)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.input_2_0
 (40 0)  (914 352)  (914 352)  LC_0 Logic Functioning bit
 (41 0)  (915 352)  (915 352)  LC_0 Logic Functioning bit
 (45 0)  (919 352)  (919 352)  LC_0 Logic Functioning bit
 (17 1)  (891 353)  (891 353)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (900 353)  (900 353)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 353)  (901 353)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 353)  (903 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 353)  (904 353)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 353)  (905 353)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 353)  (906 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (914 353)  (914 353)  LC_0 Logic Functioning bit
 (41 1)  (915 353)  (915 353)  LC_0 Logic Functioning bit
 (43 1)  (917 353)  (917 353)  LC_0 Logic Functioning bit
 (47 1)  (921 353)  (921 353)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 354)  (888 354)  routing T_17_22.wire_logic_cluster/lc_4/out <X> T_17_22.lc_trk_g0_4
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 4)  (896 356)  (896 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (898 356)  (898 356)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g1_3
 (21 5)  (895 357)  (895 357)  routing T_17_22.top_op_3 <X> T_17_22.lc_trk_g1_3
 (15 6)  (889 358)  (889 358)  routing T_17_22.bot_op_5 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (899 358)  (899 358)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (22 7)  (896 359)  (896 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 359)  (897 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (24 7)  (898 359)  (898 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (25 7)  (899 359)  (899 359)  routing T_17_22.sp4_h_l_11 <X> T_17_22.lc_trk_g1_6
 (21 8)  (895 360)  (895 360)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g2_3
 (22 8)  (896 360)  (896 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 360)  (898 360)  routing T_17_22.rgt_op_3 <X> T_17_22.lc_trk_g2_3
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 360)  (905 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (914 360)  (914 360)  LC_4 Logic Functioning bit
 (42 8)  (916 360)  (916 360)  LC_4 Logic Functioning bit
 (26 9)  (900 361)  (900 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 361)  (901 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 361)  (902 361)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (905 361)  (905 361)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (26 10)  (900 362)  (900 362)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 362)  (905 362)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (914 362)  (914 362)  LC_5 Logic Functioning bit
 (42 10)  (916 362)  (916 362)  LC_5 Logic Functioning bit
 (47 10)  (921 362)  (921 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (48 10)  (922 362)  (922 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (52 10)  (926 362)  (926 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g1_6 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (48 11)  (922 363)  (922 363)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (1 12)  (875 364)  (875 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (25 12)  (899 364)  (899 364)  routing T_17_22.rgt_op_2 <X> T_17_22.lc_trk_g3_2
 (26 12)  (900 364)  (900 364)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 364)  (903 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 364)  (904 364)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 364)  (906 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 364)  (907 364)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (911 364)  (911 364)  LC_6 Logic Functioning bit
 (50 12)  (924 364)  (924 364)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (875 365)  (875 365)  routing T_17_22.glb_netwk_4 <X> T_17_22.glb2local_3
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 365)  (898 365)  routing T_17_22.rgt_op_2 <X> T_17_22.lc_trk_g3_2
 (26 13)  (900 365)  (900 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 365)  (901 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 365)  (902 365)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 365)  (903 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 365)  (904 365)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 365)  (905 365)  routing T_17_22.lc_trk_g2_3 <X> T_17_22.wire_logic_cluster/lc_6/in_3
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 366)  (897 366)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g3_7
 (24 14)  (898 366)  (898 366)  routing T_17_22.sp4_v_b_47 <X> T_17_22.lc_trk_g3_7
 (26 14)  (900 366)  (900 366)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 366)  (903 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (906 366)  (906 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 366)  (908 366)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (912 366)  (912 366)  LC_7 Logic Functioning bit
 (39 14)  (913 366)  (913 366)  LC_7 Logic Functioning bit
 (40 14)  (914 366)  (914 366)  LC_7 Logic Functioning bit
 (41 14)  (915 366)  (915 366)  LC_7 Logic Functioning bit
 (50 14)  (924 366)  (924 366)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (900 367)  (900 367)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 367)  (903 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 367)  (905 367)  routing T_17_22.lc_trk_g1_3 <X> T_17_22.wire_logic_cluster/lc_7/in_3
 (39 15)  (913 367)  (913 367)  LC_7 Logic Functioning bit
 (40 15)  (914 367)  (914 367)  LC_7 Logic Functioning bit
 (41 15)  (915 367)  (915 367)  LC_7 Logic Functioning bit
 (46 15)  (920 367)  (920 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_22

 (26 0)  (954 352)  (954 352)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 352)  (958 352)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 352)  (961 352)  routing T_18_22.lc_trk_g2_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 352)  (963 352)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.input_2_0
 (14 1)  (942 353)  (942 353)  routing T_18_22.sp12_h_r_16 <X> T_18_22.lc_trk_g0_0
 (16 1)  (944 353)  (944 353)  routing T_18_22.sp12_h_r_16 <X> T_18_22.lc_trk_g0_0
 (17 1)  (945 353)  (945 353)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 353)  (956 353)  routing T_18_22.lc_trk_g2_6 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g0_7 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.input_2_0
 (34 1)  (962 353)  (962 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.input_2_0
 (35 1)  (963 353)  (963 353)  routing T_18_22.lc_trk_g3_7 <X> T_18_22.input_2_0
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (0 2)  (928 354)  (928 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (1 2)  (929 354)  (929 354)  routing T_18_22.glb_netwk_6 <X> T_18_22.wire_logic_cluster/lc_7/clk
 (2 2)  (930 354)  (930 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (943 354)  (943 354)  routing T_18_22.bot_op_5 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 354)  (950 354)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (29 2)  (957 354)  (957 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (964 354)  (964 354)  LC_1 Logic Functioning bit
 (38 2)  (966 354)  (966 354)  LC_1 Logic Functioning bit
 (41 2)  (969 354)  (969 354)  LC_1 Logic Functioning bit
 (43 2)  (971 354)  (971 354)  LC_1 Logic Functioning bit
 (45 2)  (973 354)  (973 354)  LC_1 Logic Functioning bit
 (36 3)  (964 355)  (964 355)  LC_1 Logic Functioning bit
 (38 3)  (966 355)  (966 355)  LC_1 Logic Functioning bit
 (41 3)  (969 355)  (969 355)  LC_1 Logic Functioning bit
 (43 3)  (971 355)  (971 355)  LC_1 Logic Functioning bit
 (5 4)  (933 356)  (933 356)  routing T_18_22.sp4_v_t_38 <X> T_18_22.sp4_h_r_3
 (14 4)  (942 356)  (942 356)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g1_0
 (27 4)  (955 356)  (955 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 356)  (956 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 356)  (957 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 356)  (958 356)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 356)  (960 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (962 356)  (962 356)  routing T_18_22.lc_trk_g1_0 <X> T_18_22.wire_logic_cluster/lc_2/in_3
 (35 4)  (963 356)  (963 356)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (36 4)  (964 356)  (964 356)  LC_2 Logic Functioning bit
 (38 4)  (966 356)  (966 356)  LC_2 Logic Functioning bit
 (39 4)  (967 356)  (967 356)  LC_2 Logic Functioning bit
 (15 5)  (943 357)  (943 357)  routing T_18_22.lft_op_0 <X> T_18_22.lc_trk_g1_0
 (17 5)  (945 357)  (945 357)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (27 5)  (955 357)  (955 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 357)  (956 357)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 357)  (957 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (960 357)  (960 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (962 357)  (962 357)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (35 5)  (963 357)  (963 357)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.input_2_2
 (36 5)  (964 357)  (964 357)  LC_2 Logic Functioning bit
 (37 5)  (965 357)  (965 357)  LC_2 Logic Functioning bit
 (38 5)  (966 357)  (966 357)  LC_2 Logic Functioning bit
 (39 5)  (967 357)  (967 357)  LC_2 Logic Functioning bit
 (21 6)  (949 358)  (949 358)  routing T_18_22.wire_logic_cluster/lc_7/out <X> T_18_22.lc_trk_g1_7
 (22 6)  (950 358)  (950 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (954 358)  (954 358)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 358)  (955 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 358)  (957 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 358)  (958 358)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 358)  (960 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (961 358)  (961 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (962 358)  (962 358)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (965 358)  (965 358)  LC_3 Logic Functioning bit
 (39 6)  (967 358)  (967 358)  LC_3 Logic Functioning bit
 (46 6)  (974 358)  (974 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (980 358)  (980 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (53 6)  (981 358)  (981 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (942 359)  (942 359)  routing T_18_22.sp4_r_v_b_28 <X> T_18_22.lc_trk_g1_4
 (17 7)  (945 359)  (945 359)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (955 359)  (955 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (956 359)  (956 359)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 359)  (957 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 359)  (958 359)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_3/in_1
 (37 7)  (965 359)  (965 359)  LC_3 Logic Functioning bit
 (39 7)  (967 359)  (967 359)  LC_3 Logic Functioning bit
 (40 7)  (968 359)  (968 359)  LC_3 Logic Functioning bit
 (42 7)  (970 359)  (970 359)  LC_3 Logic Functioning bit
 (22 8)  (950 360)  (950 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 360)  (951 360)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (24 8)  (952 360)  (952 360)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (26 8)  (954 360)  (954 360)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 360)  (955 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 360)  (957 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 360)  (958 360)  routing T_18_22.lc_trk_g1_4 <X> T_18_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 360)  (959 360)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 360)  (960 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (968 360)  (968 360)  LC_4 Logic Functioning bit
 (41 8)  (969 360)  (969 360)  LC_4 Logic Functioning bit
 (42 8)  (970 360)  (970 360)  LC_4 Logic Functioning bit
 (50 8)  (978 360)  (978 360)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (949 361)  (949 361)  routing T_18_22.sp4_h_r_27 <X> T_18_22.lc_trk_g2_3
 (27 9)  (955 361)  (955 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 361)  (956 361)  routing T_18_22.lc_trk_g3_5 <X> T_18_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 361)  (957 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 361)  (964 361)  LC_4 Logic Functioning bit
 (40 9)  (968 361)  (968 361)  LC_4 Logic Functioning bit
 (41 9)  (969 361)  (969 361)  LC_4 Logic Functioning bit
 (42 9)  (970 361)  (970 361)  LC_4 Logic Functioning bit
 (43 9)  (971 361)  (971 361)  LC_4 Logic Functioning bit
 (17 10)  (945 362)  (945 362)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (946 362)  (946 362)  routing T_18_22.bnl_op_5 <X> T_18_22.lc_trk_g2_5
 (22 10)  (950 362)  (950 362)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (951 362)  (951 362)  routing T_18_22.sp12_v_b_23 <X> T_18_22.lc_trk_g2_7
 (25 10)  (953 362)  (953 362)  routing T_18_22.wire_logic_cluster/lc_6/out <X> T_18_22.lc_trk_g2_6
 (26 10)  (954 362)  (954 362)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 362)  (955 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 362)  (957 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 362)  (958 362)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 362)  (960 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 362)  (961 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 362)  (962 362)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 362)  (963 362)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_5
 (18 11)  (946 363)  (946 363)  routing T_18_22.bnl_op_5 <X> T_18_22.lc_trk_g2_5
 (21 11)  (949 363)  (949 363)  routing T_18_22.sp12_v_b_23 <X> T_18_22.lc_trk_g2_7
 (22 11)  (950 363)  (950 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (955 363)  (955 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 363)  (956 363)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 363)  (957 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 363)  (958 363)  routing T_18_22.lc_trk_g1_7 <X> T_18_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 363)  (960 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (961 363)  (961 363)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_5
 (35 11)  (963 363)  (963 363)  routing T_18_22.lc_trk_g2_7 <X> T_18_22.input_2_5
 (41 11)  (969 363)  (969 363)  LC_5 Logic Functioning bit
 (1 12)  (929 364)  (929 364)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (9 12)  (937 364)  (937 364)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_h_r_10
 (10 12)  (938 364)  (938 364)  routing T_18_22.sp4_h_l_42 <X> T_18_22.sp4_h_r_10
 (14 12)  (942 364)  (942 364)  routing T_18_22.wire_logic_cluster/lc_0/out <X> T_18_22.lc_trk_g3_0
 (17 12)  (945 364)  (945 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (946 364)  (946 364)  routing T_18_22.wire_logic_cluster/lc_1/out <X> T_18_22.lc_trk_g3_1
 (22 12)  (950 364)  (950 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (955 364)  (955 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 364)  (956 364)  routing T_18_22.lc_trk_g3_0 <X> T_18_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 364)  (957 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 364)  (960 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 364)  (961 364)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 364)  (964 364)  LC_6 Logic Functioning bit
 (38 12)  (966 364)  (966 364)  LC_6 Logic Functioning bit
 (40 12)  (968 364)  (968 364)  LC_6 Logic Functioning bit
 (41 12)  (969 364)  (969 364)  LC_6 Logic Functioning bit
 (42 12)  (970 364)  (970 364)  LC_6 Logic Functioning bit
 (43 12)  (971 364)  (971 364)  LC_6 Logic Functioning bit
 (45 12)  (973 364)  (973 364)  LC_6 Logic Functioning bit
 (50 12)  (978 364)  (978 364)  Cascade bit: LH_LC06_inmux02_5

 (1 13)  (929 365)  (929 365)  routing T_18_22.glb_netwk_4 <X> T_18_22.glb2local_3
 (8 13)  (936 365)  (936 365)  routing T_18_22.sp4_h_r_10 <X> T_18_22.sp4_v_b_10
 (17 13)  (945 365)  (945 365)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (954 365)  (954 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 365)  (955 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 365)  (956 365)  routing T_18_22.lc_trk_g3_3 <X> T_18_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 365)  (957 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 365)  (959 365)  routing T_18_22.lc_trk_g2_3 <X> T_18_22.wire_logic_cluster/lc_6/in_3
 (38 13)  (966 365)  (966 365)  LC_6 Logic Functioning bit
 (40 13)  (968 365)  (968 365)  LC_6 Logic Functioning bit
 (41 13)  (969 365)  (969 365)  LC_6 Logic Functioning bit
 (42 13)  (970 365)  (970 365)  LC_6 Logic Functioning bit
 (43 13)  (971 365)  (971 365)  LC_6 Logic Functioning bit
 (17 14)  (945 366)  (945 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (950 366)  (950 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (951 366)  (951 366)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g3_7
 (24 14)  (952 366)  (952 366)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g3_7
 (26 14)  (954 366)  (954 366)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (32 14)  (960 366)  (960 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 366)  (961 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (962 366)  (962 366)  routing T_18_22.lc_trk_g3_1 <X> T_18_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 366)  (964 366)  LC_7 Logic Functioning bit
 (37 14)  (965 366)  (965 366)  LC_7 Logic Functioning bit
 (38 14)  (966 366)  (966 366)  LC_7 Logic Functioning bit
 (39 14)  (967 366)  (967 366)  LC_7 Logic Functioning bit
 (41 14)  (969 366)  (969 366)  LC_7 Logic Functioning bit
 (43 14)  (971 366)  (971 366)  LC_7 Logic Functioning bit
 (45 14)  (973 366)  (973 366)  LC_7 Logic Functioning bit
 (16 15)  (944 367)  (944 367)  routing T_18_22.sp12_v_b_12 <X> T_18_22.lc_trk_g3_4
 (17 15)  (945 367)  (945 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (949 367)  (949 367)  routing T_18_22.sp4_h_r_31 <X> T_18_22.lc_trk_g3_7
 (27 15)  (955 367)  (955 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 367)  (956 367)  routing T_18_22.lc_trk_g3_4 <X> T_18_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 367)  (957 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (964 367)  (964 367)  LC_7 Logic Functioning bit
 (37 15)  (965 367)  (965 367)  LC_7 Logic Functioning bit
 (38 15)  (966 367)  (966 367)  LC_7 Logic Functioning bit
 (39 15)  (967 367)  (967 367)  LC_7 Logic Functioning bit
 (40 15)  (968 367)  (968 367)  LC_7 Logic Functioning bit
 (42 15)  (970 367)  (970 367)  LC_7 Logic Functioning bit


LogicTile_19_22

 (11 0)  (993 352)  (993 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (13 0)  (995 352)  (995 352)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (12 1)  (994 353)  (994 353)  routing T_19_22.sp4_h_l_45 <X> T_19_22.sp4_v_b_2
 (22 1)  (1004 353)  (1004 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (1006 353)  (1006 353)  routing T_19_22.top_op_2 <X> T_19_22.lc_trk_g0_2
 (25 1)  (1007 353)  (1007 353)  routing T_19_22.top_op_2 <X> T_19_22.lc_trk_g0_2
 (0 2)  (982 354)  (982 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (1 2)  (983 354)  (983 354)  routing T_19_22.glb_netwk_6 <X> T_19_22.wire_logic_cluster/lc_7/clk
 (2 2)  (984 354)  (984 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (996 354)  (996 354)  routing T_19_22.bnr_op_4 <X> T_19_22.lc_trk_g0_4
 (14 3)  (996 355)  (996 355)  routing T_19_22.bnr_op_4 <X> T_19_22.lc_trk_g0_4
 (17 3)  (999 355)  (999 355)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (1004 355)  (1004 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1006 355)  (1006 355)  routing T_19_22.bot_op_6 <X> T_19_22.lc_trk_g0_6
 (17 4)  (999 356)  (999 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (18 5)  (1000 357)  (1000 357)  routing T_19_22.sp4_r_v_b_25 <X> T_19_22.lc_trk_g1_1
 (25 6)  (1007 358)  (1007 358)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g1_6
 (26 6)  (1008 358)  (1008 358)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (1010 358)  (1010 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 358)  (1011 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 358)  (1012 358)  routing T_19_22.lc_trk_g2_4 <X> T_19_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 358)  (1013 358)  routing T_19_22.lc_trk_g0_4 <X> T_19_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 358)  (1014 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 358)  (1017 358)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_3
 (37 6)  (1019 358)  (1019 358)  LC_3 Logic Functioning bit
 (39 6)  (1021 358)  (1021 358)  LC_3 Logic Functioning bit
 (42 6)  (1024 358)  (1024 358)  LC_3 Logic Functioning bit
 (45 6)  (1027 358)  (1027 358)  LC_3 Logic Functioning bit
 (52 6)  (1034 358)  (1034 358)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (1004 359)  (1004 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (1005 359)  (1005 359)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g1_6
 (24 7)  (1006 359)  (1006 359)  routing T_19_22.sp4_h_r_14 <X> T_19_22.lc_trk_g1_6
 (28 7)  (1010 359)  (1010 359)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 359)  (1011 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (1014 359)  (1014 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (1016 359)  (1016 359)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_3
 (35 7)  (1017 359)  (1017 359)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_3
 (37 7)  (1019 359)  (1019 359)  LC_3 Logic Functioning bit
 (38 7)  (1020 359)  (1020 359)  LC_3 Logic Functioning bit
 (42 7)  (1024 359)  (1024 359)  LC_3 Logic Functioning bit
 (28 8)  (1010 360)  (1010 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 360)  (1011 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 360)  (1012 360)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (1013 360)  (1013 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (1014 360)  (1014 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1016 360)  (1016 360)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1019 360)  (1019 360)  LC_4 Logic Functioning bit
 (39 8)  (1021 360)  (1021 360)  LC_4 Logic Functioning bit
 (42 8)  (1024 360)  (1024 360)  LC_4 Logic Functioning bit
 (45 8)  (1027 360)  (1027 360)  LC_4 Logic Functioning bit
 (48 8)  (1030 360)  (1030 360)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (1008 361)  (1008 361)  routing T_19_22.lc_trk_g0_2 <X> T_19_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 361)  (1011 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 361)  (1013 361)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 361)  (1014 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (1016 361)  (1016 361)  routing T_19_22.lc_trk_g1_1 <X> T_19_22.input_2_4
 (36 9)  (1018 361)  (1018 361)  LC_4 Logic Functioning bit
 (38 9)  (1020 361)  (1020 361)  LC_4 Logic Functioning bit
 (42 9)  (1024 361)  (1024 361)  LC_4 Logic Functioning bit
 (15 10)  (997 362)  (997 362)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g2_5
 (16 10)  (998 362)  (998 362)  routing T_19_22.sp4_v_t_32 <X> T_19_22.lc_trk_g2_5
 (17 10)  (999 362)  (999 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (14 11)  (996 363)  (996 363)  routing T_19_22.tnl_op_4 <X> T_19_22.lc_trk_g2_4
 (15 11)  (997 363)  (997 363)  routing T_19_22.tnl_op_4 <X> T_19_22.lc_trk_g2_4
 (17 11)  (999 363)  (999 363)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (12 12)  (994 364)  (994 364)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (15 12)  (997 364)  (997 364)  routing T_19_22.rgt_op_1 <X> T_19_22.lc_trk_g3_1
 (17 12)  (999 364)  (999 364)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1000 364)  (1000 364)  routing T_19_22.rgt_op_1 <X> T_19_22.lc_trk_g3_1
 (11 13)  (993 365)  (993 365)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (13 13)  (995 365)  (995 365)  routing T_19_22.sp4_v_b_5 <X> T_19_22.sp4_h_r_11
 (0 14)  (982 366)  (982 366)  routing T_19_22.glb_netwk_4 <X> T_19_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 366)  (983 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (1008 366)  (1008 366)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (1011 366)  (1011 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 366)  (1012 366)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 14)  (1014 366)  (1014 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 366)  (1015 366)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 366)  (1016 366)  routing T_19_22.lc_trk_g3_1 <X> T_19_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (1017 366)  (1017 366)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (37 14)  (1019 366)  (1019 366)  LC_7 Logic Functioning bit
 (39 14)  (1021 366)  (1021 366)  LC_7 Logic Functioning bit
 (42 14)  (1024 366)  (1024 366)  LC_7 Logic Functioning bit
 (45 14)  (1027 366)  (1027 366)  LC_7 Logic Functioning bit
 (52 14)  (1034 366)  (1034 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (28 15)  (1010 367)  (1010 367)  routing T_19_22.lc_trk_g2_5 <X> T_19_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 367)  (1011 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1012 367)  (1012 367)  routing T_19_22.lc_trk_g0_6 <X> T_19_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (1014 367)  (1014 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (1016 367)  (1016 367)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (35 15)  (1017 367)  (1017 367)  routing T_19_22.lc_trk_g1_6 <X> T_19_22.input_2_7
 (37 15)  (1019 367)  (1019 367)  LC_7 Logic Functioning bit
 (38 15)  (1020 367)  (1020 367)  LC_7 Logic Functioning bit
 (42 15)  (1024 367)  (1024 367)  LC_7 Logic Functioning bit


LogicTile_20_22

 (17 0)  (1053 352)  (1053 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (1054 352)  (1054 352)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g0_1
 (28 0)  (1064 352)  (1064 352)  routing T_20_22.lc_trk_g2_1 <X> T_20_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1065 352)  (1065 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1068 352)  (1068 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 352)  (1072 352)  LC_0 Logic Functioning bit
 (37 0)  (1073 352)  (1073 352)  LC_0 Logic Functioning bit
 (38 0)  (1074 352)  (1074 352)  LC_0 Logic Functioning bit
 (39 0)  (1075 352)  (1075 352)  LC_0 Logic Functioning bit
 (44 0)  (1080 352)  (1080 352)  LC_0 Logic Functioning bit
 (18 1)  (1054 353)  (1054 353)  routing T_20_22.bnr_op_1 <X> T_20_22.lc_trk_g0_1
 (40 1)  (1076 353)  (1076 353)  LC_0 Logic Functioning bit
 (41 1)  (1077 353)  (1077 353)  LC_0 Logic Functioning bit
 (42 1)  (1078 353)  (1078 353)  LC_0 Logic Functioning bit
 (43 1)  (1079 353)  (1079 353)  LC_0 Logic Functioning bit
 (49 1)  (1085 353)  (1085 353)  Carry_In_Mux bit 

 (15 2)  (1051 354)  (1051 354)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g0_5
 (17 2)  (1053 354)  (1053 354)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (1063 354)  (1063 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 354)  (1065 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1066 354)  (1066 354)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 354)  (1068 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 354)  (1072 354)  LC_1 Logic Functioning bit
 (37 2)  (1073 354)  (1073 354)  LC_1 Logic Functioning bit
 (38 2)  (1074 354)  (1074 354)  LC_1 Logic Functioning bit
 (39 2)  (1075 354)  (1075 354)  LC_1 Logic Functioning bit
 (44 2)  (1080 354)  (1080 354)  LC_1 Logic Functioning bit
 (18 3)  (1054 355)  (1054 355)  routing T_20_22.top_op_5 <X> T_20_22.lc_trk_g0_5
 (22 3)  (1058 355)  (1058 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1059 355)  (1059 355)  routing T_20_22.sp4_v_b_22 <X> T_20_22.lc_trk_g0_6
 (24 3)  (1060 355)  (1060 355)  routing T_20_22.sp4_v_b_22 <X> T_20_22.lc_trk_g0_6
 (30 3)  (1066 355)  (1066 355)  routing T_20_22.lc_trk_g1_7 <X> T_20_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (1076 355)  (1076 355)  LC_1 Logic Functioning bit
 (41 3)  (1077 355)  (1077 355)  LC_1 Logic Functioning bit
 (42 3)  (1078 355)  (1078 355)  LC_1 Logic Functioning bit
 (43 3)  (1079 355)  (1079 355)  LC_1 Logic Functioning bit
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g0_5 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (37 4)  (1073 356)  (1073 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (39 4)  (1075 356)  (1075 356)  LC_2 Logic Functioning bit
 (44 4)  (1080 356)  (1080 356)  LC_2 Logic Functioning bit
 (12 5)  (1048 357)  (1048 357)  routing T_20_22.sp4_h_r_5 <X> T_20_22.sp4_v_b_5
 (40 5)  (1076 357)  (1076 357)  LC_2 Logic Functioning bit
 (41 5)  (1077 357)  (1077 357)  LC_2 Logic Functioning bit
 (42 5)  (1078 357)  (1078 357)  LC_2 Logic Functioning bit
 (43 5)  (1079 357)  (1079 357)  LC_2 Logic Functioning bit
 (21 6)  (1057 358)  (1057 358)  routing T_20_22.lft_op_7 <X> T_20_22.lc_trk_g1_7
 (22 6)  (1058 358)  (1058 358)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 358)  (1060 358)  routing T_20_22.lft_op_7 <X> T_20_22.lc_trk_g1_7
 (27 6)  (1063 358)  (1063 358)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1064 358)  (1064 358)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 358)  (1065 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 358)  (1066 358)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 358)  (1068 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 358)  (1072 358)  LC_3 Logic Functioning bit
 (37 6)  (1073 358)  (1073 358)  LC_3 Logic Functioning bit
 (38 6)  (1074 358)  (1074 358)  LC_3 Logic Functioning bit
 (39 6)  (1075 358)  (1075 358)  LC_3 Logic Functioning bit
 (44 6)  (1080 358)  (1080 358)  LC_3 Logic Functioning bit
 (30 7)  (1066 359)  (1066 359)  routing T_20_22.lc_trk_g3_7 <X> T_20_22.wire_logic_cluster/lc_3/in_1
 (40 7)  (1076 359)  (1076 359)  LC_3 Logic Functioning bit
 (41 7)  (1077 359)  (1077 359)  LC_3 Logic Functioning bit
 (42 7)  (1078 359)  (1078 359)  LC_3 Logic Functioning bit
 (43 7)  (1079 359)  (1079 359)  LC_3 Logic Functioning bit
 (51 7)  (1087 359)  (1087 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (1050 360)  (1050 360)  routing T_20_22.rgt_op_0 <X> T_20_22.lc_trk_g2_0
 (15 8)  (1051 360)  (1051 360)  routing T_20_22.rgt_op_1 <X> T_20_22.lc_trk_g2_1
 (17 8)  (1053 360)  (1053 360)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1054 360)  (1054 360)  routing T_20_22.rgt_op_1 <X> T_20_22.lc_trk_g2_1
 (29 8)  (1065 360)  (1065 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 360)  (1068 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 360)  (1072 360)  LC_4 Logic Functioning bit
 (37 8)  (1073 360)  (1073 360)  LC_4 Logic Functioning bit
 (38 8)  (1074 360)  (1074 360)  LC_4 Logic Functioning bit
 (39 8)  (1075 360)  (1075 360)  LC_4 Logic Functioning bit
 (44 8)  (1080 360)  (1080 360)  LC_4 Logic Functioning bit
 (15 9)  (1051 361)  (1051 361)  routing T_20_22.rgt_op_0 <X> T_20_22.lc_trk_g2_0
 (17 9)  (1053 361)  (1053 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (40 9)  (1076 361)  (1076 361)  LC_4 Logic Functioning bit
 (41 9)  (1077 361)  (1077 361)  LC_4 Logic Functioning bit
 (42 9)  (1078 361)  (1078 361)  LC_4 Logic Functioning bit
 (43 9)  (1079 361)  (1079 361)  LC_4 Logic Functioning bit
 (8 10)  (1044 362)  (1044 362)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_h_l_42
 (10 10)  (1046 362)  (1046 362)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_h_l_42
 (28 10)  (1064 362)  (1064 362)  routing T_20_22.lc_trk_g2_0 <X> T_20_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 362)  (1065 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 362)  (1068 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 362)  (1073 362)  LC_5 Logic Functioning bit
 (39 10)  (1075 362)  (1075 362)  LC_5 Logic Functioning bit
 (41 10)  (1077 362)  (1077 362)  LC_5 Logic Functioning bit
 (43 10)  (1079 362)  (1079 362)  LC_5 Logic Functioning bit
 (37 11)  (1073 363)  (1073 363)  LC_5 Logic Functioning bit
 (39 11)  (1075 363)  (1075 363)  LC_5 Logic Functioning bit
 (41 11)  (1077 363)  (1077 363)  LC_5 Logic Functioning bit
 (43 11)  (1079 363)  (1079 363)  LC_5 Logic Functioning bit
 (26 12)  (1062 364)  (1062 364)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 364)  (1063 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 364)  (1064 364)  routing T_20_22.lc_trk_g3_0 <X> T_20_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 364)  (1065 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 364)  (1067 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 364)  (1068 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1069 364)  (1069 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (34 12)  (1070 364)  (1070 364)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1071 364)  (1071 364)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.input_2_6
 (37 12)  (1073 364)  (1073 364)  LC_6 Logic Functioning bit
 (38 12)  (1074 364)  (1074 364)  LC_6 Logic Functioning bit
 (39 12)  (1075 364)  (1075 364)  LC_6 Logic Functioning bit
 (40 12)  (1076 364)  (1076 364)  LC_6 Logic Functioning bit
 (41 12)  (1077 364)  (1077 364)  LC_6 Logic Functioning bit
 (17 13)  (1053 365)  (1053 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (1063 365)  (1063 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1064 365)  (1064 365)  routing T_20_22.lc_trk_g3_5 <X> T_20_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 365)  (1065 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1067 365)  (1067 365)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 365)  (1068 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (1071 365)  (1071 365)  routing T_20_22.lc_trk_g0_6 <X> T_20_22.input_2_6
 (39 13)  (1075 365)  (1075 365)  LC_6 Logic Functioning bit
 (40 13)  (1076 365)  (1076 365)  LC_6 Logic Functioning bit
 (41 13)  (1077 365)  (1077 365)  LC_6 Logic Functioning bit
 (48 13)  (1084 365)  (1084 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (1051 366)  (1051 366)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g3_5
 (16 14)  (1052 366)  (1052 366)  routing T_20_22.sp4_v_t_32 <X> T_20_22.lc_trk_g3_5
 (17 14)  (1053 366)  (1053 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (21 14)  (1057 366)  (1057 366)  routing T_20_22.sp4_v_t_26 <X> T_20_22.lc_trk_g3_7
 (22 14)  (1058 366)  (1058 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (1059 366)  (1059 366)  routing T_20_22.sp4_v_t_26 <X> T_20_22.lc_trk_g3_7
 (25 14)  (1061 366)  (1061 366)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (11 15)  (1047 367)  (1047 367)  routing T_20_22.sp4_h_r_11 <X> T_20_22.sp4_h_l_46
 (21 15)  (1057 367)  (1057 367)  routing T_20_22.sp4_v_t_26 <X> T_20_22.lc_trk_g3_7
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1059 367)  (1059 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (24 15)  (1060 367)  (1060 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6
 (25 15)  (1061 367)  (1061 367)  routing T_20_22.sp4_h_r_46 <X> T_20_22.lc_trk_g3_6


LogicTile_21_22

 (8 0)  (1098 352)  (1098 352)  routing T_21_22.sp4_v_b_7 <X> T_21_22.sp4_h_r_1
 (9 0)  (1099 352)  (1099 352)  routing T_21_22.sp4_v_b_7 <X> T_21_22.sp4_h_r_1
 (10 0)  (1100 352)  (1100 352)  routing T_21_22.sp4_v_b_7 <X> T_21_22.sp4_h_r_1
 (14 0)  (1104 352)  (1104 352)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g0_0
 (28 0)  (1118 352)  (1118 352)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (1119 352)  (1119 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1121 352)  (1121 352)  routing T_21_22.lc_trk_g0_5 <X> T_21_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (1122 352)  (1122 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (1125 352)  (1125 352)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.input_2_0
 (37 0)  (1127 352)  (1127 352)  LC_0 Logic Functioning bit
 (39 0)  (1129 352)  (1129 352)  LC_0 Logic Functioning bit
 (42 0)  (1132 352)  (1132 352)  LC_0 Logic Functioning bit
 (45 0)  (1135 352)  (1135 352)  LC_0 Logic Functioning bit
 (46 0)  (1136 352)  (1136 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (1105 353)  (1105 353)  routing T_21_22.lft_op_0 <X> T_21_22.lc_trk_g0_0
 (17 1)  (1107 353)  (1107 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (1116 353)  (1116 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (1117 353)  (1117 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (1118 353)  (1118 353)  routing T_21_22.lc_trk_g3_3 <X> T_21_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (1119 353)  (1119 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (1122 353)  (1122 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (1123 353)  (1123 353)  routing T_21_22.lc_trk_g2_4 <X> T_21_22.input_2_0
 (36 1)  (1126 353)  (1126 353)  LC_0 Logic Functioning bit
 (39 1)  (1129 353)  (1129 353)  LC_0 Logic Functioning bit
 (43 1)  (1133 353)  (1133 353)  LC_0 Logic Functioning bit
 (0 2)  (1090 354)  (1090 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 354)  (1091 354)  routing T_21_22.glb_netwk_6 <X> T_21_22.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 354)  (1092 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1105 354)  (1105 354)  routing T_21_22.lft_op_5 <X> T_21_22.lc_trk_g0_5
 (17 2)  (1107 354)  (1107 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (1108 354)  (1108 354)  routing T_21_22.lft_op_5 <X> T_21_22.lc_trk_g0_5
 (29 2)  (1119 354)  (1119 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 354)  (1121 354)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 354)  (1122 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 354)  (1123 354)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (35 2)  (1125 354)  (1125 354)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (42 2)  (1132 354)  (1132 354)  LC_1 Logic Functioning bit
 (43 2)  (1133 354)  (1133 354)  LC_1 Logic Functioning bit
 (45 2)  (1135 354)  (1135 354)  LC_1 Logic Functioning bit
 (28 3)  (1118 355)  (1118 355)  routing T_21_22.lc_trk_g2_1 <X> T_21_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 355)  (1119 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1121 355)  (1121 355)  routing T_21_22.lc_trk_g2_6 <X> T_21_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (1122 355)  (1122 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (1123 355)  (1123 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (34 3)  (1124 355)  (1124 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (35 3)  (1125 355)  (1125 355)  routing T_21_22.lc_trk_g3_6 <X> T_21_22.input_2_1
 (38 3)  (1128 355)  (1128 355)  LC_1 Logic Functioning bit
 (41 3)  (1131 355)  (1131 355)  LC_1 Logic Functioning bit
 (42 3)  (1132 355)  (1132 355)  LC_1 Logic Functioning bit
 (43 3)  (1133 355)  (1133 355)  LC_1 Logic Functioning bit
 (46 3)  (1136 355)  (1136 355)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 6)  (1112 358)  (1112 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (1113 358)  (1113 358)  routing T_21_22.sp4_h_r_7 <X> T_21_22.lc_trk_g1_7
 (24 6)  (1114 358)  (1114 358)  routing T_21_22.sp4_h_r_7 <X> T_21_22.lc_trk_g1_7
 (27 6)  (1117 358)  (1117 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (28 6)  (1118 358)  (1118 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1119 358)  (1119 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1120 358)  (1120 358)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1121 358)  (1121 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1122 358)  (1122 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1124 358)  (1124 358)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (1126 358)  (1126 358)  LC_3 Logic Functioning bit
 (38 6)  (1128 358)  (1128 358)  LC_3 Logic Functioning bit
 (45 6)  (1135 358)  (1135 358)  LC_3 Logic Functioning bit
 (46 6)  (1136 358)  (1136 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (1143 358)  (1143 358)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (1111 359)  (1111 359)  routing T_21_22.sp4_h_r_7 <X> T_21_22.lc_trk_g1_7
 (30 7)  (1120 359)  (1120 359)  routing T_21_22.lc_trk_g3_7 <X> T_21_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (1121 359)  (1121 359)  routing T_21_22.lc_trk_g1_7 <X> T_21_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (1126 359)  (1126 359)  LC_3 Logic Functioning bit
 (38 7)  (1128 359)  (1128 359)  LC_3 Logic Functioning bit
 (51 7)  (1141 359)  (1141 359)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (8 8)  (1098 360)  (1098 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (10 8)  (1100 360)  (1100 360)  routing T_21_22.sp4_h_l_46 <X> T_21_22.sp4_h_r_7
 (15 8)  (1105 360)  (1105 360)  routing T_21_22.sp4_v_t_28 <X> T_21_22.lc_trk_g2_1
 (16 8)  (1106 360)  (1106 360)  routing T_21_22.sp4_v_t_28 <X> T_21_22.lc_trk_g2_1
 (17 8)  (1107 360)  (1107 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 10)  (1115 362)  (1115 362)  routing T_21_22.rgt_op_6 <X> T_21_22.lc_trk_g2_6
 (15 11)  (1105 363)  (1105 363)  routing T_21_22.sp4_v_t_33 <X> T_21_22.lc_trk_g2_4
 (16 11)  (1106 363)  (1106 363)  routing T_21_22.sp4_v_t_33 <X> T_21_22.lc_trk_g2_4
 (17 11)  (1107 363)  (1107 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (1112 363)  (1112 363)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1114 363)  (1114 363)  routing T_21_22.rgt_op_6 <X> T_21_22.lc_trk_g2_6
 (21 12)  (1111 364)  (1111 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (22 12)  (1112 364)  (1112 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1113 364)  (1113 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (24 12)  (1114 364)  (1114 364)  routing T_21_22.sp4_h_r_35 <X> T_21_22.lc_trk_g3_3
 (0 14)  (1090 366)  (1090 366)  routing T_21_22.glb_netwk_4 <X> T_21_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 366)  (1091 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (1112 366)  (1112 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1113 366)  (1113 366)  routing T_21_22.sp4_v_b_47 <X> T_21_22.lc_trk_g3_7
 (24 14)  (1114 366)  (1114 366)  routing T_21_22.sp4_v_b_47 <X> T_21_22.lc_trk_g3_7
 (25 14)  (1115 366)  (1115 366)  routing T_21_22.sp4_h_r_38 <X> T_21_22.lc_trk_g3_6
 (22 15)  (1112 367)  (1112 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1113 367)  (1113 367)  routing T_21_22.sp4_h_r_38 <X> T_21_22.lc_trk_g3_6
 (24 15)  (1114 367)  (1114 367)  routing T_21_22.sp4_h_r_38 <X> T_21_22.lc_trk_g3_6


LogicTile_22_22

 (15 0)  (1159 352)  (1159 352)  routing T_22_22.lft_op_1 <X> T_22_22.lc_trk_g0_1
 (17 0)  (1161 352)  (1161 352)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (1162 352)  (1162 352)  routing T_22_22.lft_op_1 <X> T_22_22.lc_trk_g0_1
 (15 3)  (1159 355)  (1159 355)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g0_4
 (16 3)  (1160 355)  (1160 355)  routing T_22_22.sp4_v_t_9 <X> T_22_22.lc_trk_g0_4
 (17 3)  (1161 355)  (1161 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (25 4)  (1169 356)  (1169 356)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g1_2
 (22 5)  (1166 357)  (1166 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (1167 357)  (1167 357)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g1_2
 (24 5)  (1168 357)  (1168 357)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g1_2
 (25 5)  (1169 357)  (1169 357)  routing T_22_22.sp4_h_l_7 <X> T_22_22.lc_trk_g1_2
 (16 12)  (1160 364)  (1160 364)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g3_1
 (17 12)  (1161 364)  (1161 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1162 364)  (1162 364)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g3_1
 (29 12)  (1173 364)  (1173 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 364)  (1176 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 364)  (1178 364)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1179 364)  (1179 364)  routing T_22_22.lc_trk_g0_4 <X> T_22_22.input_2_6
 (37 12)  (1181 364)  (1181 364)  LC_6 Logic Functioning bit
 (38 12)  (1182 364)  (1182 364)  LC_6 Logic Functioning bit
 (39 12)  (1183 364)  (1183 364)  LC_6 Logic Functioning bit
 (40 12)  (1184 364)  (1184 364)  LC_6 Logic Functioning bit
 (42 12)  (1186 364)  (1186 364)  LC_6 Logic Functioning bit
 (18 13)  (1162 365)  (1162 365)  routing T_22_22.sp4_v_b_33 <X> T_22_22.lc_trk_g3_1
 (27 13)  (1171 365)  (1171 365)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (1172 365)  (1172 365)  routing T_22_22.lc_trk_g3_1 <X> T_22_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 365)  (1173 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (1175 365)  (1175 365)  routing T_22_22.lc_trk_g1_2 <X> T_22_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 365)  (1176 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (39 13)  (1183 365)  (1183 365)  LC_6 Logic Functioning bit
 (40 13)  (1184 365)  (1184 365)  LC_6 Logic Functioning bit
 (42 13)  (1186 365)  (1186 365)  LC_6 Logic Functioning bit


LogicTile_23_22

 (22 0)  (1220 352)  (1220 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (1221 352)  (1221 352)  routing T_23_22.sp4_v_b_19 <X> T_23_22.lc_trk_g0_3
 (24 0)  (1222 352)  (1222 352)  routing T_23_22.sp4_v_b_19 <X> T_23_22.lc_trk_g0_3
 (22 1)  (1220 353)  (1220 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1221 353)  (1221 353)  routing T_23_22.sp4_v_b_18 <X> T_23_22.lc_trk_g0_2
 (24 1)  (1222 353)  (1222 353)  routing T_23_22.sp4_v_b_18 <X> T_23_22.lc_trk_g0_2
 (22 2)  (1220 354)  (1220 354)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1222 354)  (1222 354)  routing T_23_22.bot_op_7 <X> T_23_22.lc_trk_g0_7
 (27 2)  (1225 354)  (1225 354)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 354)  (1226 354)  routing T_23_22.lc_trk_g3_1 <X> T_23_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 354)  (1227 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 354)  (1229 354)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 354)  (1230 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 354)  (1231 354)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 354)  (1232 354)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 354)  (1234 354)  LC_1 Logic Functioning bit
 (38 2)  (1236 354)  (1236 354)  LC_1 Logic Functioning bit
 (53 2)  (1251 354)  (1251 354)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (31 3)  (1229 355)  (1229 355)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (1234 355)  (1234 355)  LC_1 Logic Functioning bit
 (38 3)  (1236 355)  (1236 355)  LC_1 Logic Functioning bit
 (29 4)  (1227 356)  (1227 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 356)  (1229 356)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 356)  (1230 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 356)  (1234 356)  LC_2 Logic Functioning bit
 (41 4)  (1239 356)  (1239 356)  LC_2 Logic Functioning bit
 (43 4)  (1241 356)  (1241 356)  LC_2 Logic Functioning bit
 (46 4)  (1244 356)  (1244 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (1246 356)  (1246 356)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (1248 356)  (1248 356)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (1220 357)  (1220 357)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1222 357)  (1222 357)  routing T_23_22.bot_op_2 <X> T_23_22.lc_trk_g1_2
 (26 5)  (1224 357)  (1224 357)  routing T_23_22.lc_trk_g0_2 <X> T_23_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 357)  (1227 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 357)  (1228 357)  routing T_23_22.lc_trk_g0_3 <X> T_23_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 357)  (1229 357)  routing T_23_22.lc_trk_g0_7 <X> T_23_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 357)  (1234 357)  LC_2 Logic Functioning bit
 (40 5)  (1238 357)  (1238 357)  LC_2 Logic Functioning bit
 (42 5)  (1240 357)  (1240 357)  LC_2 Logic Functioning bit
 (43 5)  (1241 357)  (1241 357)  LC_2 Logic Functioning bit
 (3 7)  (1201 359)  (1201 359)  routing T_23_22.sp12_h_l_23 <X> T_23_22.sp12_v_t_23
 (26 8)  (1224 360)  (1224 360)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 360)  (1225 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (28 8)  (1226 360)  (1226 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 360)  (1227 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1228 360)  (1228 360)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1230 360)  (1230 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 360)  (1232 360)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (37 8)  (1235 360)  (1235 360)  LC_4 Logic Functioning bit
 (39 8)  (1237 360)  (1237 360)  LC_4 Logic Functioning bit
 (40 8)  (1238 360)  (1238 360)  LC_4 Logic Functioning bit
 (42 8)  (1240 360)  (1240 360)  LC_4 Logic Functioning bit
 (52 8)  (1250 360)  (1250 360)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (26 9)  (1224 361)  (1224 361)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1225 361)  (1225 361)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1226 361)  (1226 361)  routing T_23_22.lc_trk_g3_7 <X> T_23_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 361)  (1227 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 361)  (1228 361)  routing T_23_22.lc_trk_g3_6 <X> T_23_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 361)  (1229 361)  routing T_23_22.lc_trk_g1_2 <X> T_23_22.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 361)  (1235 361)  LC_4 Logic Functioning bit
 (39 9)  (1237 361)  (1237 361)  LC_4 Logic Functioning bit
 (48 9)  (1246 361)  (1246 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (52 9)  (1250 361)  (1250 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (17 12)  (1215 364)  (1215 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (1216 365)  (1216 365)  routing T_23_22.sp4_r_v_b_41 <X> T_23_22.lc_trk_g3_1
 (22 14)  (1220 366)  (1220 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (1221 366)  (1221 366)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (24 14)  (1222 366)  (1222 366)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (25 14)  (1223 366)  (1223 366)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (21 15)  (1219 367)  (1219 367)  routing T_23_22.sp4_h_r_31 <X> T_23_22.lc_trk_g3_7
 (22 15)  (1220 367)  (1220 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (1221 367)  (1221 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (24 15)  (1222 367)  (1222 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6
 (25 15)  (1223 367)  (1223 367)  routing T_23_22.sp4_h_r_46 <X> T_23_22.lc_trk_g3_6


LogicTile_24_22

 (11 5)  (1263 357)  (1263 357)  routing T_24_22.sp4_h_l_40 <X> T_24_22.sp4_h_r_5
 (14 6)  (1266 358)  (1266 358)  routing T_24_22.lft_op_4 <X> T_24_22.lc_trk_g1_4
 (15 6)  (1267 358)  (1267 358)  routing T_24_22.sp4_h_r_5 <X> T_24_22.lc_trk_g1_5
 (16 6)  (1268 358)  (1268 358)  routing T_24_22.sp4_h_r_5 <X> T_24_22.lc_trk_g1_5
 (17 6)  (1269 358)  (1269 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (26 6)  (1278 358)  (1278 358)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 358)  (1279 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 358)  (1281 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 358)  (1282 358)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 358)  (1283 358)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 358)  (1284 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 358)  (1285 358)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (1287 358)  (1287 358)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_3
 (15 7)  (1267 359)  (1267 359)  routing T_24_22.lft_op_4 <X> T_24_22.lc_trk_g1_4
 (17 7)  (1269 359)  (1269 359)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (1270 359)  (1270 359)  routing T_24_22.sp4_h_r_5 <X> T_24_22.lc_trk_g1_5
 (27 7)  (1279 359)  (1279 359)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 359)  (1281 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (1284 359)  (1284 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (1285 359)  (1285 359)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_3
 (35 7)  (1287 359)  (1287 359)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.input_2_3
 (36 7)  (1288 359)  (1288 359)  LC_3 Logic Functioning bit
 (53 7)  (1305 359)  (1305 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (4 9)  (1256 361)  (1256 361)  routing T_24_22.sp4_h_l_47 <X> T_24_22.sp4_h_r_6
 (6 9)  (1258 361)  (1258 361)  routing T_24_22.sp4_h_l_47 <X> T_24_22.sp4_h_r_6
 (14 10)  (1266 362)  (1266 362)  routing T_24_22.sp4_h_r_36 <X> T_24_22.lc_trk_g2_4
 (22 10)  (1274 362)  (1274 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (1275 362)  (1275 362)  routing T_24_22.sp4_v_b_47 <X> T_24_22.lc_trk_g2_7
 (24 10)  (1276 362)  (1276 362)  routing T_24_22.sp4_v_b_47 <X> T_24_22.lc_trk_g2_7
 (15 11)  (1267 363)  (1267 363)  routing T_24_22.sp4_h_r_36 <X> T_24_22.lc_trk_g2_4
 (16 11)  (1268 363)  (1268 363)  routing T_24_22.sp4_h_r_36 <X> T_24_22.lc_trk_g2_4
 (17 11)  (1269 363)  (1269 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (26 12)  (1278 364)  (1278 364)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 364)  (1280 364)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 364)  (1281 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 364)  (1282 364)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 364)  (1283 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 364)  (1284 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 364)  (1286 364)  routing T_24_22.lc_trk_g1_4 <X> T_24_22.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 364)  (1287 364)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.input_2_6
 (10 13)  (1262 365)  (1262 365)  routing T_24_22.sp4_h_r_5 <X> T_24_22.sp4_v_b_10
 (28 13)  (1280 365)  (1280 365)  routing T_24_22.lc_trk_g2_4 <X> T_24_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 365)  (1281 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 365)  (1282 365)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (1284 365)  (1284 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (1286 365)  (1286 365)  routing T_24_22.lc_trk_g1_5 <X> T_24_22.input_2_6
 (42 13)  (1294 365)  (1294 365)  LC_6 Logic Functioning bit
 (47 13)  (1299 365)  (1299 365)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (10 14)  (1262 366)  (1262 366)  routing T_24_22.sp4_v_b_5 <X> T_24_22.sp4_h_l_47


RAM_Tile_25_22

 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 354)  (1317 354)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_t_39
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (1312 356)  (1312 356)  routing T_25_22.sp4_v_t_37 <X> T_25_22.sp4_v_b_3
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 356)  (1327 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (22 4)  (1328 356)  (1328 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 356)  (1329 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (24 4)  (1330 356)  (1330 356)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (0 5)  (1306 357)  (1306 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g1_3 <X> T_25_22.wire_bram/ram/WCLKE
 (5 5)  (1311 357)  (1311 357)  routing T_25_22.sp4_v_t_37 <X> T_25_22.sp4_v_b_3
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 357)  (1315 357)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_4
 (10 5)  (1316 357)  (1316 357)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_4
 (21 5)  (1327 357)  (1327 357)  routing T_25_22.sp4_h_r_19 <X> T_25_22.lc_trk_g1_3
 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (4 8)  (1310 360)  (1310 360)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_v_b_6
 (6 8)  (1312 360)  (1312 360)  routing T_25_22.sp4_v_t_47 <X> T_25_22.sp4_v_b_6
 (27 8)  (1333 360)  (1333 360)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_3
 (28 8)  (1334 360)  (1334 360)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_3
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g3_4 <X> T_25_22.wire_bram/ram/WDATA_3
 (39 9)  (1345 361)  (1345 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (14 10)  (1320 362)  (1320 362)  routing T_25_22.sp4_v_b_28 <X> T_25_22.lc_trk_g2_4
 (10 11)  (1316 363)  (1316 363)  routing T_25_22.sp4_h_l_39 <X> T_25_22.sp4_v_t_42
 (16 11)  (1322 363)  (1322 363)  routing T_25_22.sp4_v_b_28 <X> T_25_22.lc_trk_g2_4
 (17 11)  (1323 363)  (1323 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (14 14)  (1320 366)  (1320 366)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g3_4
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g2_4 <X> T_25_22.wire_bram/ram/WE
 (14 15)  (1320 367)  (1320 367)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g3_4
 (15 15)  (1321 367)  (1321 367)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g3_4
 (16 15)  (1322 367)  (1322 367)  routing T_25_22.sp4_h_r_44 <X> T_25_22.lc_trk_g3_4
 (17 15)  (1323 367)  (1323 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_26_22

 (5 15)  (1353 367)  (1353 367)  routing T_26_22.sp4_h_l_44 <X> T_26_22.sp4_v_t_44


IO_Tile_0_21

 (11 0)  (6 336)  (6 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (12 0)  (5 336)  (5 336)  routing T_0_21.span4_horz_1 <X> T_0_21.span4_vert_t_12
 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 342)  (13 342)  routing T_0_21.span4_horz_6 <X> T_0_21.lc_trk_g0_6
 (5 6)  (12 342)  (12 342)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g0_7
 (7 6)  (10 342)  (10 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (9 342)  (9 342)  routing T_0_21.span4_vert_b_15 <X> T_0_21.lc_trk_g0_7
 (6 7)  (11 343)  (11 343)  routing T_0_21.span4_horz_6 <X> T_0_21.lc_trk_g0_6
 (7 7)  (10 343)  (10 343)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 346)  (7 346)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 346)  (4 346)  routing T_0_21.lc_trk_g0_7 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 346)  (1 346)  IOB_1 IO Functioning bit
 (10 11)  (7 347)  (7 347)  routing T_0_21.lc_trk_g0_6 <X> T_0_21.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 347)  (6 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 347)  (5 347)  routing T_0_21.lc_trk_g0_7 <X> T_0_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 347)  (4 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit
 (17 14)  (0 350)  (0 350)  IOB_1 IO Functioning bit


LogicTile_3_21

 (11 10)  (137 346)  (137 346)  routing T_3_21.sp4_h_r_2 <X> T_3_21.sp4_v_t_45
 (13 10)  (139 346)  (139 346)  routing T_3_21.sp4_h_r_2 <X> T_3_21.sp4_v_t_45
 (12 11)  (138 347)  (138 347)  routing T_3_21.sp4_h_r_2 <X> T_3_21.sp4_v_t_45


LogicTile_4_21

 (8 2)  (188 338)  (188 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (10 2)  (190 338)  (190 338)  routing T_4_21.sp4_h_r_5 <X> T_4_21.sp4_h_l_36
 (8 3)  (188 339)  (188 339)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_36
 (9 3)  (189 339)  (189 339)  routing T_4_21.sp4_h_r_1 <X> T_4_21.sp4_v_t_36
 (6 11)  (186 347)  (186 347)  routing T_4_21.sp4_h_r_6 <X> T_4_21.sp4_h_l_43


LogicTile_5_21

 (21 0)  (255 336)  (255 336)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g0_3
 (22 0)  (256 336)  (256 336)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (257 336)  (257 336)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g0_3
 (24 0)  (258 336)  (258 336)  routing T_5_21.sp4_h_r_11 <X> T_5_21.lc_trk_g0_3
 (26 0)  (260 336)  (260 336)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 336)  (261 336)  routing T_5_21.lc_trk_g1_0 <X> T_5_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 336)  (263 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 336)  (265 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 336)  (266 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 336)  (268 336)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (271 336)  (271 336)  LC_0 Logic Functioning bit
 (39 0)  (273 336)  (273 336)  LC_0 Logic Functioning bit
 (42 0)  (276 336)  (276 336)  LC_0 Logic Functioning bit
 (45 0)  (279 336)  (279 336)  LC_0 Logic Functioning bit
 (46 0)  (280 336)  (280 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (15 1)  (249 337)  (249 337)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g0_0
 (16 1)  (250 337)  (250 337)  routing T_5_21.sp4_v_t_5 <X> T_5_21.lc_trk_g0_0
 (17 1)  (251 337)  (251 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (256 337)  (256 337)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (258 337)  (258 337)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g0_2
 (25 1)  (259 337)  (259 337)  routing T_5_21.top_op_2 <X> T_5_21.lc_trk_g0_2
 (26 1)  (260 337)  (260 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 337)  (261 337)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 337)  (263 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 337)  (266 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 337)  (268 337)  routing T_5_21.lc_trk_g1_1 <X> T_5_21.input_2_0
 (43 1)  (277 337)  (277 337)  LC_0 Logic Functioning bit
 (52 1)  (286 337)  (286 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (0 2)  (234 338)  (234 338)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (1 2)  (235 338)  (235 338)  routing T_5_21.glb_netwk_6 <X> T_5_21.wire_logic_cluster/lc_7/clk
 (2 2)  (236 338)  (236 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (255 338)  (255 338)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g0_7
 (22 2)  (256 338)  (256 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (21 3)  (255 339)  (255 339)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g0_7
 (14 4)  (248 340)  (248 340)  routing T_5_21.sp4_v_b_8 <X> T_5_21.lc_trk_g1_0
 (17 4)  (251 340)  (251 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (14 5)  (248 341)  (248 341)  routing T_5_21.sp4_v_b_8 <X> T_5_21.lc_trk_g1_0
 (16 5)  (250 341)  (250 341)  routing T_5_21.sp4_v_b_8 <X> T_5_21.lc_trk_g1_0
 (17 5)  (251 341)  (251 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (14 6)  (248 342)  (248 342)  routing T_5_21.wire_logic_cluster/lc_4/out <X> T_5_21.lc_trk_g1_4
 (17 6)  (251 342)  (251 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (252 342)  (252 342)  routing T_5_21.wire_logic_cluster/lc_5/out <X> T_5_21.lc_trk_g1_5
 (21 6)  (255 342)  (255 342)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g1_7
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (260 342)  (260 342)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 342)  (262 342)  routing T_5_21.lc_trk_g2_0 <X> T_5_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 342)  (263 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (266 342)  (266 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 342)  (267 342)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 342)  (268 342)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 342)  (274 342)  LC_3 Logic Functioning bit
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (255 343)  (255 343)  routing T_5_21.bnr_op_7 <X> T_5_21.lc_trk_g1_7
 (27 7)  (261 343)  (261 343)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 343)  (262 343)  routing T_5_21.lc_trk_g3_4 <X> T_5_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 343)  (263 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (266 343)  (266 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (269 343)  (269 343)  routing T_5_21.lc_trk_g0_3 <X> T_5_21.input_2_3
 (22 8)  (256 344)  (256 344)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (258 344)  (258 344)  routing T_5_21.tnr_op_3 <X> T_5_21.lc_trk_g2_3
 (27 8)  (261 344)  (261 344)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 344)  (262 344)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 344)  (263 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 344)  (266 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 344)  (267 344)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (42 8)  (276 344)  (276 344)  LC_4 Logic Functioning bit
 (50 8)  (284 344)  (284 344)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (286 344)  (286 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (15 9)  (249 345)  (249 345)  routing T_5_21.tnr_op_0 <X> T_5_21.lc_trk_g2_0
 (17 9)  (251 345)  (251 345)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (26 9)  (260 345)  (260 345)  routing T_5_21.lc_trk_g0_2 <X> T_5_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 345)  (263 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 345)  (264 345)  routing T_5_21.lc_trk_g3_2 <X> T_5_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 345)  (265 345)  routing T_5_21.lc_trk_g2_3 <X> T_5_21.wire_logic_cluster/lc_4/in_3
 (25 10)  (259 346)  (259 346)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g2_6
 (27 10)  (261 346)  (261 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 346)  (263 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 346)  (264 346)  routing T_5_21.lc_trk_g1_5 <X> T_5_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (265 346)  (265 346)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 346)  (266 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 346)  (268 346)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (275 346)  (275 346)  LC_5 Logic Functioning bit
 (42 10)  (276 346)  (276 346)  LC_5 Logic Functioning bit
 (45 10)  (279 346)  (279 346)  LC_5 Logic Functioning bit
 (46 10)  (280 346)  (280 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (284 346)  (284 346)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (261 347)  (261 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 347)  (262 347)  routing T_5_21.lc_trk_g3_0 <X> T_5_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 347)  (263 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 347)  (265 347)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_5/in_3
 (41 11)  (275 347)  (275 347)  LC_5 Logic Functioning bit
 (43 11)  (277 347)  (277 347)  LC_5 Logic Functioning bit
 (15 12)  (249 348)  (249 348)  routing T_5_21.tnr_op_1 <X> T_5_21.lc_trk_g3_1
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (269 348)  (269 348)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_6
 (37 12)  (271 348)  (271 348)  LC_6 Logic Functioning bit
 (39 12)  (273 348)  (273 348)  LC_6 Logic Functioning bit
 (42 12)  (276 348)  (276 348)  LC_6 Logic Functioning bit
 (45 12)  (279 348)  (279 348)  LC_6 Logic Functioning bit
 (17 13)  (251 349)  (251 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (256 349)  (256 349)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (258 349)  (258 349)  routing T_5_21.tnr_op_2 <X> T_5_21.lc_trk_g3_2
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 349)  (266 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (267 349)  (267 349)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_6
 (35 13)  (269 349)  (269 349)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.input_2_6
 (42 13)  (276 349)  (276 349)  LC_6 Logic Functioning bit
 (46 13)  (280 349)  (280 349)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (248 350)  (248 350)  routing T_5_21.rgt_op_4 <X> T_5_21.lc_trk_g3_4
 (15 15)  (249 351)  (249 351)  routing T_5_21.rgt_op_4 <X> T_5_21.lc_trk_g3_4
 (17 15)  (251 351)  (251 351)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_6_21

 (28 0)  (316 336)  (316 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 336)  (317 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 336)  (318 336)  routing T_6_21.lc_trk_g2_5 <X> T_6_21.wire_logic_cluster/lc_0/in_1
 (35 0)  (323 336)  (323 336)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_0
 (44 0)  (332 336)  (332 336)  LC_0 Logic Functioning bit
 (22 1)  (310 337)  (310 337)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (311 337)  (311 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (24 1)  (312 337)  (312 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (25 1)  (313 337)  (313 337)  routing T_6_21.sp4_h_r_2 <X> T_6_21.lc_trk_g0_2
 (32 1)  (320 337)  (320 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (321 337)  (321 337)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_0
 (34 1)  (322 337)  (322 337)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_0
 (35 1)  (323 337)  (323 337)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.input_2_0
 (50 1)  (338 337)  (338 337)  Carry_In_Mux bit 

 (21 2)  (309 338)  (309 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (22 2)  (310 338)  (310 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (311 338)  (311 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (24 2)  (312 338)  (312 338)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (28 2)  (316 338)  (316 338)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 338)  (317 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (318 338)  (318 338)  routing T_6_21.lc_trk_g2_4 <X> T_6_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (320 338)  (320 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (323 338)  (323 338)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_1
 (36 2)  (324 338)  (324 338)  LC_1 Logic Functioning bit
 (39 2)  (327 338)  (327 338)  LC_1 Logic Functioning bit
 (41 2)  (329 338)  (329 338)  LC_1 Logic Functioning bit
 (42 2)  (330 338)  (330 338)  LC_1 Logic Functioning bit
 (44 2)  (332 338)  (332 338)  LC_1 Logic Functioning bit
 (21 3)  (309 339)  (309 339)  routing T_6_21.sp4_h_l_10 <X> T_6_21.lc_trk_g0_7
 (32 3)  (320 339)  (320 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (321 339)  (321 339)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_1
 (34 3)  (322 339)  (322 339)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_1
 (35 3)  (323 339)  (323 339)  routing T_6_21.lc_trk_g3_6 <X> T_6_21.input_2_1
 (36 3)  (324 339)  (324 339)  LC_1 Logic Functioning bit
 (39 3)  (327 339)  (327 339)  LC_1 Logic Functioning bit
 (41 3)  (329 339)  (329 339)  LC_1 Logic Functioning bit
 (42 3)  (330 339)  (330 339)  LC_1 Logic Functioning bit
 (15 4)  (303 340)  (303 340)  routing T_6_21.sp4_h_l_4 <X> T_6_21.lc_trk_g1_1
 (16 4)  (304 340)  (304 340)  routing T_6_21.sp4_h_l_4 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_l_4 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.sp4_h_l_4 <X> T_6_21.lc_trk_g1_1
 (29 4)  (317 340)  (317 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 340)  (318 340)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 340)  (320 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (324 340)  (324 340)  LC_2 Logic Functioning bit
 (39 4)  (327 340)  (327 340)  LC_2 Logic Functioning bit
 (41 4)  (329 340)  (329 340)  LC_2 Logic Functioning bit
 (42 4)  (330 340)  (330 340)  LC_2 Logic Functioning bit
 (44 4)  (332 340)  (332 340)  LC_2 Logic Functioning bit
 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0
 (18 5)  (306 341)  (306 341)  routing T_6_21.sp4_h_l_4 <X> T_6_21.lc_trk_g1_1
 (22 5)  (310 341)  (310 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (312 341)  (312 341)  routing T_6_21.bot_op_2 <X> T_6_21.lc_trk_g1_2
 (30 5)  (318 341)  (318 341)  routing T_6_21.lc_trk_g0_7 <X> T_6_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 341)  (320 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (321 341)  (321 341)  routing T_6_21.lc_trk_g2_0 <X> T_6_21.input_2_2
 (36 5)  (324 341)  (324 341)  LC_2 Logic Functioning bit
 (39 5)  (327 341)  (327 341)  LC_2 Logic Functioning bit
 (41 5)  (329 341)  (329 341)  LC_2 Logic Functioning bit
 (42 5)  (330 341)  (330 341)  LC_2 Logic Functioning bit
 (14 6)  (302 342)  (302 342)  routing T_6_21.sp4_h_l_9 <X> T_6_21.lc_trk_g1_4
 (15 6)  (303 342)  (303 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (16 6)  (304 342)  (304 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (17 6)  (305 342)  (305 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (306 342)  (306 342)  routing T_6_21.sp4_h_r_13 <X> T_6_21.lc_trk_g1_5
 (27 6)  (315 342)  (315 342)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (316 342)  (316 342)  routing T_6_21.lc_trk_g3_1 <X> T_6_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 342)  (317 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 342)  (320 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (324 342)  (324 342)  LC_3 Logic Functioning bit
 (39 6)  (327 342)  (327 342)  LC_3 Logic Functioning bit
 (41 6)  (329 342)  (329 342)  LC_3 Logic Functioning bit
 (42 6)  (330 342)  (330 342)  LC_3 Logic Functioning bit
 (44 6)  (332 342)  (332 342)  LC_3 Logic Functioning bit
 (46 6)  (334 342)  (334 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (14 7)  (302 343)  (302 343)  routing T_6_21.sp4_h_l_9 <X> T_6_21.lc_trk_g1_4
 (15 7)  (303 343)  (303 343)  routing T_6_21.sp4_h_l_9 <X> T_6_21.lc_trk_g1_4
 (16 7)  (304 343)  (304 343)  routing T_6_21.sp4_h_l_9 <X> T_6_21.lc_trk_g1_4
 (17 7)  (305 343)  (305 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (32 7)  (320 343)  (320 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (321 343)  (321 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (34 7)  (322 343)  (322 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (35 7)  (323 343)  (323 343)  routing T_6_21.lc_trk_g3_2 <X> T_6_21.input_2_3
 (36 7)  (324 343)  (324 343)  LC_3 Logic Functioning bit
 (39 7)  (327 343)  (327 343)  LC_3 Logic Functioning bit
 (41 7)  (329 343)  (329 343)  LC_3 Logic Functioning bit
 (42 7)  (330 343)  (330 343)  LC_3 Logic Functioning bit
 (14 8)  (302 344)  (302 344)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (27 8)  (315 344)  (315 344)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 344)  (316 344)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 344)  (317 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 344)  (320 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (324 344)  (324 344)  LC_4 Logic Functioning bit
 (39 8)  (327 344)  (327 344)  LC_4 Logic Functioning bit
 (41 8)  (329 344)  (329 344)  LC_4 Logic Functioning bit
 (42 8)  (330 344)  (330 344)  LC_4 Logic Functioning bit
 (44 8)  (332 344)  (332 344)  LC_4 Logic Functioning bit
 (15 9)  (303 345)  (303 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (16 9)  (304 345)  (304 345)  routing T_6_21.sp4_h_l_21 <X> T_6_21.lc_trk_g2_0
 (17 9)  (305 345)  (305 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (32 9)  (320 345)  (320 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (321 345)  (321 345)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_4
 (34 9)  (322 345)  (322 345)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_4
 (35 9)  (323 345)  (323 345)  routing T_6_21.lc_trk_g3_3 <X> T_6_21.input_2_4
 (36 9)  (324 345)  (324 345)  LC_4 Logic Functioning bit
 (39 9)  (327 345)  (327 345)  LC_4 Logic Functioning bit
 (41 9)  (329 345)  (329 345)  LC_4 Logic Functioning bit
 (42 9)  (330 345)  (330 345)  LC_4 Logic Functioning bit
 (15 10)  (303 346)  (303 346)  routing T_6_21.tnr_op_5 <X> T_6_21.lc_trk_g2_5
 (17 10)  (305 346)  (305 346)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (310 346)  (310 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (27 10)  (315 346)  (315 346)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 346)  (317 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 346)  (318 346)  routing T_6_21.lc_trk_g1_5 <X> T_6_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 346)  (320 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (323 346)  (323 346)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.input_2_5
 (36 10)  (324 346)  (324 346)  LC_5 Logic Functioning bit
 (39 10)  (327 346)  (327 346)  LC_5 Logic Functioning bit
 (41 10)  (329 346)  (329 346)  LC_5 Logic Functioning bit
 (42 10)  (330 346)  (330 346)  LC_5 Logic Functioning bit
 (44 10)  (332 346)  (332 346)  LC_5 Logic Functioning bit
 (15 11)  (303 347)  (303 347)  routing T_6_21.tnr_op_4 <X> T_6_21.lc_trk_g2_4
 (17 11)  (305 347)  (305 347)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (309 347)  (309 347)  routing T_6_21.sp4_r_v_b_39 <X> T_6_21.lc_trk_g2_7
 (32 11)  (320 347)  (320 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (321 347)  (321 347)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.input_2_5
 (35 11)  (323 347)  (323 347)  routing T_6_21.lc_trk_g2_7 <X> T_6_21.input_2_5
 (36 11)  (324 347)  (324 347)  LC_5 Logic Functioning bit
 (39 11)  (327 347)  (327 347)  LC_5 Logic Functioning bit
 (41 11)  (329 347)  (329 347)  LC_5 Logic Functioning bit
 (42 11)  (330 347)  (330 347)  LC_5 Logic Functioning bit
 (14 12)  (302 348)  (302 348)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (16 12)  (304 348)  (304 348)  routing T_6_21.sp4_v_t_12 <X> T_6_21.lc_trk_g3_1
 (17 12)  (305 348)  (305 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (306 348)  (306 348)  routing T_6_21.sp4_v_t_12 <X> T_6_21.lc_trk_g3_1
 (21 12)  (309 348)  (309 348)  routing T_6_21.sp4_h_r_35 <X> T_6_21.lc_trk_g3_3
 (22 12)  (310 348)  (310 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (311 348)  (311 348)  routing T_6_21.sp4_h_r_35 <X> T_6_21.lc_trk_g3_3
 (24 12)  (312 348)  (312 348)  routing T_6_21.sp4_h_r_35 <X> T_6_21.lc_trk_g3_3
 (27 12)  (315 348)  (315 348)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 348)  (317 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 348)  (318 348)  routing T_6_21.lc_trk_g1_4 <X> T_6_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (320 348)  (320 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (324 348)  (324 348)  LC_6 Logic Functioning bit
 (39 12)  (327 348)  (327 348)  LC_6 Logic Functioning bit
 (41 12)  (329 348)  (329 348)  LC_6 Logic Functioning bit
 (42 12)  (330 348)  (330 348)  LC_6 Logic Functioning bit
 (44 12)  (332 348)  (332 348)  LC_6 Logic Functioning bit
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (16 13)  (304 349)  (304 349)  routing T_6_21.sp4_v_t_21 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (310 349)  (310 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (311 349)  (311 349)  routing T_6_21.sp4_h_l_15 <X> T_6_21.lc_trk_g3_2
 (24 13)  (312 349)  (312 349)  routing T_6_21.sp4_h_l_15 <X> T_6_21.lc_trk_g3_2
 (25 13)  (313 349)  (313 349)  routing T_6_21.sp4_h_l_15 <X> T_6_21.lc_trk_g3_2
 (32 13)  (320 349)  (320 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (323 349)  (323 349)  routing T_6_21.lc_trk_g0_2 <X> T_6_21.input_2_6
 (36 13)  (324 349)  (324 349)  LC_6 Logic Functioning bit
 (39 13)  (327 349)  (327 349)  LC_6 Logic Functioning bit
 (41 13)  (329 349)  (329 349)  LC_6 Logic Functioning bit
 (42 13)  (330 349)  (330 349)  LC_6 Logic Functioning bit
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (315 350)  (315 350)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (324 350)  (324 350)  LC_7 Logic Functioning bit
 (39 14)  (327 350)  (327 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (42 14)  (330 350)  (330 350)  LC_7 Logic Functioning bit
 (44 14)  (332 350)  (332 350)  LC_7 Logic Functioning bit
 (22 15)  (310 351)  (310 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (32 15)  (320 351)  (320 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (322 351)  (322 351)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.input_2_7
 (35 15)  (323 351)  (323 351)  routing T_6_21.lc_trk_g1_2 <X> T_6_21.input_2_7
 (36 15)  (324 351)  (324 351)  LC_7 Logic Functioning bit
 (39 15)  (327 351)  (327 351)  LC_7 Logic Functioning bit
 (41 15)  (329 351)  (329 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (14 0)  (356 336)  (356 336)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (17 0)  (359 336)  (359 336)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (360 336)  (360 336)  routing T_7_21.wire_logic_cluster/lc_1/out <X> T_7_21.lc_trk_g0_1
 (14 1)  (356 337)  (356 337)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (16 1)  (358 337)  (358 337)  routing T_7_21.sp4_v_b_8 <X> T_7_21.lc_trk_g0_0
 (17 1)  (359 337)  (359 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (342 338)  (342 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (1 2)  (343 338)  (343 338)  routing T_7_21.glb_netwk_6 <X> T_7_21.wire_logic_cluster/lc_7/clk
 (2 2)  (344 338)  (344 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (371 338)  (371 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (373 338)  (373 338)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 338)  (374 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (45 2)  (387 338)  (387 338)  LC_1 Logic Functioning bit
 (46 2)  (388 338)  (388 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (359 339)  (359 339)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (29 3)  (371 339)  (371 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (40 3)  (382 339)  (382 339)  LC_1 Logic Functioning bit
 (41 3)  (383 339)  (383 339)  LC_1 Logic Functioning bit
 (42 3)  (384 339)  (384 339)  LC_1 Logic Functioning bit
 (43 3)  (385 339)  (385 339)  LC_1 Logic Functioning bit
 (26 4)  (368 340)  (368 340)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (369 340)  (369 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (371 340)  (371 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (372 340)  (372 340)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (373 340)  (373 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 340)  (374 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 340)  (375 340)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 340)  (382 340)  LC_2 Logic Functioning bit
 (42 4)  (384 340)  (384 340)  LC_2 Logic Functioning bit
 (5 5)  (347 341)  (347 341)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_b_3
 (27 5)  (369 341)  (369 341)  routing T_7_21.lc_trk_g1_5 <X> T_7_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 341)  (371 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 341)  (372 341)  routing T_7_21.lc_trk_g1_6 <X> T_7_21.wire_logic_cluster/lc_2/in_1
 (1 6)  (343 342)  (343 342)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (17 6)  (359 342)  (359 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (21 6)  (363 342)  (363 342)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g1_7
 (22 6)  (364 342)  (364 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (365 342)  (365 342)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g1_7
 (24 6)  (366 342)  (366 342)  routing T_7_21.sp4_h_l_2 <X> T_7_21.lc_trk_g1_7
 (29 6)  (371 342)  (371 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (373 342)  (373 342)  routing T_7_21.lc_trk_g0_4 <X> T_7_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (374 342)  (374 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (46 6)  (388 342)  (388 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (389 342)  (389 342)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (343 343)  (343 343)  routing T_7_21.glb_netwk_4 <X> T_7_21.glb2local_0
 (22 7)  (364 343)  (364 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (371 343)  (371 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (41 7)  (383 343)  (383 343)  LC_3 Logic Functioning bit
 (43 7)  (385 343)  (385 343)  LC_3 Logic Functioning bit
 (53 7)  (395 343)  (395 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (368 344)  (368 344)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 344)  (370 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (372 344)  (372 344)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 344)  (375 344)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 344)  (377 344)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.input_2_4
 (36 8)  (378 344)  (378 344)  LC_4 Logic Functioning bit
 (37 8)  (379 344)  (379 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (26 9)  (368 345)  (368 345)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (369 345)  (369 345)  routing T_7_21.lc_trk_g1_7 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (372 345)  (372 345)  routing T_7_21.lc_trk_g3_6 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (375 345)  (375 345)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.input_2_4
 (34 9)  (376 345)  (376 345)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.input_2_4
 (35 9)  (377 345)  (377 345)  routing T_7_21.lc_trk_g3_7 <X> T_7_21.input_2_4
 (36 9)  (378 345)  (378 345)  LC_4 Logic Functioning bit
 (37 9)  (379 345)  (379 345)  LC_4 Logic Functioning bit
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (16 10)  (358 346)  (358 346)  routing T_7_21.sp4_v_t_16 <X> T_7_21.lc_trk_g2_5
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (360 346)  (360 346)  routing T_7_21.sp4_v_t_16 <X> T_7_21.lc_trk_g2_5
 (4 14)  (346 350)  (346 350)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44
 (6 14)  (348 350)  (348 350)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44
 (21 14)  (363 350)  (363 350)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (22 14)  (364 350)  (364 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (365 350)  (365 350)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (25 14)  (367 350)  (367 350)  routing T_7_21.sp4_h_r_46 <X> T_7_21.lc_trk_g3_6
 (5 15)  (347 351)  (347 351)  routing T_7_21.sp4_h_r_3 <X> T_7_21.sp4_v_t_44
 (21 15)  (363 351)  (363 351)  routing T_7_21.sp4_v_t_26 <X> T_7_21.lc_trk_g3_7
 (22 15)  (364 351)  (364 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (365 351)  (365 351)  routing T_7_21.sp4_h_r_46 <X> T_7_21.lc_trk_g3_6
 (24 15)  (366 351)  (366 351)  routing T_7_21.sp4_h_r_46 <X> T_7_21.lc_trk_g3_6
 (25 15)  (367 351)  (367 351)  routing T_7_21.sp4_h_r_46 <X> T_7_21.lc_trk_g3_6


RAM_Tile_8_21

 (9 3)  (405 339)  (405 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (10 3)  (406 339)  (406 339)  routing T_8_21.sp4_v_b_5 <X> T_8_21.sp4_v_t_36
 (11 3)  (407 339)  (407 339)  routing T_8_21.sp4_h_r_2 <X> T_8_21.sp4_h_l_39
 (6 11)  (402 347)  (402 347)  routing T_8_21.sp4_h_r_6 <X> T_8_21.sp4_h_l_43
 (11 11)  (407 347)  (407 347)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_h_l_45
 (13 11)  (409 347)  (409 347)  routing T_8_21.sp4_h_r_0 <X> T_8_21.sp4_h_l_45
 (6 14)  (402 350)  (402 350)  routing T_8_21.sp4_v_b_6 <X> T_8_21.sp4_v_t_44
 (5 15)  (401 351)  (401 351)  routing T_8_21.sp4_v_b_6 <X> T_8_21.sp4_v_t_44
 (11 15)  (407 351)  (407 351)  routing T_8_21.sp4_h_r_11 <X> T_8_21.sp4_h_l_46


LogicTile_9_21

 (5 2)  (443 338)  (443 338)  routing T_9_21.sp4_v_t_37 <X> T_9_21.sp4_h_l_37
 (17 2)  (455 338)  (455 338)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 338)  (456 338)  routing T_9_21.bnr_op_5 <X> T_9_21.lc_trk_g0_5
 (25 2)  (463 338)  (463 338)  routing T_9_21.bnr_op_6 <X> T_9_21.lc_trk_g0_6
 (27 2)  (465 338)  (465 338)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (472 338)  (472 338)  routing T_9_21.lc_trk_g1_1 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 338)  (473 338)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.input_2_1
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (41 2)  (479 338)  (479 338)  LC_1 Logic Functioning bit
 (43 2)  (481 338)  (481 338)  LC_1 Logic Functioning bit
 (52 2)  (490 338)  (490 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (6 3)  (444 339)  (444 339)  routing T_9_21.sp4_v_t_37 <X> T_9_21.sp4_h_l_37
 (9 3)  (447 339)  (447 339)  routing T_9_21.sp4_v_b_1 <X> T_9_21.sp4_v_t_36
 (18 3)  (456 339)  (456 339)  routing T_9_21.bnr_op_5 <X> T_9_21.lc_trk_g0_5
 (22 3)  (460 339)  (460 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (463 339)  (463 339)  routing T_9_21.bnr_op_6 <X> T_9_21.lc_trk_g0_6
 (28 3)  (466 339)  (466 339)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (468 339)  (468 339)  routing T_9_21.lc_trk_g1_3 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (470 339)  (470 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (471 339)  (471 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.input_2_1
 (34 3)  (472 339)  (472 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.input_2_1
 (35 3)  (473 339)  (473 339)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.input_2_1
 (37 3)  (475 339)  (475 339)  LC_1 Logic Functioning bit
 (38 3)  (476 339)  (476 339)  LC_1 Logic Functioning bit
 (40 3)  (478 339)  (478 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (16 4)  (454 340)  (454 340)  routing T_9_21.sp4_v_b_1 <X> T_9_21.lc_trk_g1_1
 (17 4)  (455 340)  (455 340)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (456 340)  (456 340)  routing T_9_21.sp4_v_b_1 <X> T_9_21.lc_trk_g1_1
 (22 4)  (460 340)  (460 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 340)  (465 340)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 340)  (467 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 340)  (468 340)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (476 340)  (476 340)  LC_2 Logic Functioning bit
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (42 4)  (480 340)  (480 340)  LC_2 Logic Functioning bit
 (43 4)  (481 340)  (481 340)  LC_2 Logic Functioning bit
 (21 5)  (459 341)  (459 341)  routing T_9_21.sp4_r_v_b_27 <X> T_9_21.lc_trk_g1_3
 (26 5)  (464 341)  (464 341)  routing T_9_21.lc_trk_g0_6 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 341)  (468 341)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 341)  (470 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (471 341)  (471 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_2
 (35 5)  (473 341)  (473 341)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.input_2_2
 (36 5)  (474 341)  (474 341)  LC_2 Logic Functioning bit
 (37 5)  (475 341)  (475 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (41 5)  (479 341)  (479 341)  LC_2 Logic Functioning bit
 (8 6)  (446 342)  (446 342)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_l_41
 (9 6)  (447 342)  (447 342)  routing T_9_21.sp4_v_t_41 <X> T_9_21.sp4_h_l_41
 (21 6)  (459 342)  (459 342)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g1_7
 (22 6)  (460 342)  (460 342)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (25 6)  (463 342)  (463 342)  routing T_9_21.sp4_h_l_11 <X> T_9_21.lc_trk_g1_6
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 342)  (465 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (466 342)  (466 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g3_5 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 342)  (469 342)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 342)  (472 342)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (43 6)  (481 342)  (481 342)  LC_3 Logic Functioning bit
 (50 6)  (488 342)  (488 342)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (453 343)  (453 343)  routing T_9_21.sp4_v_t_9 <X> T_9_21.lc_trk_g1_4
 (16 7)  (454 343)  (454 343)  routing T_9_21.sp4_v_t_9 <X> T_9_21.lc_trk_g1_4
 (17 7)  (455 343)  (455 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (21 7)  (459 343)  (459 343)  routing T_9_21.bnr_op_7 <X> T_9_21.lc_trk_g1_7
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp4_h_l_11 <X> T_9_21.lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.sp4_h_l_11 <X> T_9_21.lc_trk_g1_6
 (25 7)  (463 343)  (463 343)  routing T_9_21.sp4_h_l_11 <X> T_9_21.lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (466 343)  (466 343)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g1_7 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (38 7)  (476 343)  (476 343)  LC_3 Logic Functioning bit
 (39 7)  (477 343)  (477 343)  LC_3 Logic Functioning bit
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (465 344)  (465 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 344)  (468 344)  routing T_9_21.lc_trk_g3_4 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_0 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (39 8)  (477 344)  (477 344)  LC_4 Logic Functioning bit
 (42 8)  (480 344)  (480 344)  LC_4 Logic Functioning bit
 (43 8)  (481 344)  (481 344)  LC_4 Logic Functioning bit
 (50 8)  (488 344)  (488 344)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 345)  (461 345)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.sp4_v_b_42 <X> T_9_21.lc_trk_g2_2
 (26 9)  (464 345)  (464 345)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (465 345)  (465 345)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g3_7 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (474 345)  (474 345)  LC_4 Logic Functioning bit
 (37 9)  (475 345)  (475 345)  LC_4 Logic Functioning bit
 (40 9)  (478 345)  (478 345)  LC_4 Logic Functioning bit
 (41 9)  (479 345)  (479 345)  LC_4 Logic Functioning bit
 (21 10)  (459 346)  (459 346)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (461 346)  (461 346)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (21 11)  (459 347)  (459 347)  routing T_9_21.sp4_v_t_26 <X> T_9_21.lc_trk_g2_7
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (465 348)  (465 348)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 348)  (467 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 348)  (468 348)  routing T_9_21.lc_trk_g1_4 <X> T_9_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g0_5 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (51 12)  (489 348)  (489 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (455 349)  (455 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (465 349)  (465 349)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (466 349)  (466 349)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 349)  (467 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (478 349)  (478 349)  LC_6 Logic Functioning bit
 (41 13)  (479 349)  (479 349)  LC_6 Logic Functioning bit
 (42 13)  (480 349)  (480 349)  LC_6 Logic Functioning bit
 (43 13)  (481 349)  (481 349)  LC_6 Logic Functioning bit
 (5 14)  (443 350)  (443 350)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_l_44
 (8 14)  (446 350)  (446 350)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_h_l_47
 (9 14)  (447 350)  (447 350)  routing T_9_21.sp4_v_t_47 <X> T_9_21.sp4_h_l_47
 (15 14)  (453 350)  (453 350)  routing T_9_21.rgt_op_5 <X> T_9_21.lc_trk_g3_5
 (17 14)  (455 350)  (455 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (456 350)  (456 350)  routing T_9_21.rgt_op_5 <X> T_9_21.lc_trk_g3_5
 (21 14)  (459 350)  (459 350)  routing T_9_21.sp4_v_t_18 <X> T_9_21.lc_trk_g3_7
 (22 14)  (460 350)  (460 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (461 350)  (461 350)  routing T_9_21.sp4_v_t_18 <X> T_9_21.lc_trk_g3_7
 (6 15)  (444 351)  (444 351)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_l_44
 (16 15)  (454 351)  (454 351)  routing T_9_21.sp12_v_b_12 <X> T_9_21.lc_trk_g3_4
 (17 15)  (455 351)  (455 351)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (461 351)  (461 351)  routing T_9_21.sp12_v_b_14 <X> T_9_21.lc_trk_g3_6


LogicTile_10_21

 (12 0)  (504 336)  (504 336)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_2
 (15 0)  (507 336)  (507 336)  routing T_10_21.sp4_v_b_17 <X> T_10_21.lc_trk_g0_1
 (16 0)  (508 336)  (508 336)  routing T_10_21.sp4_v_b_17 <X> T_10_21.lc_trk_g0_1
 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (35 0)  (527 336)  (527 336)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_0
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (41 0)  (533 336)  (533 336)  LC_0 Logic Functioning bit
 (42 0)  (534 336)  (534 336)  LC_0 Logic Functioning bit
 (13 1)  (505 337)  (505 337)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_h_r_2
 (26 1)  (518 337)  (518 337)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 337)  (520 337)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.input_2_0
 (36 1)  (528 337)  (528 337)  LC_0 Logic Functioning bit
 (39 1)  (531 337)  (531 337)  LC_0 Logic Functioning bit
 (40 1)  (532 337)  (532 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (13 3)  (505 339)  (505 339)  routing T_10_21.sp4_v_b_9 <X> T_10_21.sp4_h_l_39
 (11 4)  (503 340)  (503 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (13 4)  (505 340)  (505 340)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (15 4)  (507 340)  (507 340)  routing T_10_21.bot_op_1 <X> T_10_21.lc_trk_g1_1
 (17 4)  (509 340)  (509 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (514 340)  (514 340)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 340)  (516 340)  routing T_10_21.bot_op_3 <X> T_10_21.lc_trk_g1_3
 (28 4)  (520 340)  (520 340)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 340)  (522 340)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (523 340)  (523 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 340)  (524 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 340)  (526 340)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (37 4)  (529 340)  (529 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (12 5)  (504 341)  (504 341)  routing T_10_21.sp4_h_l_46 <X> T_10_21.sp4_v_b_5
 (15 5)  (507 341)  (507 341)  routing T_10_21.bot_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (30 5)  (522 341)  (522 341)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 341)  (523 341)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 341)  (524 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (526 341)  (526 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (35 5)  (527 341)  (527 341)  routing T_10_21.lc_trk_g1_3 <X> T_10_21.input_2_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (37 5)  (529 341)  (529 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (15 6)  (507 342)  (507 342)  routing T_10_21.bot_op_5 <X> T_10_21.lc_trk_g1_5
 (17 6)  (509 342)  (509 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (517 342)  (517 342)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g1_6
 (28 6)  (520 342)  (520 342)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 342)  (521 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (40 6)  (532 342)  (532 342)  LC_3 Logic Functioning bit
 (41 6)  (533 342)  (533 342)  LC_3 Logic Functioning bit
 (50 6)  (542 342)  (542 342)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (514 343)  (514 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (515 343)  (515 343)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g1_6
 (25 7)  (517 343)  (517 343)  routing T_10_21.sp4_v_t_3 <X> T_10_21.lc_trk_g1_6
 (27 7)  (519 343)  (519 343)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 343)  (521 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 343)  (522 343)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (41 7)  (533 343)  (533 343)  LC_3 Logic Functioning bit
 (42 7)  (534 343)  (534 343)  LC_3 Logic Functioning bit
 (29 8)  (521 344)  (521 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 344)  (523 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (40 8)  (532 344)  (532 344)  LC_4 Logic Functioning bit
 (41 8)  (533 344)  (533 344)  LC_4 Logic Functioning bit
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (515 345)  (515 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (24 9)  (516 345)  (516 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (25 9)  (517 345)  (517 345)  routing T_10_21.sp4_h_l_15 <X> T_10_21.lc_trk_g2_2
 (26 9)  (518 345)  (518 345)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 345)  (519 345)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 345)  (520 345)  routing T_10_21.lc_trk_g3_3 <X> T_10_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 345)  (521 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g1_6 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 345)  (524 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (525 345)  (525 345)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.input_2_4
 (35 9)  (527 345)  (527 345)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.input_2_4
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (41 9)  (533 345)  (533 345)  LC_4 Logic Functioning bit
 (42 9)  (534 345)  (534 345)  LC_4 Logic Functioning bit
 (14 10)  (506 346)  (506 346)  routing T_10_21.bnl_op_4 <X> T_10_21.lc_trk_g2_4
 (21 10)  (513 346)  (513 346)  routing T_10_21.bnl_op_7 <X> T_10_21.lc_trk_g2_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g1_1 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (523 346)  (523 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 346)  (526 346)  routing T_10_21.lc_trk_g1_5 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 346)  (528 346)  LC_5 Logic Functioning bit
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (43 10)  (535 346)  (535 346)  LC_5 Logic Functioning bit
 (50 10)  (542 346)  (542 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 347)  (506 347)  routing T_10_21.bnl_op_4 <X> T_10_21.lc_trk_g2_4
 (17 11)  (509 347)  (509 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (513 347)  (513 347)  routing T_10_21.bnl_op_7 <X> T_10_21.lc_trk_g2_7
 (36 11)  (528 347)  (528 347)  LC_5 Logic Functioning bit
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (9 12)  (501 348)  (501 348)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_10
 (10 12)  (502 348)  (502 348)  routing T_10_21.sp4_h_l_42 <X> T_10_21.sp4_h_r_10
 (21 12)  (513 348)  (513 348)  routing T_10_21.sp4_h_r_35 <X> T_10_21.lc_trk_g3_3
 (22 12)  (514 348)  (514 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (515 348)  (515 348)  routing T_10_21.sp4_h_r_35 <X> T_10_21.lc_trk_g3_3
 (24 12)  (516 348)  (516 348)  routing T_10_21.sp4_h_r_35 <X> T_10_21.lc_trk_g3_3
 (25 12)  (517 348)  (517 348)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 348)  (519 348)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 348)  (525 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (40 12)  (532 348)  (532 348)  LC_6 Logic Functioning bit
 (41 12)  (533 348)  (533 348)  LC_6 Logic Functioning bit
 (43 12)  (535 348)  (535 348)  LC_6 Logic Functioning bit
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (500 349)  (500 349)  routing T_10_21.sp4_h_r_10 <X> T_10_21.sp4_v_b_10
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (520 349)  (520 349)  routing T_10_21.lc_trk_g2_4 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 349)  (523 349)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (40 13)  (532 349)  (532 349)  LC_6 Logic Functioning bit
 (42 13)  (534 349)  (534 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (53 13)  (545 349)  (545 349)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_11_21

 (15 0)  (561 336)  (561 336)  routing T_11_21.sp4_v_b_17 <X> T_11_21.lc_trk_g0_1
 (16 0)  (562 336)  (562 336)  routing T_11_21.sp4_v_b_17 <X> T_11_21.lc_trk_g0_1
 (17 0)  (563 336)  (563 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.bot_op_3 <X> T_11_21.lc_trk_g0_3
 (25 0)  (571 336)  (571 336)  routing T_11_21.bnr_op_2 <X> T_11_21.lc_trk_g0_2
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 336)  (584 336)  LC_0 Logic Functioning bit
 (39 0)  (585 336)  (585 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (43 0)  (589 336)  (589 336)  LC_0 Logic Functioning bit
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (571 337)  (571 337)  routing T_11_21.bnr_op_2 <X> T_11_21.lc_trk_g0_2
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (579 337)  (579 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (35 1)  (581 337)  (581 337)  routing T_11_21.lc_trk_g2_2 <X> T_11_21.input_2_0
 (36 1)  (582 337)  (582 337)  LC_0 Logic Functioning bit
 (37 1)  (583 337)  (583 337)  LC_0 Logic Functioning bit
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (41 1)  (587 337)  (587 337)  LC_0 Logic Functioning bit
 (11 2)  (557 338)  (557 338)  routing T_11_21.sp4_v_b_6 <X> T_11_21.sp4_v_t_39
 (13 2)  (559 338)  (559 338)  routing T_11_21.sp4_v_b_6 <X> T_11_21.sp4_v_t_39
 (15 2)  (561 338)  (561 338)  routing T_11_21.lft_op_5 <X> T_11_21.lc_trk_g0_5
 (17 2)  (563 338)  (563 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 338)  (564 338)  routing T_11_21.lft_op_5 <X> T_11_21.lc_trk_g0_5
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 338)  (576 338)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (38 2)  (584 338)  (584 338)  LC_1 Logic Functioning bit
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (42 2)  (588 338)  (588 338)  LC_1 Logic Functioning bit
 (50 2)  (596 338)  (596 338)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (554 339)  (554 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (9 3)  (555 339)  (555 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (10 3)  (556 339)  (556 339)  routing T_11_21.sp4_h_r_7 <X> T_11_21.sp4_v_t_36
 (15 3)  (561 339)  (561 339)  routing T_11_21.bot_op_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (568 339)  (568 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (570 339)  (570 339)  routing T_11_21.bot_op_6 <X> T_11_21.lc_trk_g0_6
 (26 3)  (572 339)  (572 339)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 339)  (577 339)  routing T_11_21.lc_trk_g0_6 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (51 3)  (597 339)  (597 339)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (15 4)  (561 340)  (561 340)  routing T_11_21.bot_op_1 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 340)  (567 340)  routing T_11_21.wire_logic_cluster/lc_3/out <X> T_11_21.lc_trk_g1_3
 (22 4)  (568 340)  (568 340)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 340)  (576 340)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 340)  (586 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (15 5)  (561 341)  (561 341)  routing T_11_21.sp4_v_t_5 <X> T_11_21.lc_trk_g1_0
 (16 5)  (562 341)  (562 341)  routing T_11_21.sp4_v_t_5 <X> T_11_21.lc_trk_g1_0
 (17 5)  (563 341)  (563 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.bot_op_2 <X> T_11_21.lc_trk_g1_2
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g1_6 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 341)  (577 341)  routing T_11_21.lc_trk_g3_2 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (42 5)  (588 341)  (588 341)  LC_2 Logic Functioning bit
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g1_5
 (22 6)  (568 342)  (568 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 342)  (570 342)  routing T_11_21.bot_op_7 <X> T_11_21.lc_trk_g1_7
 (25 6)  (571 342)  (571 342)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (27 6)  (573 342)  (573 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 342)  (576 342)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 342)  (580 342)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 342)  (582 342)  LC_3 Logic Functioning bit
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (552 343)  (552 343)  routing T_11_21.sp4_h_r_3 <X> T_11_21.sp4_h_l_38
 (22 7)  (568 343)  (568 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (569 343)  (569 343)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (25 7)  (571 343)  (571 343)  routing T_11_21.sp4_v_t_3 <X> T_11_21.lc_trk_g1_6
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 343)  (576 343)  routing T_11_21.lc_trk_g1_7 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (37 7)  (583 343)  (583 343)  LC_3 Logic Functioning bit
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (41 7)  (587 343)  (587 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (26 8)  (572 344)  (572 344)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 344)  (574 344)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 344)  (575 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g1_0 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 344)  (582 344)  LC_4 Logic Functioning bit
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (38 8)  (584 344)  (584 344)  LC_4 Logic Functioning bit
 (40 8)  (586 344)  (586 344)  LC_4 Logic Functioning bit
 (50 8)  (596 344)  (596 344)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (568 345)  (568 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (569 345)  (569 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (24 9)  (570 345)  (570 345)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g2_2
 (27 9)  (573 345)  (573 345)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (583 345)  (583 345)  LC_4 Logic Functioning bit
 (39 9)  (585 345)  (585 345)  LC_4 Logic Functioning bit
 (41 9)  (587 345)  (587 345)  LC_4 Logic Functioning bit
 (43 9)  (589 345)  (589 345)  LC_4 Logic Functioning bit
 (15 10)  (561 346)  (561 346)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g2_5
 (16 10)  (562 346)  (562 346)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g2_5
 (17 10)  (563 346)  (563 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (564 346)  (564 346)  routing T_11_21.sp4_h_l_24 <X> T_11_21.lc_trk_g2_5
 (21 10)  (567 346)  (567 346)  routing T_11_21.bnl_op_7 <X> T_11_21.lc_trk_g2_7
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (26 10)  (572 346)  (572 346)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 346)  (575 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 346)  (580 346)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 346)  (587 346)  LC_5 Logic Functioning bit
 (43 10)  (589 346)  (589 346)  LC_5 Logic Functioning bit
 (21 11)  (567 347)  (567 347)  routing T_11_21.bnl_op_7 <X> T_11_21.lc_trk_g2_7
 (28 11)  (574 347)  (574 347)  routing T_11_21.lc_trk_g2_5 <X> T_11_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 347)  (575 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 347)  (576 347)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (27 12)  (573 348)  (573 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 348)  (574 348)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 348)  (575 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 348)  (578 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 348)  (580 348)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 348)  (581 348)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.input_2_6
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (39 12)  (585 348)  (585 348)  LC_6 Logic Functioning bit
 (42 12)  (588 348)  (588 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (15 13)  (561 349)  (561 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (16 13)  (562 349)  (562 349)  routing T_11_21.sp4_v_t_29 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 13)  (568 349)  (568 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 349)  (569 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (24 13)  (570 349)  (570 349)  routing T_11_21.sp4_v_b_42 <X> T_11_21.lc_trk_g3_2
 (26 13)  (572 349)  (572 349)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 349)  (577 349)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 349)  (578 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (579 349)  (579 349)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.input_2_6
 (34 13)  (580 349)  (580 349)  routing T_11_21.lc_trk_g3_5 <X> T_11_21.input_2_6
 (36 13)  (582 349)  (582 349)  LC_6 Logic Functioning bit
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (41 13)  (587 349)  (587 349)  LC_6 Logic Functioning bit
 (17 14)  (563 350)  (563 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 350)  (564 350)  routing T_11_21.bnl_op_5 <X> T_11_21.lc_trk_g3_5
 (26 14)  (572 350)  (572 350)  routing T_11_21.lc_trk_g0_5 <X> T_11_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 350)  (577 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 350)  (583 350)  LC_7 Logic Functioning bit
 (38 14)  (584 350)  (584 350)  LC_7 Logic Functioning bit
 (39 14)  (585 350)  (585 350)  LC_7 Logic Functioning bit
 (40 14)  (586 350)  (586 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (50 14)  (596 350)  (596 350)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (564 351)  (564 351)  routing T_11_21.bnl_op_5 <X> T_11_21.lc_trk_g3_5
 (29 15)  (575 351)  (575 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 351)  (576 351)  routing T_11_21.lc_trk_g1_3 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (38 15)  (584 351)  (584 351)  LC_7 Logic Functioning bit
 (39 15)  (585 351)  (585 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (22 0)  (622 336)  (622 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 336)  (624 336)  routing T_12_21.bot_op_3 <X> T_12_21.lc_trk_g0_3
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (37 1)  (637 337)  (637 337)  LC_0 Logic Functioning bit
 (39 1)  (639 337)  (639 337)  LC_0 Logic Functioning bit
 (41 1)  (641 337)  (641 337)  LC_0 Logic Functioning bit
 (43 1)  (643 337)  (643 337)  LC_0 Logic Functioning bit
 (49 1)  (649 337)  (649 337)  Carry_In_Mux bit 

 (51 1)  (651 337)  (651 337)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (52 1)  (652 337)  (652 337)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (25 2)  (625 338)  (625 338)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 338)  (628 338)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 338)  (631 338)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (46 2)  (646 338)  (646 338)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (51 2)  (651 338)  (651 338)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (53 2)  (653 338)  (653 338)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (4 3)  (604 339)  (604 339)  routing T_12_21.sp4_v_b_7 <X> T_12_21.sp4_h_l_37
 (13 3)  (613 339)  (613 339)  routing T_12_21.sp4_v_b_9 <X> T_12_21.sp4_h_l_39
 (22 3)  (622 339)  (622 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (623 339)  (623 339)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (24 3)  (624 339)  (624 339)  routing T_12_21.sp4_h_r_14 <X> T_12_21.lc_trk_g0_6
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 339)  (630 339)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g0_6 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (41 3)  (641 339)  (641 339)  LC_1 Logic Functioning bit
 (43 3)  (643 339)  (643 339)  LC_1 Logic Functioning bit
 (48 3)  (648 339)  (648 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (614 340)  (614 340)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (14 5)  (614 341)  (614 341)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp4_v_b_8 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.bot_op_2 <X> T_12_21.lc_trk_g1_2
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.sp4_v_b_5 <X> T_12_21.lc_trk_g1_5
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (3 9)  (603 345)  (603 345)  routing T_12_21.sp12_h_l_22 <X> T_12_21.sp12_v_b_1
 (22 9)  (622 345)  (622 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (623 345)  (623 345)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g2_2
 (24 9)  (624 345)  (624 345)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g2_2
 (25 9)  (625 345)  (625 345)  routing T_12_21.sp4_h_l_15 <X> T_12_21.lc_trk_g2_2
 (21 10)  (621 346)  (621 346)  routing T_12_21.wire_logic_cluster/lc_7/out <X> T_12_21.lc_trk_g2_7
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (37 10)  (637 346)  (637 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (39 10)  (639 346)  (639 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (51 10)  (651 346)  (651 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (653 346)  (653 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (6 11)  (606 347)  (606 347)  routing T_12_21.sp4_h_r_6 <X> T_12_21.sp4_h_l_43
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g2_2 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (39 11)  (639 347)  (639 347)  LC_5 Logic Functioning bit
 (41 11)  (641 347)  (641 347)  LC_5 Logic Functioning bit
 (43 11)  (643 347)  (643 347)  LC_5 Logic Functioning bit
 (47 11)  (647 347)  (647 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (648 347)  (648 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (9 12)  (609 348)  (609 348)  routing T_12_21.sp4_v_t_47 <X> T_12_21.sp4_h_r_10
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.wire_logic_cluster/lc_1/out <X> T_12_21.lc_trk_g3_1
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (637 348)  (637 348)  LC_6 Logic Functioning bit
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (41 12)  (641 348)  (641 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g0_3 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (39 13)  (639 349)  (639 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (43 13)  (643 349)  (643 349)  LC_6 Logic Functioning bit
 (12 14)  (612 350)  (612 350)  routing T_12_21.sp4_v_b_11 <X> T_12_21.sp4_h_l_46
 (27 14)  (627 350)  (627 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 350)  (629 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 350)  (630 350)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 350)  (631 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 350)  (632 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 350)  (634 350)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 350)  (637 350)  LC_7 Logic Functioning bit
 (39 14)  (639 350)  (639 350)  LC_7 Logic Functioning bit
 (51 14)  (651 350)  (651 350)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 350)  (652 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (9 15)  (609 351)  (609 351)  routing T_12_21.sp4_v_b_10 <X> T_12_21.sp4_v_t_47
 (27 15)  (627 351)  (627 351)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 351)  (629 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 351)  (631 351)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_7/in_3
 (36 15)  (636 351)  (636 351)  LC_7 Logic Functioning bit
 (38 15)  (638 351)  (638 351)  LC_7 Logic Functioning bit
 (41 15)  (641 351)  (641 351)  LC_7 Logic Functioning bit
 (43 15)  (643 351)  (643 351)  LC_7 Logic Functioning bit


LogicTile_13_21

 (22 2)  (676 338)  (676 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 338)  (678 338)  routing T_13_21.bot_op_7 <X> T_13_21.lc_trk_g0_7
 (4 5)  (658 341)  (658 341)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_h_r_3
 (6 5)  (660 341)  (660 341)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_h_r_3
 (26 6)  (680 342)  (680 342)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 342)  (681 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 342)  (682 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 342)  (683 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 342)  (684 342)  routing T_13_21.lc_trk_g3_5 <X> T_13_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 342)  (685 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 342)  (686 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 342)  (687 342)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 342)  (689 342)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_3
 (36 6)  (690 342)  (690 342)  LC_3 Logic Functioning bit
 (37 6)  (691 342)  (691 342)  LC_3 Logic Functioning bit
 (39 6)  (693 342)  (693 342)  LC_3 Logic Functioning bit
 (40 6)  (694 342)  (694 342)  LC_3 Logic Functioning bit
 (41 6)  (695 342)  (695 342)  LC_3 Logic Functioning bit
 (42 6)  (696 342)  (696 342)  LC_3 Logic Functioning bit
 (43 6)  (697 342)  (697 342)  LC_3 Logic Functioning bit
 (52 6)  (706 342)  (706 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (680 343)  (680 343)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 343)  (682 343)  routing T_13_21.lc_trk_g2_7 <X> T_13_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 343)  (683 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 343)  (685 343)  routing T_13_21.lc_trk_g2_6 <X> T_13_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 343)  (686 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (689 343)  (689 343)  routing T_13_21.lc_trk_g0_7 <X> T_13_21.input_2_3
 (36 7)  (690 343)  (690 343)  LC_3 Logic Functioning bit
 (37 7)  (691 343)  (691 343)  LC_3 Logic Functioning bit
 (38 7)  (692 343)  (692 343)  LC_3 Logic Functioning bit
 (39 7)  (693 343)  (693 343)  LC_3 Logic Functioning bit
 (40 7)  (694 343)  (694 343)  LC_3 Logic Functioning bit
 (41 7)  (695 343)  (695 343)  LC_3 Logic Functioning bit
 (42 7)  (696 343)  (696 343)  LC_3 Logic Functioning bit
 (43 7)  (697 343)  (697 343)  LC_3 Logic Functioning bit
 (8 8)  (662 344)  (662 344)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_h_r_7
 (21 10)  (675 346)  (675 346)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (22 10)  (676 346)  (676 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (677 346)  (677 346)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (8 11)  (662 347)  (662 347)  routing T_13_21.sp4_h_l_42 <X> T_13_21.sp4_v_t_42
 (21 11)  (675 347)  (675 347)  routing T_13_21.sp4_v_t_26 <X> T_13_21.lc_trk_g2_7
 (22 11)  (676 347)  (676 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (679 347)  (679 347)  routing T_13_21.sp4_r_v_b_38 <X> T_13_21.lc_trk_g2_6
 (13 14)  (667 350)  (667 350)  routing T_13_21.sp4_v_b_11 <X> T_13_21.sp4_v_t_46
 (15 14)  (669 350)  (669 350)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g3_5
 (17 14)  (671 350)  (671 350)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 350)  (672 350)  routing T_13_21.rgt_op_5 <X> T_13_21.lc_trk_g3_5
 (8 15)  (662 351)  (662 351)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_47
 (10 15)  (664 351)  (664 351)  routing T_13_21.sp4_v_b_7 <X> T_13_21.sp4_v_t_47


LogicTile_14_21

 (12 0)  (720 336)  (720 336)  routing T_14_21.sp4_v_t_39 <X> T_14_21.sp4_h_r_2
 (13 0)  (721 336)  (721 336)  routing T_14_21.sp4_h_l_39 <X> T_14_21.sp4_v_b_2
 (12 1)  (720 337)  (720 337)  routing T_14_21.sp4_h_l_39 <X> T_14_21.sp4_v_b_2
 (22 1)  (730 337)  (730 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 337)  (732 337)  routing T_14_21.bot_op_2 <X> T_14_21.lc_trk_g0_2
 (15 2)  (723 338)  (723 338)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g0_5
 (16 2)  (724 338)  (724 338)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g0_5
 (17 2)  (725 338)  (725 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (729 338)  (729 338)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g0_7
 (22 2)  (730 338)  (730 338)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (14 3)  (722 339)  (722 339)  routing T_14_21.top_op_4 <X> T_14_21.lc_trk_g0_4
 (15 3)  (723 339)  (723 339)  routing T_14_21.top_op_4 <X> T_14_21.lc_trk_g0_4
 (17 3)  (725 339)  (725 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (726 339)  (726 339)  routing T_14_21.sp4_h_r_5 <X> T_14_21.lc_trk_g0_5
 (21 3)  (729 339)  (729 339)  routing T_14_21.bnr_op_7 <X> T_14_21.lc_trk_g0_7
 (12 4)  (720 340)  (720 340)  routing T_14_21.sp4_h_l_39 <X> T_14_21.sp4_h_r_5
 (25 4)  (733 340)  (733 340)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g1_2
 (26 4)  (734 340)  (734 340)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 340)  (735 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 340)  (736 340)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 340)  (737 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 340)  (739 340)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 340)  (740 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (743 340)  (743 340)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_2
 (36 4)  (744 340)  (744 340)  LC_2 Logic Functioning bit
 (38 4)  (746 340)  (746 340)  LC_2 Logic Functioning bit
 (13 5)  (721 341)  (721 341)  routing T_14_21.sp4_h_l_39 <X> T_14_21.sp4_h_r_5
 (22 5)  (730 341)  (730 341)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (733 341)  (733 341)  routing T_14_21.bnr_op_2 <X> T_14_21.lc_trk_g1_2
 (27 5)  (735 341)  (735 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 341)  (736 341)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 341)  (737 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 341)  (739 341)  routing T_14_21.lc_trk_g0_7 <X> T_14_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 341)  (740 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (741 341)  (741 341)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.input_2_2
 (36 5)  (744 341)  (744 341)  LC_2 Logic Functioning bit
 (15 6)  (723 342)  (723 342)  routing T_14_21.bot_op_5 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (28 6)  (736 342)  (736 342)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 342)  (737 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 342)  (740 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (40 6)  (748 342)  (748 342)  LC_3 Logic Functioning bit
 (50 6)  (758 342)  (758 342)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (760 342)  (760 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (739 343)  (739 343)  routing T_14_21.lc_trk_g0_2 <X> T_14_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (748 343)  (748 343)  LC_3 Logic Functioning bit
 (47 7)  (755 343)  (755 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (32 8)  (740 344)  (740 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 344)  (741 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 344)  (742 344)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 344)  (745 344)  LC_4 Logic Functioning bit
 (39 8)  (747 344)  (747 344)  LC_4 Logic Functioning bit
 (15 9)  (723 345)  (723 345)  routing T_14_21.tnr_op_0 <X> T_14_21.lc_trk_g2_0
 (17 9)  (725 345)  (725 345)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (28 9)  (736 345)  (736 345)  routing T_14_21.lc_trk_g2_0 <X> T_14_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 345)  (737 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 345)  (744 345)  LC_4 Logic Functioning bit
 (38 9)  (746 345)  (746 345)  LC_4 Logic Functioning bit
 (28 10)  (736 346)  (736 346)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 346)  (737 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 346)  (738 346)  routing T_14_21.lc_trk_g2_4 <X> T_14_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 346)  (739 346)  routing T_14_21.lc_trk_g0_4 <X> T_14_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 346)  (740 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (50 10)  (758 346)  (758 346)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (722 347)  (722 347)  routing T_14_21.sp4_r_v_b_36 <X> T_14_21.lc_trk_g2_4
 (17 11)  (725 347)  (725 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (734 347)  (734 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 347)  (735 347)  routing T_14_21.lc_trk_g1_2 <X> T_14_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 347)  (737 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (43 11)  (751 347)  (751 347)  LC_5 Logic Functioning bit
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (26 12)  (734 348)  (734 348)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 348)  (739 348)  routing T_14_21.lc_trk_g0_5 <X> T_14_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 348)  (740 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 348)  (744 348)  LC_6 Logic Functioning bit
 (37 12)  (745 348)  (745 348)  LC_6 Logic Functioning bit
 (38 12)  (746 348)  (746 348)  LC_6 Logic Functioning bit
 (39 12)  (747 348)  (747 348)  LC_6 Logic Functioning bit
 (41 12)  (749 348)  (749 348)  LC_6 Logic Functioning bit
 (43 12)  (751 348)  (751 348)  LC_6 Logic Functioning bit
 (52 12)  (760 348)  (760 348)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (735 349)  (735 349)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 349)  (737 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 349)  (744 349)  LC_6 Logic Functioning bit
 (37 13)  (745 349)  (745 349)  LC_6 Logic Functioning bit
 (38 13)  (746 349)  (746 349)  LC_6 Logic Functioning bit
 (39 13)  (747 349)  (747 349)  LC_6 Logic Functioning bit
 (40 13)  (748 349)  (748 349)  LC_6 Logic Functioning bit
 (42 13)  (750 349)  (750 349)  LC_6 Logic Functioning bit
 (48 13)  (756 349)  (756 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (724 350)  (724 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 350)  (726 350)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5
 (18 15)  (726 351)  (726 351)  routing T_14_21.sp4_v_b_37 <X> T_14_21.lc_trk_g3_5


LogicTile_15_21

 (14 0)  (776 336)  (776 336)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g0_0
 (27 0)  (789 336)  (789 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 336)  (790 336)  routing T_15_21.lc_trk_g3_0 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (41 0)  (803 336)  (803 336)  LC_0 Logic Functioning bit
 (43 0)  (805 336)  (805 336)  LC_0 Logic Functioning bit
 (44 0)  (806 336)  (806 336)  LC_0 Logic Functioning bit
 (45 0)  (807 336)  (807 336)  LC_0 Logic Functioning bit
 (53 0)  (815 336)  (815 336)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (776 337)  (776 337)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g0_0
 (15 1)  (777 337)  (777 337)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g0_0
 (16 1)  (778 337)  (778 337)  routing T_15_21.sp4_h_l_5 <X> T_15_21.lc_trk_g0_0
 (17 1)  (779 337)  (779 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (29 1)  (791 337)  (791 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 337)  (798 337)  LC_0 Logic Functioning bit
 (37 1)  (799 337)  (799 337)  LC_0 Logic Functioning bit
 (38 1)  (800 337)  (800 337)  LC_0 Logic Functioning bit
 (39 1)  (801 337)  (801 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (48 1)  (810 337)  (810 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (811 337)  (811 337)  Carry_In_Mux bit 

 (0 2)  (762 338)  (762 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (1 2)  (763 338)  (763 338)  routing T_15_21.glb_netwk_6 <X> T_15_21.wire_logic_cluster/lc_7/clk
 (2 2)  (764 338)  (764 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 338)  (792 338)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (44 2)  (806 338)  (806 338)  LC_1 Logic Functioning bit
 (35 4)  (797 340)  (797 340)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (44 4)  (806 340)  (806 340)  LC_2 Logic Functioning bit
 (32 5)  (794 341)  (794 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (796 341)  (796 341)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_2
 (17 6)  (779 342)  (779 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 342)  (792 342)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (44 6)  (806 342)  (806 342)  LC_3 Logic Functioning bit
 (18 7)  (780 343)  (780 343)  routing T_15_21.sp4_r_v_b_29 <X> T_15_21.lc_trk_g1_5
 (35 8)  (797 344)  (797 344)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_4
 (44 8)  (806 344)  (806 344)  LC_4 Logic Functioning bit
 (32 9)  (794 345)  (794 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (796 345)  (796 345)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_4
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (44 10)  (806 346)  (806 346)  LC_5 Logic Functioning bit
 (14 12)  (776 348)  (776 348)  routing T_15_21.wire_logic_cluster/lc_0/out <X> T_15_21.lc_trk_g3_0
 (35 12)  (797 348)  (797 348)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_6
 (44 12)  (806 348)  (806 348)  LC_6 Logic Functioning bit
 (17 13)  (779 349)  (779 349)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (32 13)  (794 349)  (794 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 349)  (796 349)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.input_2_6
 (0 14)  (762 350)  (762 350)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 350)  (763 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 350)  (779 350)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (780 350)  (780 350)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g3_5
 (27 14)  (789 350)  (789 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g1_5 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (44 14)  (806 350)  (806 350)  LC_7 Logic Functioning bit
 (0 15)  (762 351)  (762 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 351)  (763 351)  routing T_15_21.lc_trk_g3_5 <X> T_15_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 351)  (780 351)  routing T_15_21.bnl_op_5 <X> T_15_21.lc_trk_g3_5


LogicTile_16_21

 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (816 340)  (816 340)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (1 4)  (817 340)  (817 340)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (53 4)  (869 340)  (869 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (1 5)  (817 341)  (817 341)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_7/cen
 (31 5)  (847 341)  (847 341)  routing T_16_21.lc_trk_g3_6 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (38 5)  (854 341)  (854 341)  LC_2 Logic Functioning bit
 (39 5)  (855 341)  (855 341)  LC_2 Logic Functioning bit
 (48 5)  (864 341)  (864 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (867 341)  (867 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 9)  (820 345)  (820 345)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_h_r_6
 (5 9)  (821 345)  (821 345)  routing T_16_21.sp4_h_r_6 <X> T_16_21.sp4_v_b_6
 (6 9)  (822 345)  (822 345)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_h_r_6
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (839 345)  (839 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (25 9)  (841 345)  (841 345)  routing T_16_21.sp4_h_l_15 <X> T_16_21.lc_trk_g2_2
 (14 10)  (830 346)  (830 346)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g2_4
 (31 10)  (847 346)  (847 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 346)  (849 346)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (4 11)  (820 347)  (820 347)  routing T_16_21.sp4_v_b_1 <X> T_16_21.sp4_h_l_43
 (14 11)  (830 347)  (830 347)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (38 11)  (854 347)  (854 347)  LC_5 Logic Functioning bit
 (39 11)  (855 347)  (855 347)  LC_5 Logic Functioning bit
 (8 13)  (824 349)  (824 349)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_10
 (9 13)  (825 349)  (825 349)  routing T_16_21.sp4_h_l_47 <X> T_16_21.sp4_v_b_10
 (0 14)  (816 350)  (816 350)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 350)  (831 350)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g3_5
 (16 14)  (832 350)  (832 350)  routing T_16_21.sp4_v_t_32 <X> T_16_21.lc_trk_g3_5
 (17 14)  (833 350)  (833 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (841 350)  (841 350)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6
 (0 15)  (816 351)  (816 351)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 351)  (817 351)  routing T_16_21.lc_trk_g3_5 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 351)  (838 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 351)  (841 351)  routing T_16_21.bnl_op_6 <X> T_16_21.lc_trk_g3_6


LogicTile_17_21

 (14 1)  (888 337)  (888 337)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g0_0
 (15 1)  (889 337)  (889 337)  routing T_17_21.top_op_0 <X> T_17_21.lc_trk_g0_0
 (17 1)  (891 337)  (891 337)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (896 338)  (896 338)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (4 4)  (878 340)  (878 340)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_b_3
 (25 4)  (899 340)  (899 340)  routing T_17_21.sp12_h_r_2 <X> T_17_21.lc_trk_g1_2
 (4 5)  (878 341)  (878 341)  routing T_17_21.sp4_v_t_47 <X> T_17_21.sp4_h_r_3
 (5 5)  (879 341)  (879 341)  routing T_17_21.sp4_h_l_38 <X> T_17_21.sp4_v_b_3
 (22 5)  (896 341)  (896 341)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (898 341)  (898 341)  routing T_17_21.sp12_h_r_2 <X> T_17_21.lc_trk_g1_2
 (25 5)  (899 341)  (899 341)  routing T_17_21.sp12_h_r_2 <X> T_17_21.lc_trk_g1_2
 (5 8)  (879 344)  (879 344)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_r_6
 (29 8)  (903 344)  (903 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 344)  (904 344)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 344)  (906 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 344)  (908 344)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (39 8)  (913 344)  (913 344)  LC_4 Logic Functioning bit
 (4 9)  (878 345)  (878 345)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_r_6
 (6 9)  (880 345)  (880 345)  routing T_17_21.sp4_v_b_0 <X> T_17_21.sp4_h_r_6
 (8 9)  (882 345)  (882 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (9 9)  (883 345)  (883 345)  routing T_17_21.sp4_h_l_42 <X> T_17_21.sp4_v_b_7
 (22 9)  (896 345)  (896 345)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 345)  (898 345)  routing T_17_21.tnr_op_2 <X> T_17_21.lc_trk_g2_2
 (29 9)  (903 345)  (903 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 345)  (904 345)  routing T_17_21.lc_trk_g0_7 <X> T_17_21.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 345)  (905 345)  routing T_17_21.lc_trk_g1_2 <X> T_17_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 345)  (906 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (907 345)  (907 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.input_2_4
 (35 9)  (909 345)  (909 345)  routing T_17_21.lc_trk_g2_2 <X> T_17_21.input_2_4
 (39 9)  (913 345)  (913 345)  LC_4 Logic Functioning bit
 (40 9)  (914 345)  (914 345)  LC_4 Logic Functioning bit
 (26 10)  (900 346)  (900 346)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 346)  (903 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 346)  (906 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 346)  (907 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 346)  (908 346)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (42 10)  (916 346)  (916 346)  LC_5 Logic Functioning bit
 (45 10)  (919 346)  (919 346)  LC_5 Logic Functioning bit
 (47 10)  (921 346)  (921 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (924 346)  (924 346)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (900 347)  (900 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 347)  (901 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 347)  (902 347)  routing T_17_21.lc_trk_g3_6 <X> T_17_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 347)  (903 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 347)  (905 347)  routing T_17_21.lc_trk_g3_3 <X> T_17_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 347)  (910 347)  LC_5 Logic Functioning bit
 (42 11)  (916 347)  (916 347)  LC_5 Logic Functioning bit
 (43 11)  (917 347)  (917 347)  LC_5 Logic Functioning bit
 (46 11)  (920 347)  (920 347)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (1 12)  (875 348)  (875 348)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (22 12)  (896 348)  (896 348)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 348)  (898 348)  routing T_17_21.tnr_op_3 <X> T_17_21.lc_trk_g3_3
 (1 13)  (875 349)  (875 349)  routing T_17_21.glb_netwk_4 <X> T_17_21.glb2local_3
 (22 15)  (896 351)  (896 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (897 351)  (897 351)  routing T_17_21.sp4_v_b_46 <X> T_17_21.lc_trk_g3_6
 (24 15)  (898 351)  (898 351)  routing T_17_21.sp4_v_b_46 <X> T_17_21.lc_trk_g3_6


LogicTile_18_21

 (5 0)  (933 336)  (933 336)  routing T_18_21.sp4_v_t_37 <X> T_18_21.sp4_h_r_0
 (0 2)  (928 338)  (928 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (1 2)  (929 338)  (929 338)  routing T_18_21.glb_netwk_6 <X> T_18_21.wire_logic_cluster/lc_7/clk
 (2 2)  (930 338)  (930 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (953 338)  (953 338)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g0_6
 (22 3)  (950 339)  (950 339)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 339)  (951 339)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g0_6
 (24 3)  (952 339)  (952 339)  routing T_18_21.sp4_h_r_14 <X> T_18_21.lc_trk_g0_6
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_l_23 <X> T_18_21.sp12_v_t_23
 (14 7)  (942 343)  (942 343)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g1_4
 (15 7)  (943 343)  (943 343)  routing T_18_21.top_op_4 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 10)  (954 346)  (954 346)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g3_1 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (963 346)  (963 346)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (37 10)  (965 346)  (965 346)  LC_5 Logic Functioning bit
 (39 10)  (967 346)  (967 346)  LC_5 Logic Functioning bit
 (42 10)  (970 346)  (970 346)  LC_5 Logic Functioning bit
 (45 10)  (973 346)  (973 346)  LC_5 Logic Functioning bit
 (46 10)  (974 346)  (974 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (975 346)  (975 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (51 10)  (979 346)  (979 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (27 11)  (955 347)  (955 347)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 347)  (957 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 347)  (958 347)  routing T_18_21.lc_trk_g0_6 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (960 347)  (960 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (961 347)  (961 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (34 11)  (962 347)  (962 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (35 11)  (963 347)  (963 347)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.input_2_5
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (39 11)  (967 347)  (967 347)  LC_5 Logic Functioning bit
 (43 11)  (971 347)  (971 347)  LC_5 Logic Functioning bit
 (3 12)  (931 348)  (931 348)  routing T_18_21.sp12_v_t_22 <X> T_18_21.sp12_h_r_1
 (15 12)  (943 348)  (943 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (16 12)  (944 348)  (944 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (17 12)  (945 348)  (945 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (946 348)  (946 348)  routing T_18_21.sp4_h_r_33 <X> T_18_21.lc_trk_g3_1
 (0 14)  (928 350)  (928 350)  routing T_18_21.glb_netwk_4 <X> T_18_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 350)  (929 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 15)  (936 351)  (936 351)  routing T_18_21.sp4_h_r_10 <X> T_18_21.sp4_v_t_47
 (9 15)  (937 351)  (937 351)  routing T_18_21.sp4_h_r_10 <X> T_18_21.sp4_v_t_47
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_t_21 lc_trk_g3_6
 (23 15)  (951 351)  (951 351)  routing T_18_21.sp12_v_t_21 <X> T_18_21.lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.sp12_v_t_21 <X> T_18_21.lc_trk_g3_6


LogicTile_19_21

 (27 0)  (1009 336)  (1009 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (1010 336)  (1010 336)  routing T_19_21.lc_trk_g3_0 <X> T_19_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (1011 336)  (1011 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (1014 336)  (1014 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1015 336)  (1015 336)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (1019 336)  (1019 336)  LC_0 Logic Functioning bit
 (38 0)  (1020 336)  (1020 336)  LC_0 Logic Functioning bit
 (39 0)  (1021 336)  (1021 336)  LC_0 Logic Functioning bit
 (40 0)  (1022 336)  (1022 336)  LC_0 Logic Functioning bit
 (42 0)  (1024 336)  (1024 336)  LC_0 Logic Functioning bit
 (16 1)  (998 337)  (998 337)  routing T_19_21.sp12_h_r_8 <X> T_19_21.lc_trk_g0_0
 (17 1)  (999 337)  (999 337)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (27 1)  (1009 337)  (1009 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1010 337)  (1010 337)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 337)  (1011 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (1013 337)  (1013 337)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1014 337)  (1014 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1015 337)  (1015 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (35 1)  (1017 337)  (1017 337)  routing T_19_21.lc_trk_g2_2 <X> T_19_21.input_2_0
 (39 1)  (1021 337)  (1021 337)  LC_0 Logic Functioning bit
 (40 1)  (1022 337)  (1022 337)  LC_0 Logic Functioning bit
 (42 1)  (1024 337)  (1024 337)  LC_0 Logic Functioning bit
 (48 1)  (1030 337)  (1030 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (22 2)  (1004 338)  (1004 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1006 338)  (1006 338)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (21 3)  (1003 339)  (1003 339)  routing T_19_21.top_op_7 <X> T_19_21.lc_trk_g0_7
 (25 4)  (1007 340)  (1007 340)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (27 4)  (1009 340)  (1009 340)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 340)  (1011 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 340)  (1014 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 340)  (1015 340)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (1017 340)  (1017 340)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_2
 (37 4)  (1019 340)  (1019 340)  LC_2 Logic Functioning bit
 (38 4)  (1020 340)  (1020 340)  LC_2 Logic Functioning bit
 (39 4)  (1021 340)  (1021 340)  LC_2 Logic Functioning bit
 (40 4)  (1022 340)  (1022 340)  LC_2 Logic Functioning bit
 (42 4)  (1024 340)  (1024 340)  LC_2 Logic Functioning bit
 (46 4)  (1028 340)  (1028 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1004 341)  (1004 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1005 341)  (1005 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (24 5)  (1006 341)  (1006 341)  routing T_19_21.sp4_h_r_10 <X> T_19_21.lc_trk_g1_2
 (27 5)  (1009 341)  (1009 341)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 341)  (1010 341)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 341)  (1011 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (1012 341)  (1012 341)  routing T_19_21.lc_trk_g1_2 <X> T_19_21.wire_logic_cluster/lc_2/in_1
 (31 5)  (1013 341)  (1013 341)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 341)  (1014 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (1015 341)  (1015 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_2
 (34 5)  (1016 341)  (1016 341)  routing T_19_21.lc_trk_g3_5 <X> T_19_21.input_2_2
 (39 5)  (1021 341)  (1021 341)  LC_2 Logic Functioning bit
 (40 5)  (1022 341)  (1022 341)  LC_2 Logic Functioning bit
 (42 5)  (1024 341)  (1024 341)  LC_2 Logic Functioning bit
 (14 6)  (996 342)  (996 342)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (21 6)  (1003 342)  (1003 342)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (1005 342)  (1005 342)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (14 7)  (996 343)  (996 343)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (15 7)  (997 343)  (997 343)  routing T_19_21.sp12_h_l_3 <X> T_19_21.lc_trk_g1_4
 (17 7)  (999 343)  (999 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (1003 343)  (1003 343)  routing T_19_21.sp4_v_b_15 <X> T_19_21.lc_trk_g1_7
 (22 8)  (1004 344)  (1004 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1006 344)  (1006 344)  routing T_19_21.tnl_op_3 <X> T_19_21.lc_trk_g2_3
 (25 8)  (1007 344)  (1007 344)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g2_2
 (26 8)  (1008 344)  (1008 344)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (1009 344)  (1009 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1011 344)  (1011 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1012 344)  (1012 344)  routing T_19_21.lc_trk_g1_4 <X> T_19_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (1014 344)  (1014 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (1015 344)  (1015 344)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (1017 344)  (1017 344)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_4
 (39 8)  (1021 344)  (1021 344)  LC_4 Logic Functioning bit
 (21 9)  (1003 345)  (1003 345)  routing T_19_21.tnl_op_3 <X> T_19_21.lc_trk_g2_3
 (22 9)  (1004 345)  (1004 345)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1005 345)  (1005 345)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g2_2
 (24 9)  (1006 345)  (1006 345)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g2_2
 (25 9)  (1007 345)  (1007 345)  routing T_19_21.sp4_h_r_42 <X> T_19_21.lc_trk_g2_2
 (26 9)  (1008 345)  (1008 345)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 345)  (1009 345)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 345)  (1011 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (1013 345)  (1013 345)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (1014 345)  (1014 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (1015 345)  (1015 345)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_4
 (35 9)  (1017 345)  (1017 345)  routing T_19_21.lc_trk_g2_6 <X> T_19_21.input_2_4
 (38 9)  (1020 345)  (1020 345)  LC_4 Logic Functioning bit
 (41 9)  (1023 345)  (1023 345)  LC_4 Logic Functioning bit
 (22 11)  (1004 347)  (1004 347)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (1006 347)  (1006 347)  routing T_19_21.tnl_op_6 <X> T_19_21.lc_trk_g2_6
 (25 11)  (1007 347)  (1007 347)  routing T_19_21.tnl_op_6 <X> T_19_21.lc_trk_g2_6
 (5 12)  (987 348)  (987 348)  routing T_19_21.sp4_v_t_44 <X> T_19_21.sp4_h_r_9
 (15 12)  (997 348)  (997 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (16 12)  (998 348)  (998 348)  routing T_19_21.sp4_v_t_28 <X> T_19_21.lc_trk_g3_1
 (17 12)  (999 348)  (999 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (1011 348)  (1011 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1012 348)  (1012 348)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1014 348)  (1014 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 348)  (1015 348)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (37 12)  (1019 348)  (1019 348)  LC_6 Logic Functioning bit
 (38 12)  (1020 348)  (1020 348)  LC_6 Logic Functioning bit
 (39 12)  (1021 348)  (1021 348)  LC_6 Logic Functioning bit
 (40 12)  (1022 348)  (1022 348)  LC_6 Logic Functioning bit
 (42 12)  (1024 348)  (1024 348)  LC_6 Logic Functioning bit
 (17 13)  (999 349)  (999 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (1009 349)  (1009 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (1010 349)  (1010 349)  routing T_19_21.lc_trk_g3_1 <X> T_19_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1011 349)  (1011 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (1012 349)  (1012 349)  routing T_19_21.lc_trk_g0_7 <X> T_19_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (1013 349)  (1013 349)  routing T_19_21.lc_trk_g2_3 <X> T_19_21.wire_logic_cluster/lc_6/in_3
 (32 13)  (1014 349)  (1014 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (39 13)  (1021 349)  (1021 349)  LC_6 Logic Functioning bit
 (40 13)  (1022 349)  (1022 349)  LC_6 Logic Functioning bit
 (42 13)  (1024 349)  (1024 349)  LC_6 Logic Functioning bit
 (16 14)  (998 350)  (998 350)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g3_5
 (17 14)  (999 350)  (999 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1000 350)  (1000 350)  routing T_19_21.sp4_v_t_16 <X> T_19_21.lc_trk_g3_5


LogicTile_20_21

 (5 0)  (1041 336)  (1041 336)  routing T_20_21.sp4_v_t_37 <X> T_20_21.sp4_h_r_0
 (29 0)  (1065 336)  (1065 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1066 336)  (1066 336)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1067 336)  (1067 336)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 336)  (1068 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (1070 336)  (1070 336)  routing T_20_21.lc_trk_g1_4 <X> T_20_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1071 336)  (1071 336)  routing T_20_21.lc_trk_g0_4 <X> T_20_21.input_2_0
 (36 0)  (1072 336)  (1072 336)  LC_0 Logic Functioning bit
 (37 0)  (1073 336)  (1073 336)  LC_0 Logic Functioning bit
 (38 0)  (1074 336)  (1074 336)  LC_0 Logic Functioning bit
 (39 0)  (1075 336)  (1075 336)  LC_0 Logic Functioning bit
 (44 0)  (1080 336)  (1080 336)  LC_0 Logic Functioning bit
 (22 1)  (1058 337)  (1058 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (1060 337)  (1060 337)  routing T_20_21.bot_op_2 <X> T_20_21.lc_trk_g0_2
 (30 1)  (1066 337)  (1066 337)  routing T_20_21.lc_trk_g0_7 <X> T_20_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1068 337)  (1068 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (40 1)  (1076 337)  (1076 337)  LC_0 Logic Functioning bit
 (41 1)  (1077 337)  (1077 337)  LC_0 Logic Functioning bit
 (42 1)  (1078 337)  (1078 337)  LC_0 Logic Functioning bit
 (43 1)  (1079 337)  (1079 337)  LC_0 Logic Functioning bit
 (14 2)  (1050 338)  (1050 338)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g0_4
 (22 2)  (1058 338)  (1058 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (1060 338)  (1060 338)  routing T_20_21.bot_op_7 <X> T_20_21.lc_trk_g0_7
 (28 2)  (1064 338)  (1064 338)  routing T_20_21.lc_trk_g2_0 <X> T_20_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1065 338)  (1065 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 338)  (1068 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (1072 338)  (1072 338)  LC_1 Logic Functioning bit
 (37 2)  (1073 338)  (1073 338)  LC_1 Logic Functioning bit
 (38 2)  (1074 338)  (1074 338)  LC_1 Logic Functioning bit
 (39 2)  (1075 338)  (1075 338)  LC_1 Logic Functioning bit
 (44 2)  (1080 338)  (1080 338)  LC_1 Logic Functioning bit
 (12 3)  (1048 339)  (1048 339)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_v_t_39
 (15 3)  (1051 339)  (1051 339)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g0_4
 (17 3)  (1053 339)  (1053 339)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (1058 339)  (1058 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1060 339)  (1060 339)  routing T_20_21.bot_op_6 <X> T_20_21.lc_trk_g0_6
 (40 3)  (1076 339)  (1076 339)  LC_1 Logic Functioning bit
 (41 3)  (1077 339)  (1077 339)  LC_1 Logic Functioning bit
 (42 3)  (1078 339)  (1078 339)  LC_1 Logic Functioning bit
 (43 3)  (1079 339)  (1079 339)  LC_1 Logic Functioning bit
 (47 3)  (1083 339)  (1083 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (12 4)  (1048 340)  (1048 340)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_h_r_5
 (27 4)  (1063 340)  (1063 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 340)  (1064 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 340)  (1065 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 340)  (1066 340)  routing T_20_21.lc_trk_g3_4 <X> T_20_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (1068 340)  (1068 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 340)  (1072 340)  LC_2 Logic Functioning bit
 (37 4)  (1073 340)  (1073 340)  LC_2 Logic Functioning bit
 (38 4)  (1074 340)  (1074 340)  LC_2 Logic Functioning bit
 (39 4)  (1075 340)  (1075 340)  LC_2 Logic Functioning bit
 (44 4)  (1080 340)  (1080 340)  LC_2 Logic Functioning bit
 (13 5)  (1049 341)  (1049 341)  routing T_20_21.sp4_h_l_39 <X> T_20_21.sp4_h_r_5
 (40 5)  (1076 341)  (1076 341)  LC_2 Logic Functioning bit
 (41 5)  (1077 341)  (1077 341)  LC_2 Logic Functioning bit
 (42 5)  (1078 341)  (1078 341)  LC_2 Logic Functioning bit
 (43 5)  (1079 341)  (1079 341)  LC_2 Logic Functioning bit
 (51 5)  (1087 341)  (1087 341)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (1050 342)  (1050 342)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g1_4
 (15 6)  (1051 342)  (1051 342)  routing T_20_21.bot_op_5 <X> T_20_21.lc_trk_g1_5
 (17 6)  (1053 342)  (1053 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (27 6)  (1063 342)  (1063 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1065 342)  (1065 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (1066 342)  (1066 342)  routing T_20_21.lc_trk_g1_5 <X> T_20_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (1068 342)  (1068 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (1072 342)  (1072 342)  LC_3 Logic Functioning bit
 (37 6)  (1073 342)  (1073 342)  LC_3 Logic Functioning bit
 (38 6)  (1074 342)  (1074 342)  LC_3 Logic Functioning bit
 (39 6)  (1075 342)  (1075 342)  LC_3 Logic Functioning bit
 (44 6)  (1080 342)  (1080 342)  LC_3 Logic Functioning bit
 (15 7)  (1051 343)  (1051 343)  routing T_20_21.lft_op_4 <X> T_20_21.lc_trk_g1_4
 (17 7)  (1053 343)  (1053 343)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (40 7)  (1076 343)  (1076 343)  LC_3 Logic Functioning bit
 (41 7)  (1077 343)  (1077 343)  LC_3 Logic Functioning bit
 (42 7)  (1078 343)  (1078 343)  LC_3 Logic Functioning bit
 (43 7)  (1079 343)  (1079 343)  LC_3 Logic Functioning bit
 (22 8)  (1058 344)  (1058 344)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1060 344)  (1060 344)  routing T_20_21.tnl_op_3 <X> T_20_21.lc_trk_g2_3
 (28 8)  (1064 344)  (1064 344)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (1065 344)  (1065 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1068 344)  (1068 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 344)  (1072 344)  LC_4 Logic Functioning bit
 (37 8)  (1073 344)  (1073 344)  LC_4 Logic Functioning bit
 (38 8)  (1074 344)  (1074 344)  LC_4 Logic Functioning bit
 (39 8)  (1075 344)  (1075 344)  LC_4 Logic Functioning bit
 (44 8)  (1080 344)  (1080 344)  LC_4 Logic Functioning bit
 (14 9)  (1050 345)  (1050 345)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g2_0
 (15 9)  (1051 345)  (1051 345)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g2_0
 (16 9)  (1052 345)  (1052 345)  routing T_20_21.sp4_h_r_24 <X> T_20_21.lc_trk_g2_0
 (17 9)  (1053 345)  (1053 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (1057 345)  (1057 345)  routing T_20_21.tnl_op_3 <X> T_20_21.lc_trk_g2_3
 (30 9)  (1066 345)  (1066 345)  routing T_20_21.lc_trk_g2_3 <X> T_20_21.wire_logic_cluster/lc_4/in_1
 (40 9)  (1076 345)  (1076 345)  LC_4 Logic Functioning bit
 (41 9)  (1077 345)  (1077 345)  LC_4 Logic Functioning bit
 (42 9)  (1078 345)  (1078 345)  LC_4 Logic Functioning bit
 (43 9)  (1079 345)  (1079 345)  LC_4 Logic Functioning bit
 (8 10)  (1044 346)  (1044 346)  routing T_20_21.sp4_h_r_7 <X> T_20_21.sp4_h_l_42
 (15 10)  (1051 346)  (1051 346)  routing T_20_21.rgt_op_5 <X> T_20_21.lc_trk_g2_5
 (17 10)  (1053 346)  (1053 346)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (1054 346)  (1054 346)  routing T_20_21.rgt_op_5 <X> T_20_21.lc_trk_g2_5
 (29 10)  (1065 346)  (1065 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1068 346)  (1068 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (1072 346)  (1072 346)  LC_5 Logic Functioning bit
 (37 10)  (1073 346)  (1073 346)  LC_5 Logic Functioning bit
 (38 10)  (1074 346)  (1074 346)  LC_5 Logic Functioning bit
 (39 10)  (1075 346)  (1075 346)  LC_5 Logic Functioning bit
 (44 10)  (1080 346)  (1080 346)  LC_5 Logic Functioning bit
 (30 11)  (1066 347)  (1066 347)  routing T_20_21.lc_trk_g0_2 <X> T_20_21.wire_logic_cluster/lc_5/in_1
 (40 11)  (1076 347)  (1076 347)  LC_5 Logic Functioning bit
 (41 11)  (1077 347)  (1077 347)  LC_5 Logic Functioning bit
 (42 11)  (1078 347)  (1078 347)  LC_5 Logic Functioning bit
 (43 11)  (1079 347)  (1079 347)  LC_5 Logic Functioning bit
 (28 12)  (1064 348)  (1064 348)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 348)  (1065 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1066 348)  (1066 348)  routing T_20_21.lc_trk_g2_5 <X> T_20_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (1068 348)  (1068 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (1072 348)  (1072 348)  LC_6 Logic Functioning bit
 (37 12)  (1073 348)  (1073 348)  LC_6 Logic Functioning bit
 (38 12)  (1074 348)  (1074 348)  LC_6 Logic Functioning bit
 (39 12)  (1075 348)  (1075 348)  LC_6 Logic Functioning bit
 (44 12)  (1080 348)  (1080 348)  LC_6 Logic Functioning bit
 (40 13)  (1076 349)  (1076 349)  LC_6 Logic Functioning bit
 (41 13)  (1077 349)  (1077 349)  LC_6 Logic Functioning bit
 (42 13)  (1078 349)  (1078 349)  LC_6 Logic Functioning bit
 (43 13)  (1079 349)  (1079 349)  LC_6 Logic Functioning bit
 (5 14)  (1041 350)  (1041 350)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_44
 (29 14)  (1065 350)  (1065 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (1066 350)  (1066 350)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1068 350)  (1068 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (1072 350)  (1072 350)  LC_7 Logic Functioning bit
 (37 14)  (1073 350)  (1073 350)  LC_7 Logic Functioning bit
 (38 14)  (1074 350)  (1074 350)  LC_7 Logic Functioning bit
 (39 14)  (1075 350)  (1075 350)  LC_7 Logic Functioning bit
 (44 14)  (1080 350)  (1080 350)  LC_7 Logic Functioning bit
 (4 15)  (1040 351)  (1040 351)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_44
 (6 15)  (1042 351)  (1042 351)  routing T_20_21.sp4_v_t_38 <X> T_20_21.sp4_h_l_44
 (14 15)  (1050 351)  (1050 351)  routing T_20_21.tnl_op_4 <X> T_20_21.lc_trk_g3_4
 (15 15)  (1051 351)  (1051 351)  routing T_20_21.tnl_op_4 <X> T_20_21.lc_trk_g3_4
 (17 15)  (1053 351)  (1053 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (30 15)  (1066 351)  (1066 351)  routing T_20_21.lc_trk_g0_6 <X> T_20_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (1076 351)  (1076 351)  LC_7 Logic Functioning bit
 (41 15)  (1077 351)  (1077 351)  LC_7 Logic Functioning bit
 (42 15)  (1078 351)  (1078 351)  LC_7 Logic Functioning bit
 (43 15)  (1079 351)  (1079 351)  LC_7 Logic Functioning bit


LogicTile_21_21

 (15 0)  (1105 336)  (1105 336)  routing T_21_21.sp4_h_r_9 <X> T_21_21.lc_trk_g0_1
 (16 0)  (1106 336)  (1106 336)  routing T_21_21.sp4_h_r_9 <X> T_21_21.lc_trk_g0_1
 (17 0)  (1107 336)  (1107 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (1108 336)  (1108 336)  routing T_21_21.sp4_h_r_9 <X> T_21_21.lc_trk_g0_1
 (0 2)  (1090 338)  (1090 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 338)  (1091 338)  routing T_21_21.glb_netwk_6 <X> T_21_21.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 338)  (1092 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (1115 338)  (1115 338)  routing T_21_21.lft_op_6 <X> T_21_21.lc_trk_g0_6
 (26 2)  (1116 338)  (1116 338)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (1117 338)  (1117 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (1119 338)  (1119 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (1120 338)  (1120 338)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (1121 338)  (1121 338)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (1122 338)  (1122 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1123 338)  (1123 338)  routing T_21_21.lc_trk_g2_4 <X> T_21_21.wire_logic_cluster/lc_1/in_3
 (37 2)  (1127 338)  (1127 338)  LC_1 Logic Functioning bit
 (39 2)  (1129 338)  (1129 338)  LC_1 Logic Functioning bit
 (42 2)  (1132 338)  (1132 338)  LC_1 Logic Functioning bit
 (45 2)  (1135 338)  (1135 338)  LC_1 Logic Functioning bit
 (1 3)  (1091 339)  (1091 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (1112 339)  (1112 339)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (1114 339)  (1114 339)  routing T_21_21.lft_op_6 <X> T_21_21.lc_trk_g0_6
 (27 3)  (1117 339)  (1117 339)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (1118 339)  (1118 339)  routing T_21_21.lc_trk_g3_4 <X> T_21_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (1119 339)  (1119 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1120 339)  (1120 339)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_1/in_1
 (32 3)  (1122 339)  (1122 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (36 3)  (1126 339)  (1126 339)  LC_1 Logic Functioning bit
 (39 3)  (1129 339)  (1129 339)  LC_1 Logic Functioning bit
 (43 3)  (1133 339)  (1133 339)  LC_1 Logic Functioning bit
 (46 3)  (1136 339)  (1136 339)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (1137 339)  (1137 339)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (1138 339)  (1138 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (5 4)  (1095 340)  (1095 340)  routing T_21_21.sp4_v_t_38 <X> T_21_21.sp4_h_r_3
 (21 6)  (1111 342)  (1111 342)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g1_7
 (22 6)  (1112 342)  (1112 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1113 342)  (1113 342)  routing T_21_21.sp4_v_b_7 <X> T_21_21.lc_trk_g1_7
 (6 9)  (1096 345)  (1096 345)  routing T_21_21.sp4_h_l_43 <X> T_21_21.sp4_h_r_6
 (8 9)  (1098 345)  (1098 345)  routing T_21_21.sp4_v_t_41 <X> T_21_21.sp4_v_b_7
 (10 9)  (1100 345)  (1100 345)  routing T_21_21.sp4_v_t_41 <X> T_21_21.sp4_v_b_7
 (21 10)  (1111 346)  (1111 346)  routing T_21_21.rgt_op_7 <X> T_21_21.lc_trk_g2_7
 (22 10)  (1112 346)  (1112 346)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (1114 346)  (1114 346)  routing T_21_21.rgt_op_7 <X> T_21_21.lc_trk_g2_7
 (26 10)  (1116 346)  (1116 346)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (1117 346)  (1117 346)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1119 346)  (1119 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1120 346)  (1120 346)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1121 346)  (1121 346)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1122 346)  (1122 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (1127 346)  (1127 346)  LC_5 Logic Functioning bit
 (39 10)  (1129 346)  (1129 346)  LC_5 Logic Functioning bit
 (42 10)  (1132 346)  (1132 346)  LC_5 Logic Functioning bit
 (45 10)  (1135 346)  (1135 346)  LC_5 Logic Functioning bit
 (51 10)  (1141 346)  (1141 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (1104 347)  (1104 347)  routing T_21_21.tnl_op_4 <X> T_21_21.lc_trk_g2_4
 (15 11)  (1105 347)  (1105 347)  routing T_21_21.tnl_op_4 <X> T_21_21.lc_trk_g2_4
 (17 11)  (1107 347)  (1107 347)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (26 11)  (1116 347)  (1116 347)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 347)  (1118 347)  routing T_21_21.lc_trk_g2_7 <X> T_21_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 347)  (1119 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 347)  (1120 347)  routing T_21_21.lc_trk_g1_7 <X> T_21_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (1121 347)  (1121 347)  routing T_21_21.lc_trk_g0_6 <X> T_21_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1122 347)  (1122 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (1126 347)  (1126 347)  LC_5 Logic Functioning bit
 (39 11)  (1129 347)  (1129 347)  LC_5 Logic Functioning bit
 (43 11)  (1133 347)  (1133 347)  LC_5 Logic Functioning bit
 (5 12)  (1095 348)  (1095 348)  routing T_21_21.sp4_v_t_44 <X> T_21_21.sp4_h_r_9
 (0 14)  (1090 350)  (1090 350)  routing T_21_21.glb_netwk_4 <X> T_21_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (1091 350)  (1091 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1104 350)  (1104 350)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (8 15)  (1098 351)  (1098 351)  routing T_21_21.sp4_h_l_47 <X> T_21_21.sp4_v_t_47
 (14 15)  (1104 351)  (1104 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (15 15)  (1105 351)  (1105 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (16 15)  (1106 351)  (1106 351)  routing T_21_21.sp4_h_r_44 <X> T_21_21.lc_trk_g3_4
 (17 15)  (1107 351)  (1107 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4


LogicTile_22_21

 (16 4)  (1160 340)  (1160 340)  routing T_22_21.sp12_h_r_9 <X> T_22_21.lc_trk_g1_1
 (17 4)  (1161 340)  (1161 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (12 5)  (1156 341)  (1156 341)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_v_b_5
 (15 6)  (1159 342)  (1159 342)  routing T_22_21.lft_op_5 <X> T_22_21.lc_trk_g1_5
 (17 6)  (1161 342)  (1161 342)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (1162 342)  (1162 342)  routing T_22_21.lft_op_5 <X> T_22_21.lc_trk_g1_5
 (22 10)  (1166 346)  (1166 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1167 346)  (1167 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (24 10)  (1168 346)  (1168 346)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (21 11)  (1165 347)  (1165 347)  routing T_22_21.sp4_h_r_31 <X> T_22_21.lc_trk_g2_7
 (11 14)  (1155 350)  (1155 350)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_v_t_46
 (13 14)  (1157 350)  (1157 350)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_v_t_46
 (14 14)  (1158 350)  (1158 350)  routing T_22_21.sp4_h_r_44 <X> T_22_21.lc_trk_g3_4
 (26 14)  (1170 350)  (1170 350)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1171 350)  (1171 350)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1173 350)  (1173 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1174 350)  (1174 350)  routing T_22_21.lc_trk_g1_5 <X> T_22_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (1176 350)  (1176 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1178 350)  (1178 350)  routing T_22_21.lc_trk_g1_1 <X> T_22_21.wire_logic_cluster/lc_7/in_3
 (35 14)  (1179 350)  (1179 350)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.input_2_7
 (39 14)  (1183 350)  (1183 350)  LC_7 Logic Functioning bit
 (40 14)  (1184 350)  (1184 350)  LC_7 Logic Functioning bit
 (42 14)  (1186 350)  (1186 350)  LC_7 Logic Functioning bit
 (12 15)  (1156 351)  (1156 351)  routing T_22_21.sp4_h_r_5 <X> T_22_21.sp4_v_t_46
 (14 15)  (1158 351)  (1158 351)  routing T_22_21.sp4_h_r_44 <X> T_22_21.lc_trk_g3_4
 (15 15)  (1159 351)  (1159 351)  routing T_22_21.sp4_h_r_44 <X> T_22_21.lc_trk_g3_4
 (16 15)  (1160 351)  (1160 351)  routing T_22_21.sp4_h_r_44 <X> T_22_21.lc_trk_g3_4
 (17 15)  (1161 351)  (1161 351)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (27 15)  (1171 351)  (1171 351)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (1172 351)  (1172 351)  routing T_22_21.lc_trk_g3_4 <X> T_22_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1173 351)  (1173 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (1176 351)  (1176 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1177 351)  (1177 351)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.input_2_7
 (35 15)  (1179 351)  (1179 351)  routing T_22_21.lc_trk_g2_7 <X> T_22_21.input_2_7
 (37 15)  (1181 351)  (1181 351)  LC_7 Logic Functioning bit
 (38 15)  (1182 351)  (1182 351)  LC_7 Logic Functioning bit
 (39 15)  (1183 351)  (1183 351)  LC_7 Logic Functioning bit
 (40 15)  (1184 351)  (1184 351)  LC_7 Logic Functioning bit
 (42 15)  (1186 351)  (1186 351)  LC_7 Logic Functioning bit


LogicTile_23_21

 (15 0)  (1213 336)  (1213 336)  routing T_23_21.top_op_1 <X> T_23_21.lc_trk_g0_1
 (17 0)  (1215 336)  (1215 336)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (1227 336)  (1227 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 336)  (1229 336)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 336)  (1230 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 336)  (1231 336)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 336)  (1234 336)  LC_0 Logic Functioning bit
 (41 0)  (1239 336)  (1239 336)  LC_0 Logic Functioning bit
 (43 0)  (1241 336)  (1241 336)  LC_0 Logic Functioning bit
 (46 0)  (1244 336)  (1244 336)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (51 0)  (1249 336)  (1249 336)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (52 0)  (1250 336)  (1250 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (9 1)  (1207 337)  (1207 337)  routing T_23_21.sp4_v_t_40 <X> T_23_21.sp4_v_b_1
 (10 1)  (1208 337)  (1208 337)  routing T_23_21.sp4_v_t_40 <X> T_23_21.sp4_v_b_1
 (14 1)  (1212 337)  (1212 337)  routing T_23_21.sp4_r_v_b_35 <X> T_23_21.lc_trk_g0_0
 (17 1)  (1215 337)  (1215 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (18 1)  (1216 337)  (1216 337)  routing T_23_21.top_op_1 <X> T_23_21.lc_trk_g0_1
 (22 1)  (1220 337)  (1220 337)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1221 337)  (1221 337)  routing T_23_21.sp12_h_r_10 <X> T_23_21.lc_trk_g0_2
 (29 1)  (1227 337)  (1227 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 337)  (1229 337)  routing T_23_21.lc_trk_g2_7 <X> T_23_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 337)  (1230 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (1231 337)  (1231 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.input_2_0
 (34 1)  (1232 337)  (1232 337)  routing T_23_21.lc_trk_g3_1 <X> T_23_21.input_2_0
 (36 1)  (1234 337)  (1234 337)  LC_0 Logic Functioning bit
 (40 1)  (1238 337)  (1238 337)  LC_0 Logic Functioning bit
 (42 1)  (1240 337)  (1240 337)  LC_0 Logic Functioning bit
 (43 1)  (1241 337)  (1241 337)  LC_0 Logic Functioning bit
 (28 4)  (1226 340)  (1226 340)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 340)  (1227 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 340)  (1228 340)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (1229 340)  (1229 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (1230 340)  (1230 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 340)  (1232 340)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (40 4)  (1238 340)  (1238 340)  LC_2 Logic Functioning bit
 (42 4)  (1240 340)  (1240 340)  LC_2 Logic Functioning bit
 (47 4)  (1245 340)  (1245 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (1229 341)  (1229 341)  routing T_23_21.lc_trk_g1_6 <X> T_23_21.wire_logic_cluster/lc_2/in_3
 (40 5)  (1238 341)  (1238 341)  LC_2 Logic Functioning bit
 (42 5)  (1240 341)  (1240 341)  LC_2 Logic Functioning bit
 (22 7)  (1220 343)  (1220 343)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1221 343)  (1221 343)  routing T_23_21.sp12_h_r_14 <X> T_23_21.lc_trk_g1_6
 (15 10)  (1213 346)  (1213 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (16 10)  (1214 346)  (1214 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (17 10)  (1215 346)  (1215 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1216 346)  (1216 346)  routing T_23_21.sp4_h_l_24 <X> T_23_21.lc_trk_g2_5
 (21 10)  (1219 346)  (1219 346)  routing T_23_21.wire_logic_cluster/lc_7/out <X> T_23_21.lc_trk_g2_7
 (22 10)  (1220 346)  (1220 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (16 12)  (1214 348)  (1214 348)  routing T_23_21.sp4_v_b_33 <X> T_23_21.lc_trk_g3_1
 (17 12)  (1215 348)  (1215 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (1216 348)  (1216 348)  routing T_23_21.sp4_v_b_33 <X> T_23_21.lc_trk_g3_1
 (22 12)  (1220 348)  (1220 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1221 348)  (1221 348)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g3_3
 (24 12)  (1222 348)  (1222 348)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g3_3
 (8 13)  (1206 349)  (1206 349)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_10
 (9 13)  (1207 349)  (1207 349)  routing T_23_21.sp4_h_l_47 <X> T_23_21.sp4_v_b_10
 (18 13)  (1216 349)  (1216 349)  routing T_23_21.sp4_v_b_33 <X> T_23_21.lc_trk_g3_1
 (21 13)  (1219 349)  (1219 349)  routing T_23_21.sp4_h_r_27 <X> T_23_21.lc_trk_g3_3
 (26 14)  (1224 350)  (1224 350)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 350)  (1225 350)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 350)  (1226 350)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 350)  (1227 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (1230 350)  (1230 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (1235 350)  (1235 350)  LC_7 Logic Functioning bit
 (39 14)  (1237 350)  (1237 350)  LC_7 Logic Functioning bit
 (40 14)  (1238 350)  (1238 350)  LC_7 Logic Functioning bit
 (42 14)  (1240 350)  (1240 350)  LC_7 Logic Functioning bit
 (28 15)  (1226 351)  (1226 351)  routing T_23_21.lc_trk_g2_5 <X> T_23_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 351)  (1227 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 351)  (1228 351)  routing T_23_21.lc_trk_g3_3 <X> T_23_21.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 351)  (1229 351)  routing T_23_21.lc_trk_g0_2 <X> T_23_21.wire_logic_cluster/lc_7/in_3
 (40 15)  (1238 351)  (1238 351)  LC_7 Logic Functioning bit
 (42 15)  (1240 351)  (1240 351)  LC_7 Logic Functioning bit


LogicTile_24_21

 (22 0)  (1274 336)  (1274 336)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (1275 336)  (1275 336)  routing T_24_21.sp12_h_l_16 <X> T_24_21.lc_trk_g0_3
 (26 0)  (1278 336)  (1278 336)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (1281 336)  (1281 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (1282 336)  (1282 336)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 336)  (1283 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 336)  (1284 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 336)  (1285 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 336)  (1286 336)  routing T_24_21.lc_trk_g3_4 <X> T_24_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (1287 336)  (1287 336)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.input_2_0
 (21 1)  (1273 337)  (1273 337)  routing T_24_21.sp12_h_l_16 <X> T_24_21.lc_trk_g0_3
 (26 1)  (1278 337)  (1278 337)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 337)  (1279 337)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (1280 337)  (1280 337)  routing T_24_21.lc_trk_g3_7 <X> T_24_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 337)  (1281 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (1282 337)  (1282 337)  routing T_24_21.lc_trk_g0_7 <X> T_24_21.wire_logic_cluster/lc_0/in_1
 (32 1)  (1284 337)  (1284 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (1287 337)  (1287 337)  routing T_24_21.lc_trk_g0_6 <X> T_24_21.input_2_0
 (43 1)  (1295 337)  (1295 337)  LC_0 Logic Functioning bit
 (48 1)  (1300 337)  (1300 337)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (53 1)  (1305 337)  (1305 337)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (1274 338)  (1274 338)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (1275 338)  (1275 338)  routing T_24_21.sp4_v_b_23 <X> T_24_21.lc_trk_g0_7
 (24 2)  (1276 338)  (1276 338)  routing T_24_21.sp4_v_b_23 <X> T_24_21.lc_trk_g0_7
 (22 3)  (1274 339)  (1274 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1275 339)  (1275 339)  routing T_24_21.sp12_h_r_14 <X> T_24_21.lc_trk_g0_6
 (21 6)  (1273 342)  (1273 342)  routing T_24_21.lft_op_7 <X> T_24_21.lc_trk_g1_7
 (22 6)  (1274 342)  (1274 342)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1276 342)  (1276 342)  routing T_24_21.lft_op_7 <X> T_24_21.lc_trk_g1_7
 (28 6)  (1280 342)  (1280 342)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 342)  (1281 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 342)  (1282 342)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 342)  (1283 342)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 342)  (1284 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 342)  (1286 342)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 342)  (1288 342)  LC_3 Logic Functioning bit
 (41 6)  (1293 342)  (1293 342)  LC_3 Logic Functioning bit
 (43 6)  (1295 342)  (1295 342)  LC_3 Logic Functioning bit
 (8 7)  (1260 343)  (1260 343)  routing T_24_21.sp4_h_l_41 <X> T_24_21.sp4_v_t_41
 (26 7)  (1278 343)  (1278 343)  routing T_24_21.lc_trk_g0_3 <X> T_24_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 343)  (1281 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 343)  (1283 343)  routing T_24_21.lc_trk_g1_7 <X> T_24_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (1284 343)  (1284 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (1285 343)  (1285 343)  routing T_24_21.lc_trk_g2_1 <X> T_24_21.input_2_3
 (36 7)  (1288 343)  (1288 343)  LC_3 Logic Functioning bit
 (40 7)  (1292 343)  (1292 343)  LC_3 Logic Functioning bit
 (42 7)  (1294 343)  (1294 343)  LC_3 Logic Functioning bit
 (43 7)  (1295 343)  (1295 343)  LC_3 Logic Functioning bit
 (52 7)  (1304 343)  (1304 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (53 7)  (1305 343)  (1305 343)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (1267 344)  (1267 344)  routing T_24_21.tnl_op_1 <X> T_24_21.lc_trk_g2_1
 (17 8)  (1269 344)  (1269 344)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (18 9)  (1270 345)  (1270 345)  routing T_24_21.tnl_op_1 <X> T_24_21.lc_trk_g2_1
 (10 10)  (1262 346)  (1262 346)  routing T_24_21.sp4_v_b_2 <X> T_24_21.sp4_h_l_42
 (14 10)  (1266 346)  (1266 346)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g2_4
 (14 11)  (1266 347)  (1266 347)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g2_4
 (15 11)  (1267 347)  (1267 347)  routing T_24_21.sp12_v_t_3 <X> T_24_21.lc_trk_g2_4
 (17 11)  (1269 347)  (1269 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (11 12)  (1263 348)  (1263 348)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11
 (13 12)  (1265 348)  (1265 348)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11
 (12 13)  (1264 349)  (1264 349)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_b_11
 (21 14)  (1273 350)  (1273 350)  routing T_24_21.sp4_h_r_39 <X> T_24_21.lc_trk_g3_7
 (22 14)  (1274 350)  (1274 350)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 350)  (1275 350)  routing T_24_21.sp4_h_r_39 <X> T_24_21.lc_trk_g3_7
 (24 14)  (1276 350)  (1276 350)  routing T_24_21.sp4_h_r_39 <X> T_24_21.lc_trk_g3_7
 (10 15)  (1262 351)  (1262 351)  routing T_24_21.sp4_h_l_40 <X> T_24_21.sp4_v_t_47
 (14 15)  (1266 351)  (1266 351)  routing T_24_21.tnl_op_4 <X> T_24_21.lc_trk_g3_4
 (15 15)  (1267 351)  (1267 351)  routing T_24_21.tnl_op_4 <X> T_24_21.lc_trk_g3_4
 (17 15)  (1269 351)  (1269 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


RAM_Tile_25_21

 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (11 1)  (1317 337)  (1317 337)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_h_r_2
 (13 1)  (1319 337)  (1319 337)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_h_r_2
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 5)  (1315 341)  (1315 341)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_4
 (10 5)  (1316 341)  (1316 341)  routing T_25_21.sp4_v_t_45 <X> T_25_21.sp4_v_b_4
 (27 8)  (1333 344)  (1333 344)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_11
 (28 8)  (1334 344)  (1334 344)  routing T_25_21.lc_trk_g3_0 <X> T_25_21.wire_bram/ram/WDATA_11
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_0 wire_bram/ram/WDATA_11
 (6 9)  (1312 345)  (1312 345)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_h_r_6
 (39 9)  (1345 345)  (1345 345)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_11 sp4_v_b_8
 (19 10)  (1325 346)  (1325 346)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (5 11)  (1311 347)  (1311 347)  routing T_25_21.sp4_h_l_43 <X> T_25_21.sp4_v_t_43
 (14 12)  (1320 348)  (1320 348)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (14 13)  (1320 349)  (1320 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (15 13)  (1321 349)  (1321 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (16 13)  (1322 349)  (1322 349)  routing T_25_21.sp4_h_r_40 <X> T_25_21.lc_trk_g3_0
 (17 13)  (1323 349)  (1323 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 350)  (1322 350)  routing T_25_21.sp4_v_t_24 <X> T_25_21.lc_trk_g3_5
 (17 14)  (1323 350)  (1323 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 350)  (1324 350)  routing T_25_21.sp4_v_t_24 <X> T_25_21.lc_trk_g3_5
 (0 15)  (1306 351)  (1306 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g3_5 <X> T_25_21.wire_bram/ram/RE
 (18 15)  (1324 351)  (1324 351)  routing T_25_21.sp4_v_t_24 <X> T_25_21.lc_trk_g3_5


LogicTile_26_21

 (10 15)  (1358 351)  (1358 351)  routing T_26_21.sp4_h_l_40 <X> T_26_21.sp4_v_t_47


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23


LogicTile_29_21

 (13 0)  (1523 336)  (1523 336)  routing T_29_21.sp4_h_l_39 <X> T_29_21.sp4_v_b_2
 (11 1)  (1521 337)  (1521 337)  routing T_29_21.sp4_h_l_39 <X> T_29_21.sp4_h_r_2
 (12 1)  (1522 337)  (1522 337)  routing T_29_21.sp4_h_l_39 <X> T_29_21.sp4_v_b_2
 (12 4)  (1522 340)  (1522 340)  routing T_29_21.sp4_h_l_39 <X> T_29_21.sp4_h_r_5
 (13 5)  (1523 341)  (1523 341)  routing T_29_21.sp4_h_l_39 <X> T_29_21.sp4_h_r_5
 (6 9)  (1516 345)  (1516 345)  routing T_29_21.sp4_h_l_43 <X> T_29_21.sp4_h_r_6


LogicTile_30_21

 (10 8)  (1574 344)  (1574 344)  routing T_30_21.sp4_v_t_39 <X> T_30_21.sp4_h_r_7


LogicTile_32_21

 (11 4)  (1683 340)  (1683 340)  routing T_32_21.sp4_h_r_0 <X> T_32_21.sp4_v_b_5


IO_Tile_33_21

 (4 0)  (1730 336)  (1730 336)  routing T_33_21.span4_horz_40 <X> T_33_21.lc_trk_g0_0
 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (0 1)  (1726 337)  (1726 337)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (4 1)  (1730 337)  (1730 337)  routing T_33_21.span4_horz_40 <X> T_33_21.lc_trk_g0_0
 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span4_horz_40 <X> T_33_21.lc_trk_g0_0
 (6 1)  (1732 337)  (1732 337)  routing T_33_21.span4_horz_40 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_40 lc_trk_g0_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (10 4)  (1736 340)  (1736 340)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 340)  (1738 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 340)  (1739 340)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 340)  (1743 340)  IOB_0 IO Functioning bit
 (10 5)  (1736 341)  (1736 341)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 341)  (1737 341)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 341)  (1738 341)  routing T_33_21.lc_trk_g1_7 <X> T_33_21.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (6 6)  (1732 342)  (1732 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_6 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 348)  (1738 348)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_t_15
 (13 13)  (1739 349)  (1739 349)  routing T_33_21.span4_horz_43 <X> T_33_21.span4_vert_b_3
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (4 14)  (1730 350)  (1730 350)  routing T_33_21.span4_vert_b_14 <X> T_33_21.lc_trk_g1_6
 (5 14)  (1731 350)  (1731 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (6 14)  (1732 350)  (1732 350)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7
 (7 14)  (1733 350)  (1733 350)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_31 lc_trk_g1_7
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit
 (5 15)  (1731 351)  (1731 351)  routing T_33_21.span4_vert_b_14 <X> T_33_21.lc_trk_g1_6
 (7 15)  (1733 351)  (1733 351)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6
 (8 15)  (1734 351)  (1734 351)  routing T_33_21.span4_horz_31 <X> T_33_21.lc_trk_g1_7


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (13 3)  (4 323)  (4 323)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_b_1
 (14 3)  (3 323)  (3 323)  routing T_0_20.span4_horz_7 <X> T_0_20.span4_vert_b_1
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (13 7)  (4 327)  (4 327)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_b_2
 (14 7)  (3 327)  (3 327)  routing T_0_20.span4_horz_13 <X> T_0_20.span4_vert_b_2
 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (6 3)  (132 323)  (132 323)  routing T_3_20.sp4_h_r_0 <X> T_3_20.sp4_h_l_37


LogicTile_4_20

 (0 2)  (180 322)  (180 322)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (1 2)  (181 322)  (181 322)  routing T_4_20.glb_netwk_6 <X> T_4_20.wire_logic_cluster/lc_7/clk
 (2 2)  (182 322)  (182 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 3)  (196 323)  (196 323)  routing T_4_20.sp12_h_r_12 <X> T_4_20.lc_trk_g0_4
 (17 3)  (197 323)  (197 323)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (14 6)  (194 326)  (194 326)  routing T_4_20.wire_logic_cluster/lc_4/out <X> T_4_20.lc_trk_g1_4
 (15 6)  (195 326)  (195 326)  routing T_4_20.sp12_h_r_5 <X> T_4_20.lc_trk_g1_5
 (17 6)  (197 326)  (197 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (198 326)  (198 326)  routing T_4_20.sp12_h_r_5 <X> T_4_20.lc_trk_g1_5
 (26 6)  (206 326)  (206 326)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (211 326)  (211 326)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 326)  (212 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (214 326)  (214 326)  routing T_4_20.lc_trk_g1_5 <X> T_4_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 326)  (216 326)  LC_3 Logic Functioning bit
 (37 6)  (217 326)  (217 326)  LC_3 Logic Functioning bit
 (38 6)  (218 326)  (218 326)  LC_3 Logic Functioning bit
 (39 6)  (219 326)  (219 326)  LC_3 Logic Functioning bit
 (40 6)  (220 326)  (220 326)  LC_3 Logic Functioning bit
 (42 6)  (222 326)  (222 326)  LC_3 Logic Functioning bit
 (51 6)  (231 326)  (231 326)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (197 327)  (197 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (198 327)  (198 327)  routing T_4_20.sp12_h_r_5 <X> T_4_20.lc_trk_g1_5
 (28 7)  (208 327)  (208 327)  routing T_4_20.lc_trk_g2_5 <X> T_4_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 327)  (209 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (216 327)  (216 327)  LC_3 Logic Functioning bit
 (37 7)  (217 327)  (217 327)  LC_3 Logic Functioning bit
 (38 7)  (218 327)  (218 327)  LC_3 Logic Functioning bit
 (39 7)  (219 327)  (219 327)  LC_3 Logic Functioning bit
 (41 7)  (221 327)  (221 327)  LC_3 Logic Functioning bit
 (43 7)  (223 327)  (223 327)  LC_3 Logic Functioning bit
 (26 8)  (206 328)  (206 328)  routing T_4_20.lc_trk_g0_4 <X> T_4_20.wire_logic_cluster/lc_4/in_0
 (36 8)  (216 328)  (216 328)  LC_4 Logic Functioning bit
 (38 8)  (218 328)  (218 328)  LC_4 Logic Functioning bit
 (41 8)  (221 328)  (221 328)  LC_4 Logic Functioning bit
 (43 8)  (223 328)  (223 328)  LC_4 Logic Functioning bit
 (45 8)  (225 328)  (225 328)  LC_4 Logic Functioning bit
 (29 9)  (209 329)  (209 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (217 329)  (217 329)  LC_4 Logic Functioning bit
 (39 9)  (219 329)  (219 329)  LC_4 Logic Functioning bit
 (40 9)  (220 329)  (220 329)  LC_4 Logic Functioning bit
 (42 9)  (222 329)  (222 329)  LC_4 Logic Functioning bit
 (9 10)  (189 330)  (189 330)  routing T_4_20.sp4_h_r_4 <X> T_4_20.sp4_h_l_42
 (10 10)  (190 330)  (190 330)  routing T_4_20.sp4_h_r_4 <X> T_4_20.sp4_h_l_42
 (15 10)  (195 330)  (195 330)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g2_5
 (17 10)  (197 330)  (197 330)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (198 330)  (198 330)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g2_5
 (18 11)  (198 331)  (198 331)  routing T_4_20.sp12_v_t_2 <X> T_4_20.lc_trk_g2_5
 (31 12)  (211 332)  (211 332)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 332)  (212 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 332)  (214 332)  routing T_4_20.lc_trk_g1_4 <X> T_4_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (216 332)  (216 332)  LC_6 Logic Functioning bit
 (37 12)  (217 332)  (217 332)  LC_6 Logic Functioning bit
 (38 12)  (218 332)  (218 332)  LC_6 Logic Functioning bit
 (39 12)  (219 332)  (219 332)  LC_6 Logic Functioning bit
 (45 12)  (225 332)  (225 332)  LC_6 Logic Functioning bit
 (47 12)  (227 332)  (227 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (36 13)  (216 333)  (216 333)  LC_6 Logic Functioning bit
 (37 13)  (217 333)  (217 333)  LC_6 Logic Functioning bit
 (38 13)  (218 333)  (218 333)  LC_6 Logic Functioning bit
 (39 13)  (219 333)  (219 333)  LC_6 Logic Functioning bit


LogicTile_5_20

 (17 0)  (251 320)  (251 320)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 320)  (252 320)  routing T_5_20.wire_logic_cluster/lc_1/out <X> T_5_20.lc_trk_g0_1
 (0 2)  (234 322)  (234 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (1 2)  (235 322)  (235 322)  routing T_5_20.glb_netwk_6 <X> T_5_20.wire_logic_cluster/lc_7/clk
 (2 2)  (236 322)  (236 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (248 322)  (248 322)  routing T_5_20.wire_logic_cluster/lc_4/out <X> T_5_20.lc_trk_g0_4
 (22 2)  (256 322)  (256 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 322)  (258 322)  routing T_5_20.bot_op_7 <X> T_5_20.lc_trk_g0_7
 (27 2)  (261 322)  (261 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 322)  (262 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 322)  (263 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 322)  (264 322)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (266 322)  (266 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 322)  (268 322)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 322)  (269 322)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.input_2_1
 (37 2)  (271 322)  (271 322)  LC_1 Logic Functioning bit
 (45 2)  (279 322)  (279 322)  LC_1 Logic Functioning bit
 (52 2)  (286 322)  (286 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (17 3)  (251 323)  (251 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (29 3)  (263 323)  (263 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 323)  (264 323)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 323)  (265 323)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 323)  (266 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (268 323)  (268 323)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.input_2_1
 (37 3)  (271 323)  (271 323)  LC_1 Logic Functioning bit
 (39 3)  (273 323)  (273 323)  LC_1 Logic Functioning bit
 (40 3)  (274 323)  (274 323)  LC_1 Logic Functioning bit
 (21 4)  (255 324)  (255 324)  routing T_5_20.bnr_op_3 <X> T_5_20.lc_trk_g1_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (21 5)  (255 325)  (255 325)  routing T_5_20.bnr_op_3 <X> T_5_20.lc_trk_g1_3
 (14 7)  (248 327)  (248 327)  routing T_5_20.top_op_4 <X> T_5_20.lc_trk_g1_4
 (15 7)  (249 327)  (249 327)  routing T_5_20.top_op_4 <X> T_5_20.lc_trk_g1_4
 (17 7)  (251 327)  (251 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 8)  (260 328)  (260 328)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 328)  (264 328)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 328)  (268 328)  routing T_5_20.lc_trk_g1_4 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 328)  (269 328)  routing T_5_20.lc_trk_g0_4 <X> T_5_20.input_2_4
 (37 8)  (271 328)  (271 328)  LC_4 Logic Functioning bit
 (39 8)  (273 328)  (273 328)  LC_4 Logic Functioning bit
 (42 8)  (276 328)  (276 328)  LC_4 Logic Functioning bit
 (45 8)  (279 328)  (279 328)  LC_4 Logic Functioning bit
 (46 8)  (280 328)  (280 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 329)  (262 329)  routing T_5_20.lc_trk_g3_7 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (43 9)  (277 329)  (277 329)  LC_4 Logic Functioning bit
 (21 14)  (255 334)  (255 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7
 (22 14)  (256 334)  (256 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (258 334)  (258 334)  routing T_5_20.rgt_op_7 <X> T_5_20.lc_trk_g3_7


LogicTile_6_20

 (0 2)  (288 322)  (288 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (1 2)  (289 322)  (289 322)  routing T_6_20.glb_netwk_6 <X> T_6_20.wire_logic_cluster/lc_7/clk
 (2 2)  (290 322)  (290 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (301 322)  (301 322)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_v_t_39
 (22 2)  (310 322)  (310 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (12 3)  (300 323)  (300 323)  routing T_6_20.sp4_h_r_2 <X> T_6_20.sp4_v_t_39
 (21 3)  (309 323)  (309 323)  routing T_6_20.sp4_r_v_b_31 <X> T_6_20.lc_trk_g0_7
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (15 4)  (303 324)  (303 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (16 4)  (304 324)  (304 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (17 4)  (305 324)  (305 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (306 324)  (306 324)  routing T_6_20.sp4_h_r_9 <X> T_6_20.lc_trk_g1_1
 (25 4)  (313 324)  (313 324)  routing T_6_20.sp12_h_r_2 <X> T_6_20.lc_trk_g1_2
 (31 4)  (319 324)  (319 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 324)  (321 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (328 324)  (328 324)  LC_2 Logic Functioning bit
 (41 4)  (329 324)  (329 324)  LC_2 Logic Functioning bit
 (42 4)  (330 324)  (330 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (22 5)  (310 325)  (310 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_2 lc_trk_g1_2
 (24 5)  (312 325)  (312 325)  routing T_6_20.sp12_h_r_2 <X> T_6_20.lc_trk_g1_2
 (25 5)  (313 325)  (313 325)  routing T_6_20.sp12_h_r_2 <X> T_6_20.lc_trk_g1_2
 (31 5)  (319 325)  (319 325)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (40 5)  (328 325)  (328 325)  LC_2 Logic Functioning bit
 (41 5)  (329 325)  (329 325)  LC_2 Logic Functioning bit
 (42 5)  (330 325)  (330 325)  LC_2 Logic Functioning bit
 (43 5)  (331 325)  (331 325)  LC_2 Logic Functioning bit
 (22 6)  (310 326)  (310 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (311 326)  (311 326)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g1_7
 (24 6)  (312 326)  (312 326)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g1_7
 (27 6)  (315 326)  (315 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 326)  (322 326)  routing T_6_20.lc_trk_g1_1 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (52 6)  (340 326)  (340 326)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (309 327)  (309 327)  routing T_6_20.sp4_h_r_7 <X> T_6_20.lc_trk_g1_7
 (22 7)  (310 327)  (310 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (311 327)  (311 327)  routing T_6_20.sp12_h_r_14 <X> T_6_20.lc_trk_g1_6
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g1_2 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 327)  (318 327)  routing T_6_20.lc_trk_g1_7 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (21 8)  (309 328)  (309 328)  routing T_6_20.sp4_h_r_35 <X> T_6_20.lc_trk_g2_3
 (22 8)  (310 328)  (310 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (311 328)  (311 328)  routing T_6_20.sp4_h_r_35 <X> T_6_20.lc_trk_g2_3
 (24 8)  (312 328)  (312 328)  routing T_6_20.sp4_h_r_35 <X> T_6_20.lc_trk_g2_3
 (25 8)  (313 328)  (313 328)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (22 9)  (310 329)  (310 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (311 329)  (311 329)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (25 9)  (313 329)  (313 329)  routing T_6_20.sp4_v_t_23 <X> T_6_20.lc_trk_g2_2
 (1 10)  (289 330)  (289 330)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (21 10)  (309 330)  (309 330)  routing T_6_20.wire_logic_cluster/lc_7/out <X> T_6_20.lc_trk_g2_7
 (22 10)  (310 330)  (310 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (314 330)  (314 330)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (316 330)  (316 330)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 330)  (317 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (320 330)  (320 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 330)  (321 330)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 330)  (322 330)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 330)  (323 330)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_5
 (39 10)  (327 330)  (327 330)  LC_5 Logic Functioning bit
 (40 10)  (328 330)  (328 330)  LC_5 Logic Functioning bit
 (1 11)  (289 331)  (289 331)  routing T_6_20.glb_netwk_4 <X> T_6_20.glb2local_2
 (14 11)  (302 331)  (302 331)  routing T_6_20.sp4_h_l_17 <X> T_6_20.lc_trk_g2_4
 (15 11)  (303 331)  (303 331)  routing T_6_20.sp4_h_l_17 <X> T_6_20.lc_trk_g2_4
 (16 11)  (304 331)  (304 331)  routing T_6_20.sp4_h_l_17 <X> T_6_20.lc_trk_g2_4
 (17 11)  (305 331)  (305 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (310 331)  (310 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (314 331)  (314 331)  routing T_6_20.lc_trk_g0_7 <X> T_6_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 331)  (317 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (318 331)  (318 331)  routing T_6_20.lc_trk_g2_2 <X> T_6_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (319 331)  (319 331)  routing T_6_20.lc_trk_g3_3 <X> T_6_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 331)  (320 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (322 331)  (322 331)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_5
 (35 11)  (323 331)  (323 331)  routing T_6_20.lc_trk_g1_6 <X> T_6_20.input_2_5
 (38 11)  (326 331)  (326 331)  LC_5 Logic Functioning bit
 (39 11)  (327 331)  (327 331)  LC_5 Logic Functioning bit
 (40 11)  (328 331)  (328 331)  LC_5 Logic Functioning bit
 (41 11)  (329 331)  (329 331)  LC_5 Logic Functioning bit
 (42 11)  (330 331)  (330 331)  LC_5 Logic Functioning bit
 (43 11)  (331 331)  (331 331)  LC_5 Logic Functioning bit
 (22 12)  (310 332)  (310 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (311 332)  (311 332)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g3_3
 (24 12)  (312 332)  (312 332)  routing T_6_20.sp4_v_t_30 <X> T_6_20.lc_trk_g3_3
 (26 12)  (314 332)  (314 332)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (316 332)  (316 332)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 332)  (317 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (318 332)  (318 332)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (319 332)  (319 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (320 332)  (320 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 332)  (321 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 332)  (322 332)  routing T_6_20.lc_trk_g3_4 <X> T_6_20.wire_logic_cluster/lc_6/in_3
 (39 12)  (327 332)  (327 332)  LC_6 Logic Functioning bit
 (45 12)  (333 332)  (333 332)  LC_6 Logic Functioning bit
 (46 12)  (334 332)  (334 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (338 332)  (338 332)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (316 333)  (316 333)  routing T_6_20.lc_trk_g2_4 <X> T_6_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 333)  (317 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (318 333)  (318 333)  routing T_6_20.lc_trk_g2_7 <X> T_6_20.wire_logic_cluster/lc_6/in_1
 (39 13)  (327 333)  (327 333)  LC_6 Logic Functioning bit
 (40 13)  (328 333)  (328 333)  LC_6 Logic Functioning bit
 (42 13)  (330 333)  (330 333)  LC_6 Logic Functioning bit
 (29 14)  (317 334)  (317 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 334)  (318 334)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (319 334)  (319 334)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 334)  (320 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (321 334)  (321 334)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (324 334)  (324 334)  LC_7 Logic Functioning bit
 (37 14)  (325 334)  (325 334)  LC_7 Logic Functioning bit
 (38 14)  (326 334)  (326 334)  LC_7 Logic Functioning bit
 (39 14)  (327 334)  (327 334)  LC_7 Logic Functioning bit
 (40 14)  (328 334)  (328 334)  LC_7 Logic Functioning bit
 (41 14)  (329 334)  (329 334)  LC_7 Logic Functioning bit
 (42 14)  (330 334)  (330 334)  LC_7 Logic Functioning bit
 (43 14)  (331 334)  (331 334)  LC_7 Logic Functioning bit
 (14 15)  (302 335)  (302 335)  routing T_6_20.tnl_op_4 <X> T_6_20.lc_trk_g3_4
 (15 15)  (303 335)  (303 335)  routing T_6_20.tnl_op_4 <X> T_6_20.lc_trk_g3_4
 (17 15)  (305 335)  (305 335)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (313 335)  (313 335)  routing T_6_20.sp4_r_v_b_46 <X> T_6_20.lc_trk_g3_6
 (26 15)  (314 335)  (314 335)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 335)  (316 335)  routing T_6_20.lc_trk_g2_3 <X> T_6_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 335)  (317 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 335)  (318 335)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (319 335)  (319 335)  routing T_6_20.lc_trk_g2_6 <X> T_6_20.wire_logic_cluster/lc_7/in_3
 (36 15)  (324 335)  (324 335)  LC_7 Logic Functioning bit
 (38 15)  (326 335)  (326 335)  LC_7 Logic Functioning bit
 (40 15)  (328 335)  (328 335)  LC_7 Logic Functioning bit
 (41 15)  (329 335)  (329 335)  LC_7 Logic Functioning bit
 (42 15)  (330 335)  (330 335)  LC_7 Logic Functioning bit
 (43 15)  (331 335)  (331 335)  LC_7 Logic Functioning bit


LogicTile_7_20

 (0 2)  (342 322)  (342 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (1 2)  (343 322)  (343 322)  routing T_7_20.glb_netwk_6 <X> T_7_20.wire_logic_cluster/lc_7/clk
 (2 2)  (344 322)  (344 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (355 322)  (355 322)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_t_39
 (27 2)  (369 322)  (369 322)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 322)  (371 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (374 322)  (374 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 322)  (375 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 322)  (376 322)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (379 322)  (379 322)  LC_1 Logic Functioning bit
 (39 2)  (381 322)  (381 322)  LC_1 Logic Functioning bit
 (41 2)  (383 322)  (383 322)  LC_1 Logic Functioning bit
 (43 2)  (385 322)  (385 322)  LC_1 Logic Functioning bit
 (45 2)  (387 322)  (387 322)  LC_1 Logic Functioning bit
 (12 3)  (354 323)  (354 323)  routing T_7_20.sp4_h_r_2 <X> T_7_20.sp4_v_t_39
 (30 3)  (372 323)  (372 323)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.wire_logic_cluster/lc_1/in_1
 (37 3)  (379 323)  (379 323)  LC_1 Logic Functioning bit
 (39 3)  (381 323)  (381 323)  LC_1 Logic Functioning bit
 (41 3)  (383 323)  (383 323)  LC_1 Logic Functioning bit
 (43 3)  (385 323)  (385 323)  LC_1 Logic Functioning bit
 (51 3)  (393 323)  (393 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (395 323)  (395 323)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (364 324)  (364 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (366 324)  (366 324)  routing T_7_20.top_op_3 <X> T_7_20.lc_trk_g1_3
 (21 5)  (363 325)  (363 325)  routing T_7_20.top_op_3 <X> T_7_20.lc_trk_g1_3
 (14 6)  (356 326)  (356 326)  routing T_7_20.wire_logic_cluster/lc_4/out <X> T_7_20.lc_trk_g1_4
 (17 7)  (359 327)  (359 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (31 8)  (373 328)  (373 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 328)  (374 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (376 328)  (376 328)  routing T_7_20.lc_trk_g1_4 <X> T_7_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (379 328)  (379 328)  LC_4 Logic Functioning bit
 (38 8)  (380 328)  (380 328)  LC_4 Logic Functioning bit
 (39 8)  (381 328)  (381 328)  LC_4 Logic Functioning bit
 (43 8)  (385 328)  (385 328)  LC_4 Logic Functioning bit
 (45 8)  (387 328)  (387 328)  LC_4 Logic Functioning bit
 (46 8)  (388 328)  (388 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (369 329)  (369 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 329)  (370 329)  routing T_7_20.lc_trk_g3_1 <X> T_7_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 329)  (371 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 329)  (374 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (376 329)  (376 329)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.input_2_4
 (35 9)  (377 329)  (377 329)  routing T_7_20.lc_trk_g1_3 <X> T_7_20.input_2_4
 (36 9)  (378 329)  (378 329)  LC_4 Logic Functioning bit
 (38 9)  (380 329)  (380 329)  LC_4 Logic Functioning bit
 (39 9)  (381 329)  (381 329)  LC_4 Logic Functioning bit
 (42 9)  (384 329)  (384 329)  LC_4 Logic Functioning bit
 (51 9)  (393 329)  (393 329)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (12 12)  (354 332)  (354 332)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (17 12)  (359 332)  (359 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (360 332)  (360 332)  routing T_7_20.wire_logic_cluster/lc_1/out <X> T_7_20.lc_trk_g3_1
 (11 13)  (353 333)  (353 333)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (13 13)  (355 333)  (355 333)  routing T_7_20.sp4_v_b_5 <X> T_7_20.sp4_h_r_11
 (1 14)  (343 334)  (343 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (342 335)  (342 335)  routing T_7_20.glb_netwk_2 <X> T_7_20.wire_logic_cluster/lc_7/s_r


RAM_Tile_8_20

 (10 8)  (406 328)  (406 328)  routing T_8_20.sp4_v_t_39 <X> T_8_20.sp4_h_r_7
 (11 15)  (407 335)  (407 335)  routing T_8_20.sp4_h_r_11 <X> T_8_20.sp4_h_l_46


LogicTile_9_20

 (15 0)  (453 320)  (453 320)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (16 0)  (454 320)  (454 320)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (17 0)  (455 320)  (455 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_1 lc_trk_g0_1
 (21 0)  (459 320)  (459 320)  routing T_9_20.bnr_op_3 <X> T_9_20.lc_trk_g0_3
 (22 0)  (460 320)  (460 320)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (26 0)  (464 320)  (464 320)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 320)  (465 320)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 320)  (469 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 320)  (472 320)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (40 0)  (478 320)  (478 320)  LC_0 Logic Functioning bit
 (42 0)  (480 320)  (480 320)  LC_0 Logic Functioning bit
 (18 1)  (456 321)  (456 321)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g0_1
 (21 1)  (459 321)  (459 321)  routing T_9_20.bnr_op_3 <X> T_9_20.lc_trk_g0_3
 (27 1)  (465 321)  (465 321)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g1_2 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (0 2)  (438 322)  (438 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (1 2)  (439 322)  (439 322)  routing T_9_20.glb_netwk_6 <X> T_9_20.wire_logic_cluster/lc_7/clk
 (2 2)  (440 322)  (440 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (13 2)  (451 322)  (451 322)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_39
 (15 2)  (453 322)  (453 322)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (17 2)  (455 322)  (455 322)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (456 322)  (456 322)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (27 2)  (465 322)  (465 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (466 322)  (466 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 322)  (467 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 322)  (469 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g3_5 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (38 2)  (476 322)  (476 322)  LC_1 Logic Functioning bit
 (47 2)  (485 322)  (485 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (488 322)  (488 322)  Cascade bit: LH_LC01_inmux02_5

 (12 3)  (450 323)  (450 323)  routing T_9_20.sp4_h_r_2 <X> T_9_20.sp4_v_t_39
 (15 3)  (453 323)  (453 323)  routing T_9_20.bot_op_4 <X> T_9_20.lc_trk_g0_4
 (17 3)  (455 323)  (455 323)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (456 323)  (456 323)  routing T_9_20.sp12_h_r_5 <X> T_9_20.lc_trk_g0_5
 (38 3)  (476 323)  (476 323)  LC_1 Logic Functioning bit
 (0 4)  (438 324)  (438 324)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (1 4)  (439 324)  (439 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 324)  (453 324)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (16 4)  (454 324)  (454 324)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (17 4)  (455 324)  (455 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (22 4)  (460 324)  (460 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 324)  (461 324)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g1_3
 (24 4)  (462 324)  (462 324)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g1_3
 (26 4)  (464 324)  (464 324)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (466 324)  (466 324)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 324)  (467 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (47 4)  (485 324)  (485 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (488 324)  (488 324)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (439 325)  (439 325)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_7/cen
 (18 5)  (456 325)  (456 325)  routing T_9_20.sp4_h_r_1 <X> T_9_20.lc_trk_g1_1
 (21 5)  (459 325)  (459 325)  routing T_9_20.sp4_h_r_3 <X> T_9_20.lc_trk_g1_3
 (22 5)  (460 325)  (460 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (461 325)  (461 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (24 5)  (462 325)  (462 325)  routing T_9_20.sp4_v_b_18 <X> T_9_20.lc_trk_g1_2
 (26 5)  (464 325)  (464 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 325)  (468 325)  routing T_9_20.lc_trk_g2_3 <X> T_9_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (43 5)  (481 325)  (481 325)  LC_2 Logic Functioning bit
 (14 6)  (452 326)  (452 326)  routing T_9_20.bnr_op_4 <X> T_9_20.lc_trk_g1_4
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (22 6)  (460 326)  (460 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (461 326)  (461 326)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g1_7
 (24 6)  (462 326)  (462 326)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g1_7
 (28 6)  (466 326)  (466 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (473 326)  (473 326)  routing T_9_20.lc_trk_g0_5 <X> T_9_20.input_2_3
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (41 6)  (479 326)  (479 326)  LC_3 Logic Functioning bit
 (14 7)  (452 327)  (452 327)  routing T_9_20.bnr_op_4 <X> T_9_20.lc_trk_g1_4
 (17 7)  (455 327)  (455 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (459 327)  (459 327)  routing T_9_20.sp4_h_r_7 <X> T_9_20.lc_trk_g1_7
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 327)  (469 327)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 327)  (470 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (38 7)  (476 327)  (476 327)  LC_3 Logic Functioning bit
 (39 7)  (477 327)  (477 327)  LC_3 Logic Functioning bit
 (40 7)  (478 327)  (478 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (43 7)  (481 327)  (481 327)  LC_3 Logic Functioning bit
 (6 8)  (444 328)  (444 328)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_b_6
 (11 8)  (449 328)  (449 328)  routing T_9_20.sp4_h_r_3 <X> T_9_20.sp4_v_b_8
 (21 8)  (459 328)  (459 328)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g2_3
 (22 8)  (460 328)  (460 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (461 328)  (461 328)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g2_3
 (24 8)  (462 328)  (462 328)  routing T_9_20.sp4_h_r_35 <X> T_9_20.lc_trk_g2_3
 (25 8)  (463 328)  (463 328)  routing T_9_20.sp4_v_b_26 <X> T_9_20.lc_trk_g2_2
 (26 8)  (464 328)  (464 328)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 328)  (467 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (470 328)  (470 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (39 8)  (477 328)  (477 328)  LC_4 Logic Functioning bit
 (40 8)  (478 328)  (478 328)  LC_4 Logic Functioning bit
 (41 8)  (479 328)  (479 328)  LC_4 Logic Functioning bit
 (50 8)  (488 328)  (488 328)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (449 329)  (449 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8
 (13 9)  (451 329)  (451 329)  routing T_9_20.sp4_h_l_37 <X> T_9_20.sp4_h_r_8
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_v_b_26 <X> T_9_20.lc_trk_g2_2
 (26 9)  (464 329)  (464 329)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (466 329)  (466 329)  routing T_9_20.lc_trk_g2_6 <X> T_9_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 329)  (467 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 329)  (469 329)  routing T_9_20.lc_trk_g0_3 <X> T_9_20.wire_logic_cluster/lc_4/in_3
 (38 9)  (476 329)  (476 329)  LC_4 Logic Functioning bit
 (39 9)  (477 329)  (477 329)  LC_4 Logic Functioning bit
 (41 9)  (479 329)  (479 329)  LC_4 Logic Functioning bit
 (14 10)  (452 330)  (452 330)  routing T_9_20.rgt_op_4 <X> T_9_20.lc_trk_g2_4
 (17 10)  (455 330)  (455 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (456 330)  (456 330)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g2_5
 (25 10)  (463 330)  (463 330)  routing T_9_20.wire_logic_cluster/lc_6/out <X> T_9_20.lc_trk_g2_6
 (31 10)  (469 330)  (469 330)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (472 330)  (472 330)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 330)  (474 330)  LC_5 Logic Functioning bit
 (37 10)  (475 330)  (475 330)  LC_5 Logic Functioning bit
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (45 10)  (483 330)  (483 330)  LC_5 Logic Functioning bit
 (46 10)  (484 330)  (484 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (489 330)  (489 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (8 11)  (446 331)  (446 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (9 11)  (447 331)  (447 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (10 11)  (448 331)  (448 331)  routing T_9_20.sp4_h_r_1 <X> T_9_20.sp4_v_t_42
 (15 11)  (453 331)  (453 331)  routing T_9_20.rgt_op_4 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (460 331)  (460 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g1_7 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 331)  (474 331)  LC_5 Logic Functioning bit
 (37 11)  (475 331)  (475 331)  LC_5 Logic Functioning bit
 (38 11)  (476 331)  (476 331)  LC_5 Logic Functioning bit
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (46 11)  (484 331)  (484 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (47 11)  (485 331)  (485 331)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (48 11)  (486 331)  (486 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (1 12)  (439 332)  (439 332)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (16 12)  (454 332)  (454 332)  routing T_9_20.sp12_v_t_14 <X> T_9_20.lc_trk_g3_1
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp12_v_t_14 lc_trk_g3_1
 (25 12)  (463 332)  (463 332)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (28 12)  (466 332)  (466 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 332)  (467 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 332)  (468 332)  routing T_9_20.lc_trk_g2_5 <X> T_9_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 332)  (469 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 332)  (470 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (472 332)  (472 332)  routing T_9_20.lc_trk_g1_4 <X> T_9_20.wire_logic_cluster/lc_6/in_3
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (1 13)  (439 333)  (439 333)  routing T_9_20.glb_netwk_4 <X> T_9_20.glb2local_3
 (18 13)  (456 333)  (456 333)  routing T_9_20.sp12_v_t_14 <X> T_9_20.lc_trk_g3_1
 (22 13)  (460 333)  (460 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 333)  (462 333)  routing T_9_20.rgt_op_2 <X> T_9_20.lc_trk_g3_2
 (26 13)  (464 333)  (464 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 333)  (465 333)  routing T_9_20.lc_trk_g1_3 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 333)  (470 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (472 333)  (472 333)  routing T_9_20.lc_trk_g1_1 <X> T_9_20.input_2_6
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (1 14)  (439 334)  (439 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (11 14)  (449 334)  (449 334)  routing T_9_20.sp4_h_r_5 <X> T_9_20.sp4_v_t_46
 (13 14)  (451 334)  (451 334)  routing T_9_20.sp4_h_r_5 <X> T_9_20.sp4_v_t_46
 (17 14)  (455 334)  (455 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 334)  (469 334)  routing T_9_20.lc_trk_g0_4 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (37 14)  (475 334)  (475 334)  LC_7 Logic Functioning bit
 (40 14)  (478 334)  (478 334)  LC_7 Logic Functioning bit
 (41 14)  (479 334)  (479 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (50 14)  (488 334)  (488 334)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (438 335)  (438 335)  routing T_9_20.glb_netwk_2 <X> T_9_20.wire_logic_cluster/lc_7/s_r
 (12 15)  (450 335)  (450 335)  routing T_9_20.sp4_h_r_5 <X> T_9_20.sp4_v_t_46
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (456 335)  (456 335)  routing T_9_20.sp4_r_v_b_45 <X> T_9_20.lc_trk_g3_5
 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (465 335)  (465 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (466 335)  (466 335)  routing T_9_20.lc_trk_g3_2 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (474 335)  (474 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit
 (39 15)  (477 335)  (477 335)  LC_7 Logic Functioning bit
 (42 15)  (480 335)  (480 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (5 0)  (497 320)  (497 320)  routing T_10_20.sp4_v_b_6 <X> T_10_20.sp4_h_r_0
 (15 0)  (507 320)  (507 320)  routing T_10_20.bot_op_1 <X> T_10_20.lc_trk_g0_1
 (17 0)  (509 320)  (509 320)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g1_4 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 320)  (523 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (36 0)  (528 320)  (528 320)  LC_0 Logic Functioning bit
 (37 0)  (529 320)  (529 320)  LC_0 Logic Functioning bit
 (40 0)  (532 320)  (532 320)  LC_0 Logic Functioning bit
 (41 0)  (533 320)  (533 320)  LC_0 Logic Functioning bit
 (46 0)  (538 320)  (538 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (496 321)  (496 321)  routing T_10_20.sp4_v_b_6 <X> T_10_20.sp4_h_r_0
 (6 1)  (498 321)  (498 321)  routing T_10_20.sp4_v_b_6 <X> T_10_20.sp4_h_r_0
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (515 321)  (515 321)  routing T_10_20.sp12_h_r_10 <X> T_10_20.lc_trk_g0_2
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (519 321)  (519 321)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (53 1)  (545 321)  (545 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (12 2)  (504 322)  (504 322)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_h_l_39
 (14 2)  (506 322)  (506 322)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g0_4
 (25 2)  (517 322)  (517 322)  routing T_10_20.lft_op_6 <X> T_10_20.lc_trk_g0_6
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 322)  (522 322)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 322)  (526 322)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (529 322)  (529 322)  LC_1 Logic Functioning bit
 (40 2)  (532 322)  (532 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (17 3)  (509 323)  (509 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.lft_op_6 <X> T_10_20.lc_trk_g0_6
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 323)  (524 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (525 323)  (525 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (34 3)  (526 323)  (526 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (35 3)  (527 323)  (527 323)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_1
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (38 3)  (530 323)  (530 323)  LC_1 Logic Functioning bit
 (39 3)  (531 323)  (531 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (2 4)  (494 324)  (494 324)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 4)  (500 324)  (500 324)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_r_4
 (9 4)  (501 324)  (501 324)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_r_4
 (22 4)  (514 324)  (514 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 324)  (516 324)  routing T_10_20.bot_op_3 <X> T_10_20.lc_trk_g1_3
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (41 4)  (533 324)  (533 324)  LC_2 Logic Functioning bit
 (43 4)  (535 324)  (535 324)  LC_2 Logic Functioning bit
 (16 5)  (508 325)  (508 325)  routing T_10_20.sp12_h_r_8 <X> T_10_20.lc_trk_g1_0
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (515 325)  (515 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.sp4_v_b_18 <X> T_10_20.lc_trk_g1_2
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 325)  (528 325)  LC_2 Logic Functioning bit
 (38 5)  (530 325)  (530 325)  LC_2 Logic Functioning bit
 (40 5)  (532 325)  (532 325)  LC_2 Logic Functioning bit
 (42 5)  (534 325)  (534 325)  LC_2 Logic Functioning bit
 (11 6)  (503 326)  (503 326)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_v_t_40
 (14 6)  (506 326)  (506 326)  routing T_10_20.wire_logic_cluster/lc_4/out <X> T_10_20.lc_trk_g1_4
 (17 6)  (509 326)  (509 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (510 326)  (510 326)  routing T_10_20.wire_logic_cluster/lc_5/out <X> T_10_20.lc_trk_g1_5
 (21 6)  (513 326)  (513 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (515 326)  (515 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (25 6)  (517 326)  (517 326)  routing T_10_20.bnr_op_6 <X> T_10_20.lc_trk_g1_6
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 326)  (522 326)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 326)  (523 326)  routing T_10_20.lc_trk_g0_4 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 326)  (528 326)  LC_3 Logic Functioning bit
 (37 6)  (529 326)  (529 326)  LC_3 Logic Functioning bit
 (40 6)  (532 326)  (532 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (50 6)  (542 326)  (542 326)  Cascade bit: LH_LC03_inmux02_5

 (8 7)  (500 327)  (500 327)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_v_t_41
 (9 7)  (501 327)  (501 327)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_v_t_41
 (10 7)  (502 327)  (502 327)  routing T_10_20.sp4_h_r_10 <X> T_10_20.sp4_v_t_41
 (12 7)  (504 327)  (504 327)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_v_t_40
 (17 7)  (509 327)  (509 327)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (513 327)  (513 327)  routing T_10_20.sp4_h_l_10 <X> T_10_20.lc_trk_g1_7
 (22 7)  (514 327)  (514 327)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (517 327)  (517 327)  routing T_10_20.bnr_op_6 <X> T_10_20.lc_trk_g1_6
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 327)  (522 327)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (38 7)  (530 327)  (530 327)  LC_3 Logic Functioning bit
 (39 7)  (531 327)  (531 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (42 7)  (534 327)  (534 327)  LC_3 Logic Functioning bit
 (2 8)  (494 328)  (494 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (506 328)  (506 328)  routing T_10_20.sp12_v_b_0 <X> T_10_20.lc_trk_g2_0
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 328)  (523 328)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 328)  (530 328)  LC_4 Logic Functioning bit
 (39 8)  (531 328)  (531 328)  LC_4 Logic Functioning bit
 (40 8)  (532 328)  (532 328)  LC_4 Logic Functioning bit
 (43 8)  (535 328)  (535 328)  LC_4 Logic Functioning bit
 (14 9)  (506 329)  (506 329)  routing T_10_20.sp12_v_b_0 <X> T_10_20.lc_trk_g2_0
 (15 9)  (507 329)  (507 329)  routing T_10_20.sp12_v_b_0 <X> T_10_20.lc_trk_g2_0
 (17 9)  (509 329)  (509 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_0 lc_trk_g2_0
 (26 9)  (518 329)  (518 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 329)  (519 329)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (523 329)  (523 329)  routing T_10_20.lc_trk_g1_6 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (524 329)  (524 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (527 329)  (527 329)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.input_2_4
 (36 9)  (528 329)  (528 329)  LC_4 Logic Functioning bit
 (37 9)  (529 329)  (529 329)  LC_4 Logic Functioning bit
 (41 9)  (533 329)  (533 329)  LC_4 Logic Functioning bit
 (42 9)  (534 329)  (534 329)  LC_4 Logic Functioning bit
 (14 10)  (506 330)  (506 330)  routing T_10_20.bnl_op_4 <X> T_10_20.lc_trk_g2_4
 (16 10)  (508 330)  (508 330)  routing T_10_20.sp4_v_t_16 <X> T_10_20.lc_trk_g2_5
 (17 10)  (509 330)  (509 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (510 330)  (510 330)  routing T_10_20.sp4_v_t_16 <X> T_10_20.lc_trk_g2_5
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (526 330)  (526 330)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 330)  (528 330)  LC_5 Logic Functioning bit
 (38 10)  (530 330)  (530 330)  LC_5 Logic Functioning bit
 (39 10)  (531 330)  (531 330)  LC_5 Logic Functioning bit
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 331)  (506 331)  routing T_10_20.bnl_op_4 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g1_3 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 331)  (528 331)  LC_5 Logic Functioning bit
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (39 11)  (531 331)  (531 331)  LC_5 Logic Functioning bit
 (40 11)  (532 331)  (532 331)  LC_5 Logic Functioning bit
 (25 12)  (517 332)  (517 332)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 332)  (520 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 332)  (522 332)  routing T_10_20.lc_trk_g2_5 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 332)  (526 332)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 332)  (532 332)  LC_6 Logic Functioning bit
 (41 12)  (533 332)  (533 332)  LC_6 Logic Functioning bit
 (42 12)  (534 332)  (534 332)  LC_6 Logic Functioning bit
 (43 12)  (535 332)  (535 332)  LC_6 Logic Functioning bit
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (25 13)  (517 333)  (517 333)  routing T_10_20.sp4_h_r_42 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 333)  (519 333)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (527 333)  (527 333)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (39 13)  (531 333)  (531 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (42 13)  (534 333)  (534 333)  LC_6 Logic Functioning bit
 (14 14)  (506 334)  (506 334)  routing T_10_20.bnl_op_4 <X> T_10_20.lc_trk_g3_4
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 14)  (520 334)  (520 334)  routing T_10_20.lc_trk_g2_0 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 334)  (526 334)  routing T_10_20.lc_trk_g1_5 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (41 14)  (533 334)  (533 334)  LC_7 Logic Functioning bit
 (42 14)  (534 334)  (534 334)  LC_7 Logic Functioning bit
 (50 14)  (542 334)  (542 334)  Cascade bit: LH_LC07_inmux02_5

 (4 15)  (496 335)  (496 335)  routing T_10_20.sp4_v_b_4 <X> T_10_20.sp4_h_l_44
 (9 15)  (501 335)  (501 335)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_v_t_47
 (10 15)  (502 335)  (502 335)  routing T_10_20.sp4_v_b_2 <X> T_10_20.sp4_v_t_47
 (14 15)  (506 335)  (506 335)  routing T_10_20.bnl_op_4 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 335)  (515 335)  routing T_10_20.sp4_v_b_46 <X> T_10_20.lc_trk_g3_6
 (24 15)  (516 335)  (516 335)  routing T_10_20.sp4_v_b_46 <X> T_10_20.lc_trk_g3_6
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (36 15)  (528 335)  (528 335)  LC_7 Logic Functioning bit
 (37 15)  (529 335)  (529 335)  LC_7 Logic Functioning bit
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (569 320)  (569 320)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.sp4_v_b_19 <X> T_11_20.lc_trk_g0_3
 (26 0)  (572 320)  (572 320)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 0)  (574 320)  (574 320)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (582 320)  (582 320)  LC_0 Logic Functioning bit
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (15 1)  (561 321)  (561 321)  routing T_11_20.bot_op_0 <X> T_11_20.lc_trk_g0_0
 (17 1)  (563 321)  (563 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (568 321)  (568 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (570 321)  (570 321)  routing T_11_20.bot_op_2 <X> T_11_20.lc_trk_g0_2
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 321)  (576 321)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 321)  (577 321)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (39 1)  (585 321)  (585 321)  LC_0 Logic Functioning bit
 (11 2)  (557 322)  (557 322)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_t_39
 (15 2)  (561 322)  (561 322)  routing T_11_20.sp4_h_r_13 <X> T_11_20.lc_trk_g0_5
 (16 2)  (562 322)  (562 322)  routing T_11_20.sp4_h_r_13 <X> T_11_20.lc_trk_g0_5
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 322)  (564 322)  routing T_11_20.sp4_h_r_13 <X> T_11_20.lc_trk_g0_5
 (21 2)  (567 322)  (567 322)  routing T_11_20.lft_op_7 <X> T_11_20.lc_trk_g0_7
 (22 2)  (568 322)  (568 322)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 322)  (570 322)  routing T_11_20.lft_op_7 <X> T_11_20.lc_trk_g0_7
 (26 2)  (572 322)  (572 322)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 322)  (573 322)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 322)  (575 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 322)  (578 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (580 322)  (580 322)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (39 2)  (585 322)  (585 322)  LC_1 Logic Functioning bit
 (40 2)  (586 322)  (586 322)  LC_1 Logic Functioning bit
 (42 2)  (588 322)  (588 322)  LC_1 Logic Functioning bit
 (50 2)  (596 322)  (596 322)  Cascade bit: LH_LC01_inmux02_5

 (29 3)  (575 323)  (575 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 323)  (577 323)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 323)  (586 323)  LC_1 Logic Functioning bit
 (41 3)  (587 323)  (587 323)  LC_1 Logic Functioning bit
 (42 3)  (588 323)  (588 323)  LC_1 Logic Functioning bit
 (14 4)  (560 324)  (560 324)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (15 4)  (561 324)  (561 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (16 4)  (562 324)  (562 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.sp4_h_r_9 <X> T_11_20.lc_trk_g1_1
 (21 4)  (567 324)  (567 324)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g1_3
 (22 4)  (568 324)  (568 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (569 324)  (569 324)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g1_3
 (24 4)  (570 324)  (570 324)  routing T_11_20.sp4_h_r_11 <X> T_11_20.lc_trk_g1_3
 (26 4)  (572 324)  (572 324)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 324)  (574 324)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (41 4)  (587 324)  (587 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (43 4)  (589 324)  (589 324)  LC_2 Logic Functioning bit
 (15 5)  (561 325)  (561 325)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (574 325)  (574 325)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 325)  (575 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 325)  (577 325)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 325)  (578 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (580 325)  (580 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_2
 (35 5)  (581 325)  (581 325)  routing T_11_20.lc_trk_g1_3 <X> T_11_20.input_2_2
 (37 5)  (583 325)  (583 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (43 5)  (589 325)  (589 325)  LC_2 Logic Functioning bit
 (11 6)  (557 326)  (557 326)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_t_40
 (13 6)  (559 326)  (559 326)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_t_40
 (15 6)  (561 326)  (561 326)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g1_5
 (17 6)  (563 326)  (563 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (564 326)  (564 326)  routing T_11_20.lft_op_5 <X> T_11_20.lc_trk_g1_5
 (27 6)  (573 326)  (573 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 326)  (576 326)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (577 326)  (577 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 326)  (581 326)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_3
 (38 6)  (584 326)  (584 326)  LC_3 Logic Functioning bit
 (39 6)  (585 326)  (585 326)  LC_3 Logic Functioning bit
 (42 6)  (588 326)  (588 326)  LC_3 Logic Functioning bit
 (43 6)  (589 326)  (589 326)  LC_3 Logic Functioning bit
 (12 7)  (558 327)  (558 327)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_v_t_40
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (578 327)  (578 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (579 327)  (579 327)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_3
 (34 7)  (580 327)  (580 327)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_3
 (35 7)  (581 327)  (581 327)  routing T_11_20.lc_trk_g3_6 <X> T_11_20.input_2_3
 (36 7)  (582 327)  (582 327)  LC_3 Logic Functioning bit
 (37 7)  (583 327)  (583 327)  LC_3 Logic Functioning bit
 (40 7)  (586 327)  (586 327)  LC_3 Logic Functioning bit
 (41 7)  (587 327)  (587 327)  LC_3 Logic Functioning bit
 (15 8)  (561 328)  (561 328)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g2_1
 (17 8)  (563 328)  (563 328)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (564 328)  (564 328)  routing T_11_20.rgt_op_1 <X> T_11_20.lc_trk_g2_1
 (21 8)  (567 328)  (567 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.rgt_op_3 <X> T_11_20.lc_trk_g2_3
 (25 8)  (571 328)  (571 328)  routing T_11_20.bnl_op_2 <X> T_11_20.lc_trk_g2_2
 (27 8)  (573 328)  (573 328)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (588 328)  (588 328)  LC_4 Logic Functioning bit
 (43 8)  (589 328)  (589 328)  LC_4 Logic Functioning bit
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 329)  (571 329)  routing T_11_20.bnl_op_2 <X> T_11_20.lc_trk_g2_2
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g0_2 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.input_2_4
 (40 9)  (586 329)  (586 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (3 10)  (549 330)  (549 330)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_h_l_22
 (8 10)  (554 330)  (554 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_h_r_11 <X> T_11_20.sp4_h_l_42
 (14 10)  (560 330)  (560 330)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g2_4
 (21 10)  (567 330)  (567 330)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (27 10)  (573 330)  (573 330)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 330)  (577 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g1_5 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (43 10)  (589 330)  (589 330)  LC_5 Logic Functioning bit
 (46 10)  (592 330)  (592 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (3 11)  (549 331)  (549 331)  routing T_11_20.sp12_h_r_1 <X> T_11_20.sp12_h_l_22
 (10 11)  (556 331)  (556 331)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_t_42
 (14 11)  (560 331)  (560 331)  routing T_11_20.bnl_op_4 <X> T_11_20.lc_trk_g2_4
 (17 11)  (563 331)  (563 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (567 331)  (567 331)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_1 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (37 11)  (583 331)  (583 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (25 12)  (571 332)  (571 332)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g3_2
 (28 12)  (574 332)  (574 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 332)  (575 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 332)  (576 332)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 332)  (577 332)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (37 12)  (583 332)  (583 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (39 12)  (585 332)  (585 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (569 333)  (569 333)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g3_2
 (24 13)  (570 333)  (570 333)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g3_2
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 333)  (576 333)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g0_7 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 333)  (582 333)  LC_6 Logic Functioning bit
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (40 13)  (586 333)  (586 333)  LC_6 Logic Functioning bit
 (41 13)  (587 333)  (587 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 334)  (564 334)  routing T_11_20.bnl_op_5 <X> T_11_20.lc_trk_g3_5
 (28 14)  (574 334)  (574 334)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g2_4 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (38 14)  (584 334)  (584 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (43 14)  (589 334)  (589 334)  LC_7 Logic Functioning bit
 (51 14)  (597 334)  (597 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (6 15)  (552 335)  (552 335)  routing T_11_20.sp4_h_r_9 <X> T_11_20.sp4_h_l_44
 (18 15)  (564 335)  (564 335)  routing T_11_20.bnl_op_5 <X> T_11_20.lc_trk_g3_5
 (22 15)  (568 335)  (568 335)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (570 335)  (570 335)  routing T_11_20.tnr_op_6 <X> T_11_20.lc_trk_g3_6
 (26 15)  (572 335)  (572 335)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 335)  (575 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (37 15)  (583 335)  (583 335)  LC_7 Logic Functioning bit
 (38 15)  (584 335)  (584 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit


LogicTile_12_20

 (22 0)  (622 320)  (622 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (623 320)  (623 320)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (24 0)  (624 320)  (624 320)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (28 0)  (628 320)  (628 320)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 320)  (629 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (44 0)  (644 320)  (644 320)  LC_0 Logic Functioning bit
 (15 1)  (615 321)  (615 321)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g0_0
 (16 1)  (616 321)  (616 321)  routing T_12_20.sp4_v_t_5 <X> T_12_20.lc_trk_g0_0
 (17 1)  (617 321)  (617 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (21 1)  (621 321)  (621 321)  routing T_12_20.sp4_h_r_3 <X> T_12_20.lc_trk_g0_3
 (30 1)  (630 321)  (630 321)  routing T_12_20.lc_trk_g2_3 <X> T_12_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (34 1)  (634 321)  (634 321)  routing T_12_20.lc_trk_g3_5 <X> T_12_20.input_2_0
 (0 2)  (600 322)  (600 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (1 2)  (601 322)  (601 322)  routing T_12_20.glb_netwk_6 <X> T_12_20.wire_logic_cluster/lc_7/clk
 (2 2)  (602 322)  (602 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 322)  (627 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 322)  (628 322)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (43 2)  (643 322)  (643 322)  LC_1 Logic Functioning bit
 (44 2)  (644 322)  (644 322)  LC_1 Logic Functioning bit
 (45 2)  (645 322)  (645 322)  LC_1 Logic Functioning bit
 (47 2)  (647 322)  (647 322)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 323)  (626 323)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 323)  (636 323)  LC_1 Logic Functioning bit
 (37 3)  (637 323)  (637 323)  LC_1 Logic Functioning bit
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (47 3)  (647 323)  (647 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (648 323)  (648 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (651 323)  (651 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (621 324)  (621 324)  routing T_12_20.wire_logic_cluster/lc_3/out <X> T_12_20.lc_trk_g1_3
 (22 4)  (622 324)  (622 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (627 324)  (627 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 324)  (629 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 324)  (630 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (641 324)  (641 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (44 4)  (644 324)  (644 324)  LC_2 Logic Functioning bit
 (45 4)  (645 324)  (645 324)  LC_2 Logic Functioning bit
 (46 4)  (646 324)  (646 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (647 324)  (647 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (4 5)  (604 325)  (604 325)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_h_r_3
 (6 5)  (606 325)  (606 325)  routing T_12_20.sp4_h_l_42 <X> T_12_20.sp4_h_r_3
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 325)  (628 325)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (37 5)  (637 325)  (637 325)  LC_2 Logic Functioning bit
 (38 5)  (638 325)  (638 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (43 5)  (643 325)  (643 325)  LC_2 Logic Functioning bit
 (47 5)  (647 325)  (647 325)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (648 325)  (648 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (27 6)  (627 326)  (627 326)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (44 6)  (644 326)  (644 326)  LC_3 Logic Functioning bit
 (45 6)  (645 326)  (645 326)  LC_3 Logic Functioning bit
 (46 6)  (646 326)  (646 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (47 6)  (647 326)  (647 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (48 6)  (648 326)  (648 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (614 327)  (614 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_l_9 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g0_3 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g1_3 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 327)  (636 327)  LC_3 Logic Functioning bit
 (37 7)  (637 327)  (637 327)  LC_3 Logic Functioning bit
 (38 7)  (638 327)  (638 327)  LC_3 Logic Functioning bit
 (39 7)  (639 327)  (639 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (43 7)  (643 327)  (643 327)  LC_3 Logic Functioning bit
 (47 7)  (647 327)  (647 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (648 327)  (648 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 327)  (651 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (621 328)  (621 328)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (22 8)  (622 328)  (622 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 328)  (623 328)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (25 8)  (625 328)  (625 328)  routing T_12_20.sp12_v_t_1 <X> T_12_20.lc_trk_g2_2
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 328)  (630 328)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (44 8)  (644 328)  (644 328)  LC_4 Logic Functioning bit
 (48 8)  (648 328)  (648 328)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (621 329)  (621 329)  routing T_12_20.sp4_v_t_22 <X> T_12_20.lc_trk_g2_3
 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_1 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.sp12_v_t_1 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.sp12_v_t_1 <X> T_12_20.lc_trk_g2_2
 (30 9)  (630 329)  (630 329)  routing T_12_20.lc_trk_g2_7 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (40 9)  (640 329)  (640 329)  LC_4 Logic Functioning bit
 (41 9)  (641 329)  (641 329)  LC_4 Logic Functioning bit
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (48 9)  (648 329)  (648 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (621 330)  (621 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (22 10)  (622 330)  (622 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (623 330)  (623 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (24 10)  (624 330)  (624 330)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (28 10)  (628 330)  (628 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 330)  (630 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (37 10)  (637 330)  (637 330)  LC_5 Logic Functioning bit
 (38 10)  (638 330)  (638 330)  LC_5 Logic Functioning bit
 (39 10)  (639 330)  (639 330)  LC_5 Logic Functioning bit
 (44 10)  (644 330)  (644 330)  LC_5 Logic Functioning bit
 (14 11)  (614 331)  (614 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (15 11)  (615 331)  (615 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (16 11)  (616 331)  (616 331)  routing T_12_20.sp4_h_l_17 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (621 331)  (621 331)  routing T_12_20.sp4_h_l_34 <X> T_12_20.lc_trk_g2_7
 (40 11)  (640 331)  (640 331)  LC_5 Logic Functioning bit
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (42 11)  (642 331)  (642 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit
 (48 11)  (648 331)  (648 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (651 331)  (651 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 332)  (618 332)  routing T_12_20.wire_logic_cluster/lc_1/out <X> T_12_20.lc_trk_g3_1
 (27 12)  (627 332)  (627 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 332)  (628 332)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 332)  (636 332)  LC_6 Logic Functioning bit
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (38 12)  (638 332)  (638 332)  LC_6 Logic Functioning bit
 (39 12)  (639 332)  (639 332)  LC_6 Logic Functioning bit
 (44 12)  (644 332)  (644 332)  LC_6 Logic Functioning bit
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (30 13)  (630 333)  (630 333)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 333)  (640 333)  LC_6 Logic Functioning bit
 (41 13)  (641 333)  (641 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (43 13)  (643 333)  (643 333)  LC_6 Logic Functioning bit
 (48 13)  (648 333)  (648 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (1 14)  (601 334)  (601 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (12 14)  (612 334)  (612 334)  routing T_12_20.sp4_v_t_46 <X> T_12_20.sp4_h_l_46
 (15 14)  (615 334)  (615 334)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g3_5
 (16 14)  (616 334)  (616 334)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g3_5
 (17 14)  (617 334)  (617 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (618 334)  (618 334)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g3_5
 (29 14)  (629 334)  (629 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 334)  (632 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 334)  (636 334)  LC_7 Logic Functioning bit
 (37 14)  (637 334)  (637 334)  LC_7 Logic Functioning bit
 (38 14)  (638 334)  (638 334)  LC_7 Logic Functioning bit
 (39 14)  (639 334)  (639 334)  LC_7 Logic Functioning bit
 (44 14)  (644 334)  (644 334)  LC_7 Logic Functioning bit
 (0 15)  (600 335)  (600 335)  routing T_12_20.glb_netwk_2 <X> T_12_20.wire_logic_cluster/lc_7/s_r
 (11 15)  (611 335)  (611 335)  routing T_12_20.sp4_v_t_46 <X> T_12_20.sp4_h_l_46
 (18 15)  (618 335)  (618 335)  routing T_12_20.sp4_h_r_45 <X> T_12_20.lc_trk_g3_5
 (40 15)  (640 335)  (640 335)  LC_7 Logic Functioning bit
 (41 15)  (641 335)  (641 335)  LC_7 Logic Functioning bit
 (42 15)  (642 335)  (642 335)  LC_7 Logic Functioning bit
 (43 15)  (643 335)  (643 335)  LC_7 Logic Functioning bit
 (48 15)  (648 335)  (648 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (651 335)  (651 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_20

 (9 0)  (663 320)  (663 320)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_1
 (10 0)  (664 320)  (664 320)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_h_r_1
 (22 0)  (676 320)  (676 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (16 1)  (670 321)  (670 321)  routing T_13_20.sp12_h_r_8 <X> T_13_20.lc_trk_g0_0
 (17 1)  (671 321)  (671 321)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (21 1)  (675 321)  (675 321)  routing T_13_20.sp4_r_v_b_32 <X> T_13_20.lc_trk_g0_3
 (13 2)  (667 322)  (667 322)  routing T_13_20.sp4_h_r_2 <X> T_13_20.sp4_v_t_39
 (12 3)  (666 323)  (666 323)  routing T_13_20.sp4_h_r_2 <X> T_13_20.sp4_v_t_39
 (25 4)  (679 324)  (679 324)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (22 5)  (676 325)  (676 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 325)  (677 325)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (24 5)  (678 325)  (678 325)  routing T_13_20.sp4_h_r_10 <X> T_13_20.lc_trk_g1_2
 (6 6)  (660 326)  (660 326)  routing T_13_20.sp4_h_l_47 <X> T_13_20.sp4_v_t_38
 (21 14)  (675 334)  (675 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (22 14)  (676 334)  (676 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 334)  (677 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (24 14)  (678 334)  (678 334)  routing T_13_20.sp4_h_r_39 <X> T_13_20.lc_trk_g3_7
 (29 14)  (683 334)  (683 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 334)  (685 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 334)  (686 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 334)  (687 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 334)  (688 334)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (693 334)  (693 334)  LC_7 Logic Functioning bit
 (40 14)  (694 334)  (694 334)  LC_7 Logic Functioning bit
 (42 14)  (696 334)  (696 334)  LC_7 Logic Functioning bit
 (5 15)  (659 335)  (659 335)  routing T_13_20.sp4_h_l_44 <X> T_13_20.sp4_v_t_44
 (26 15)  (680 335)  (680 335)  routing T_13_20.lc_trk_g0_3 <X> T_13_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 335)  (683 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 335)  (685 335)  routing T_13_20.lc_trk_g3_7 <X> T_13_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (686 335)  (686 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (688 335)  (688 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_7
 (35 15)  (689 335)  (689 335)  routing T_13_20.lc_trk_g1_2 <X> T_13_20.input_2_7
 (41 15)  (695 335)  (695 335)  LC_7 Logic Functioning bit
 (43 15)  (697 335)  (697 335)  LC_7 Logic Functioning bit


LogicTile_14_20

 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (17 1)  (725 321)  (725 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (18 1)  (726 321)  (726 321)  routing T_14_20.sp4_r_v_b_34 <X> T_14_20.lc_trk_g0_1
 (4 2)  (712 322)  (712 322)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_t_37
 (6 2)  (714 322)  (714 322)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_t_37
 (12 2)  (720 322)  (720 322)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_h_l_39
 (15 2)  (723 322)  (723 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (16 2)  (724 322)  (724 322)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (729 322)  (729 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (731 322)  (731 322)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (26 2)  (734 322)  (734 322)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 322)  (735 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 322)  (736 322)  routing T_14_20.lc_trk_g3_1 <X> T_14_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 322)  (737 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 322)  (739 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 322)  (740 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 322)  (741 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 322)  (742 322)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 322)  (744 322)  LC_1 Logic Functioning bit
 (38 2)  (746 322)  (746 322)  LC_1 Logic Functioning bit
 (40 2)  (748 322)  (748 322)  LC_1 Logic Functioning bit
 (42 2)  (750 322)  (750 322)  LC_1 Logic Functioning bit
 (48 2)  (756 322)  (756 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (5 3)  (713 323)  (713 323)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_t_37
 (13 3)  (721 323)  (721 323)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_h_l_39
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_h_r_5 <X> T_14_20.lc_trk_g0_5
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_v_b_15 <X> T_14_20.lc_trk_g0_7
 (28 3)  (736 323)  (736 323)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 323)  (737 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 323)  (739 323)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 323)  (740 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 323)  (741 323)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_1
 (36 3)  (744 323)  (744 323)  LC_1 Logic Functioning bit
 (37 3)  (745 323)  (745 323)  LC_1 Logic Functioning bit
 (38 3)  (746 323)  (746 323)  LC_1 Logic Functioning bit
 (40 3)  (748 323)  (748 323)  LC_1 Logic Functioning bit
 (15 4)  (723 324)  (723 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (16 4)  (724 324)  (724 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (726 324)  (726 324)  routing T_14_20.sp4_h_r_9 <X> T_14_20.lc_trk_g1_1
 (21 4)  (729 324)  (729 324)  routing T_14_20.sp12_h_r_3 <X> T_14_20.lc_trk_g1_3
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.sp12_h_r_3 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 324)  (735 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 324)  (748 324)  LC_2 Logic Functioning bit
 (10 5)  (718 325)  (718 325)  routing T_14_20.sp4_h_r_11 <X> T_14_20.sp4_v_b_4
 (21 5)  (729 325)  (729 325)  routing T_14_20.sp12_h_r_3 <X> T_14_20.lc_trk_g1_3
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g1_6 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 325)  (742 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.input_2_2
 (4 6)  (712 326)  (712 326)  routing T_14_20.sp4_h_r_3 <X> T_14_20.sp4_v_t_38
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp12_h_l_18 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 326)  (735 326)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 326)  (736 326)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 326)  (744 326)  LC_3 Logic Functioning bit
 (38 6)  (746 326)  (746 326)  LC_3 Logic Functioning bit
 (5 7)  (713 327)  (713 327)  routing T_14_20.sp4_h_r_3 <X> T_14_20.sp4_v_t_38
 (18 7)  (726 327)  (726 327)  routing T_14_20.sp12_h_l_18 <X> T_14_20.lc_trk_g1_5
 (22 7)  (730 327)  (730 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (731 327)  (731 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (24 7)  (732 327)  (732 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (25 7)  (733 327)  (733 327)  routing T_14_20.sp4_h_r_6 <X> T_14_20.lc_trk_g1_6
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (744 327)  (744 327)  LC_3 Logic Functioning bit
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (736 328)  (736 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 328)  (737 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 328)  (738 328)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 328)  (740 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 328)  (741 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 328)  (742 328)  routing T_14_20.lc_trk_g3_0 <X> T_14_20.wire_logic_cluster/lc_4/in_3
 (50 8)  (758 328)  (758 328)  Cascade bit: LH_LC04_inmux02_5

 (5 9)  (713 329)  (713 329)  routing T_14_20.sp4_h_r_6 <X> T_14_20.sp4_v_b_6
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g2_1
 (26 9)  (734 329)  (734 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 329)  (735 329)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 329)  (737 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 329)  (738 329)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_4/in_1
 (41 9)  (749 329)  (749 329)  LC_4 Logic Functioning bit
 (3 10)  (711 330)  (711 330)  routing T_14_20.sp12_v_t_22 <X> T_14_20.sp12_h_l_22
 (15 10)  (723 330)  (723 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (17 10)  (725 330)  (725 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 330)  (726 330)  routing T_14_20.rgt_op_5 <X> T_14_20.lc_trk_g2_5
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 330)  (734 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 330)  (739 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 330)  (742 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 330)  (746 330)  LC_5 Logic Functioning bit
 (46 10)  (754 330)  (754 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (758 330)  (758 330)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (761 330)  (761 330)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (26 11)  (734 331)  (734 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (52 11)  (760 331)  (760 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (15 12)  (723 332)  (723 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (16 12)  (724 332)  (724 332)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (17 12)  (725 332)  (725 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (21 12)  (729 332)  (729 332)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g3_3
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 332)  (732 332)  routing T_14_20.rgt_op_3 <X> T_14_20.lc_trk_g3_3
 (5 13)  (713 333)  (713 333)  routing T_14_20.sp4_h_r_9 <X> T_14_20.sp4_v_b_9
 (15 13)  (723 333)  (723 333)  routing T_14_20.tnr_op_0 <X> T_14_20.lc_trk_g3_0
 (17 13)  (725 333)  (725 333)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (18 13)  (726 333)  (726 333)  routing T_14_20.sp4_h_r_25 <X> T_14_20.lc_trk_g3_1
 (6 14)  (714 334)  (714 334)  routing T_14_20.sp4_h_l_41 <X> T_14_20.sp4_v_t_44
 (21 14)  (729 334)  (729 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (22 14)  (730 334)  (730 334)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 334)  (732 334)  routing T_14_20.rgt_op_7 <X> T_14_20.lc_trk_g3_7
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (739 334)  (739 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g2_5 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g3_7 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (741 335)  (741 335)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_7
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (26 0)  (788 320)  (788 320)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 320)  (789 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 320)  (790 320)  routing T_15_20.lc_trk_g3_0 <X> T_15_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 320)  (791 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 320)  (793 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 320)  (796 320)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 320)  (797 320)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.input_2_0
 (41 0)  (803 320)  (803 320)  LC_0 Logic Functioning bit
 (43 0)  (805 320)  (805 320)  LC_0 Logic Functioning bit
 (44 0)  (806 320)  (806 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (46 0)  (808 320)  (808 320)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (814 320)  (814 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (10 1)  (772 321)  (772 321)  routing T_15_20.sp4_h_r_8 <X> T_15_20.sp4_v_b_1
 (26 1)  (788 321)  (788 321)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 321)  (790 321)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 321)  (791 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 321)  (794 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 321)  (797 321)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.input_2_0
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (41 1)  (803 321)  (803 321)  LC_0 Logic Functioning bit
 (43 1)  (805 321)  (805 321)  LC_0 Logic Functioning bit
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (788 322)  (788 322)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 322)  (789 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 322)  (790 322)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 322)  (791 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (44 2)  (806 322)  (806 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (48 2)  (810 322)  (810 322)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (9 3)  (771 323)  (771 323)  routing T_15_20.sp4_v_b_1 <X> T_15_20.sp4_v_t_36
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (785 323)  (785 323)  routing T_15_20.sp12_h_l_21 <X> T_15_20.lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp12_h_l_21 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 323)  (790 323)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (41 3)  (803 323)  (803 323)  LC_1 Logic Functioning bit
 (43 3)  (805 323)  (805 323)  LC_1 Logic Functioning bit
 (47 3)  (809 323)  (809 323)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (813 323)  (813 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (12 4)  (774 324)  (774 324)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_h_r_5
 (14 4)  (776 324)  (776 324)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (21 4)  (783 324)  (783 324)  routing T_15_20.wire_logic_cluster/lc_3/out <X> T_15_20.lc_trk_g1_3
 (22 4)  (784 324)  (784 324)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (44 4)  (806 324)  (806 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (46 4)  (808 324)  (808 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (47 4)  (809 324)  (809 324)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (48 4)  (810 324)  (810 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (3 5)  (765 325)  (765 325)  routing T_15_20.sp12_h_l_23 <X> T_15_20.sp12_h_r_0
 (11 5)  (773 325)  (773 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_h_r_5
 (13 5)  (775 325)  (775 325)  routing T_15_20.sp4_v_b_11 <X> T_15_20.sp4_h_r_5
 (15 5)  (777 325)  (777 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (16 5)  (778 325)  (778 325)  routing T_15_20.sp4_h_r_8 <X> T_15_20.lc_trk_g1_0
 (17 5)  (779 325)  (779 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (48 5)  (810 325)  (810 325)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (13 6)  (775 326)  (775 326)  routing T_15_20.sp4_h_r_5 <X> T_15_20.sp4_v_t_40
 (14 6)  (776 326)  (776 326)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 6)  (777 326)  (777 326)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 326)  (780 326)  routing T_15_20.lft_op_5 <X> T_15_20.lc_trk_g1_5
 (26 6)  (788 326)  (788 326)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 326)  (789 326)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 326)  (791 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 326)  (794 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (803 326)  (803 326)  LC_3 Logic Functioning bit
 (43 6)  (805 326)  (805 326)  LC_3 Logic Functioning bit
 (44 6)  (806 326)  (806 326)  LC_3 Logic Functioning bit
 (45 6)  (807 326)  (807 326)  LC_3 Logic Functioning bit
 (46 6)  (808 326)  (808 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (810 326)  (810 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (774 327)  (774 327)  routing T_15_20.sp4_h_r_5 <X> T_15_20.sp4_v_t_40
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (16 7)  (778 327)  (778 327)  routing T_15_20.sp4_h_l_9 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp12_h_l_21 <X> T_15_20.lc_trk_g1_6
 (25 7)  (787 327)  (787 327)  routing T_15_20.sp12_h_l_21 <X> T_15_20.lc_trk_g1_6
 (26 7)  (788 327)  (788 327)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 327)  (789 327)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 327)  (790 327)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 327)  (791 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 327)  (792 327)  routing T_15_20.lc_trk_g1_3 <X> T_15_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 327)  (798 327)  LC_3 Logic Functioning bit
 (37 7)  (799 327)  (799 327)  LC_3 Logic Functioning bit
 (38 7)  (800 327)  (800 327)  LC_3 Logic Functioning bit
 (39 7)  (801 327)  (801 327)  LC_3 Logic Functioning bit
 (41 7)  (803 327)  (803 327)  LC_3 Logic Functioning bit
 (43 7)  (805 327)  (805 327)  LC_3 Logic Functioning bit
 (48 7)  (810 327)  (810 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (16 8)  (778 328)  (778 328)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (17 8)  (779 328)  (779 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (780 328)  (780 328)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (28 8)  (790 328)  (790 328)  routing T_15_20.lc_trk_g2_1 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (44 8)  (806 328)  (806 328)  LC_4 Logic Functioning bit
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (780 329)  (780 329)  routing T_15_20.sp4_v_b_33 <X> T_15_20.lc_trk_g2_1
 (40 9)  (802 329)  (802 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (42 9)  (804 329)  (804 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (25 10)  (787 330)  (787 330)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g2_6
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 330)  (792 330)  routing T_15_20.lc_trk_g3_5 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (803 330)  (803 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (44 10)  (806 330)  (806 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (46 10)  (808 330)  (808 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (813 330)  (813 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (785 331)  (785 331)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g2_6
 (24 11)  (786 331)  (786 331)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g2_6
 (26 11)  (788 331)  (788 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 331)  (790 331)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (41 11)  (803 331)  (803 331)  LC_5 Logic Functioning bit
 (43 11)  (805 331)  (805 331)  LC_5 Logic Functioning bit
 (48 11)  (810 331)  (810 331)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (813 331)  (813 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (776 332)  (776 332)  routing T_15_20.wire_logic_cluster/lc_0/out <X> T_15_20.lc_trk_g3_0
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (27 12)  (789 332)  (789 332)  routing T_15_20.lc_trk_g1_0 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 332)  (798 332)  LC_6 Logic Functioning bit
 (37 12)  (799 332)  (799 332)  LC_6 Logic Functioning bit
 (38 12)  (800 332)  (800 332)  LC_6 Logic Functioning bit
 (39 12)  (801 332)  (801 332)  LC_6 Logic Functioning bit
 (44 12)  (806 332)  (806 332)  LC_6 Logic Functioning bit
 (17 13)  (779 333)  (779 333)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (41 13)  (803 333)  (803 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (43 13)  (805 333)  (805 333)  LC_6 Logic Functioning bit
 (46 13)  (808 333)  (808 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 334)  (779 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 334)  (780 334)  routing T_15_20.wire_logic_cluster/lc_5/out <X> T_15_20.lc_trk_g3_5
 (21 14)  (783 334)  (783 334)  routing T_15_20.wire_logic_cluster/lc_7/out <X> T_15_20.lc_trk_g3_7
 (22 14)  (784 334)  (784 334)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (787 334)  (787 334)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 334)  (789 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 334)  (790 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (44 14)  (806 334)  (806 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g3_6
 (24 15)  (786 335)  (786 335)  routing T_15_20.sp4_h_r_38 <X> T_15_20.lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 335)  (792 335)  routing T_15_20.lc_trk_g3_7 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 335)  (798 335)  LC_7 Logic Functioning bit
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (38 15)  (800 335)  (800 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (41 15)  (803 335)  (803 335)  LC_7 Logic Functioning bit
 (43 15)  (805 335)  (805 335)  LC_7 Logic Functioning bit
 (46 15)  (808 335)  (808 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (813 335)  (813 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_20

 (11 1)  (827 321)  (827 321)  routing T_16_20.sp4_h_l_39 <X> T_16_20.sp4_h_r_2
 (8 2)  (824 322)  (824 322)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_36
 (9 2)  (825 322)  (825 322)  routing T_16_20.sp4_v_t_36 <X> T_16_20.sp4_h_l_36
 (15 2)  (831 322)  (831 322)  routing T_16_20.top_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (834 323)  (834 323)  routing T_16_20.top_op_5 <X> T_16_20.lc_trk_g0_5
 (22 5)  (838 325)  (838 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 325)  (840 325)  routing T_16_20.top_op_2 <X> T_16_20.lc_trk_g1_2
 (25 5)  (841 325)  (841 325)  routing T_16_20.top_op_2 <X> T_16_20.lc_trk_g1_2
 (15 6)  (831 326)  (831 326)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g1_5
 (17 6)  (833 326)  (833 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 326)  (834 326)  routing T_16_20.lft_op_5 <X> T_16_20.lc_trk_g1_5
 (21 6)  (837 326)  (837 326)  routing T_16_20.lft_op_7 <X> T_16_20.lc_trk_g1_7
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.lft_op_7 <X> T_16_20.lc_trk_g1_7
 (14 9)  (830 329)  (830 329)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.tnl_op_0 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (838 329)  (838 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (841 329)  (841 329)  routing T_16_20.sp4_r_v_b_34 <X> T_16_20.lc_trk_g2_2
 (11 10)  (827 330)  (827 330)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_v_t_45
 (13 10)  (829 330)  (829 330)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_v_t_45
 (26 10)  (842 330)  (842 330)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 330)  (850 330)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (12 11)  (828 331)  (828 331)  routing T_16_20.sp4_h_r_2 <X> T_16_20.sp4_v_t_45
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 331)  (848 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (850 331)  (850 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_5
 (35 11)  (851 331)  (851 331)  routing T_16_20.lc_trk_g1_2 <X> T_16_20.input_2_5
 (41 11)  (857 331)  (857 331)  LC_5 Logic Functioning bit
 (37 12)  (853 332)  (853 332)  LC_6 Logic Functioning bit
 (39 12)  (855 332)  (855 332)  LC_6 Logic Functioning bit
 (40 12)  (856 332)  (856 332)  LC_6 Logic Functioning bit
 (42 12)  (858 332)  (858 332)  LC_6 Logic Functioning bit
 (52 12)  (868 332)  (868 332)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_2 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (38 13)  (854 333)  (854 333)  LC_6 Logic Functioning bit
 (41 13)  (857 333)  (857 333)  LC_6 Logic Functioning bit
 (43 13)  (859 333)  (859 333)  LC_6 Logic Functioning bit
 (48 13)  (864 333)  (864 333)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (868 333)  (868 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 334)  (850 334)  routing T_16_20.lc_trk_g1_5 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (38 14)  (854 334)  (854 334)  LC_7 Logic Functioning bit
 (46 14)  (862 334)  (862 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (39 15)  (855 335)  (855 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 320)  (907 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g3_4 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (39 0)  (913 320)  (913 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (47 0)  (921 320)  (921 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (8 1)  (882 321)  (882 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (9 1)  (883 321)  (883 321)  routing T_17_20.sp4_h_l_36 <X> T_17_20.sp4_v_b_1
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (47 1)  (921 321)  (921 321)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (874 324)  (874 324)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (1 4)  (875 324)  (875 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 325)  (875 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_7/cen
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (899 329)  (899 329)  routing T_17_20.sp4_r_v_b_34 <X> T_17_20.lc_trk_g2_2
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 334)  (877 334)  routing T_17_20.sp12_h_r_1 <X> T_17_20.sp12_v_t_22
 (14 14)  (888 334)  (888 334)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (15 14)  (889 334)  (889 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (16 14)  (890 334)  (890 334)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (874 335)  (874 335)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (3 15)  (877 335)  (877 335)  routing T_17_20.sp12_h_r_1 <X> T_17_20.sp12_v_t_22
 (15 15)  (889 335)  (889 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (16 15)  (890 335)  (890 335)  routing T_17_20.sp4_h_r_36 <X> T_17_20.lc_trk_g3_4
 (17 15)  (891 335)  (891 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (892 335)  (892 335)  routing T_17_20.sp4_h_l_16 <X> T_17_20.lc_trk_g3_5


LogicTile_18_20

 (4 1)  (932 321)  (932 321)  routing T_18_20.sp4_v_t_42 <X> T_18_20.sp4_h_r_0
 (3 12)  (931 332)  (931 332)  routing T_18_20.sp12_v_t_22 <X> T_18_20.sp12_h_r_1


LogicTile_19_20

 (15 4)  (997 324)  (997 324)  routing T_19_20.sp12_h_r_1 <X> T_19_20.lc_trk_g1_1
 (17 4)  (999 324)  (999 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (1000 324)  (1000 324)  routing T_19_20.sp12_h_r_1 <X> T_19_20.lc_trk_g1_1
 (26 4)  (1008 324)  (1008 324)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (1010 324)  (1010 324)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1011 324)  (1011 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (1014 324)  (1014 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (1015 324)  (1015 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (1016 324)  (1016 324)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (1022 324)  (1022 324)  LC_2 Logic Functioning bit
 (41 4)  (1023 324)  (1023 324)  LC_2 Logic Functioning bit
 (42 4)  (1024 324)  (1024 324)  LC_2 Logic Functioning bit
 (43 4)  (1025 324)  (1025 324)  LC_2 Logic Functioning bit
 (18 5)  (1000 325)  (1000 325)  routing T_19_20.sp12_h_r_1 <X> T_19_20.lc_trk_g1_1
 (26 5)  (1008 325)  (1008 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (27 5)  (1009 325)  (1009 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (1010 325)  (1010 325)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1011 325)  (1011 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (1013 325)  (1013 325)  routing T_19_20.lc_trk_g3_2 <X> T_19_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (1014 325)  (1014 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (1015 325)  (1015 325)  routing T_19_20.lc_trk_g2_0 <X> T_19_20.input_2_2
 (39 5)  (1021 325)  (1021 325)  LC_2 Logic Functioning bit
 (40 5)  (1022 325)  (1022 325)  LC_2 Logic Functioning bit
 (41 5)  (1023 325)  (1023 325)  LC_2 Logic Functioning bit
 (43 5)  (1025 325)  (1025 325)  LC_2 Logic Functioning bit
 (28 6)  (1010 326)  (1010 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (1011 326)  (1011 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1012 326)  (1012 326)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (1015 326)  (1015 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (1017 326)  (1017 326)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.input_2_3
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (38 6)  (1020 326)  (1020 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (40 6)  (1022 326)  (1022 326)  LC_3 Logic Functioning bit
 (42 6)  (1024 326)  (1024 326)  LC_3 Logic Functioning bit
 (46 6)  (1028 326)  (1028 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (1012 327)  (1012 327)  routing T_19_20.lc_trk_g2_6 <X> T_19_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (1014 327)  (1014 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1015 327)  (1015 327)  routing T_19_20.lc_trk_g2_5 <X> T_19_20.input_2_3
 (39 7)  (1021 327)  (1021 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (15 8)  (997 328)  (997 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (16 8)  (998 328)  (998 328)  routing T_19_20.sp4_v_t_28 <X> T_19_20.lc_trk_g2_1
 (17 8)  (999 328)  (999 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (997 329)  (997 329)  routing T_19_20.sp4_v_t_29 <X> T_19_20.lc_trk_g2_0
 (16 9)  (998 329)  (998 329)  routing T_19_20.sp4_v_t_29 <X> T_19_20.lc_trk_g2_0
 (17 9)  (999 329)  (999 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (16 10)  (998 330)  (998 330)  routing T_19_20.sp4_v_b_37 <X> T_19_20.lc_trk_g2_5
 (17 10)  (999 330)  (999 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (1000 330)  (1000 330)  routing T_19_20.sp4_v_b_37 <X> T_19_20.lc_trk_g2_5
 (25 10)  (1007 330)  (1007 330)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g2_6
 (18 11)  (1000 331)  (1000 331)  routing T_19_20.sp4_v_b_37 <X> T_19_20.lc_trk_g2_5
 (22 11)  (1004 331)  (1004 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1006 331)  (1006 331)  routing T_19_20.rgt_op_6 <X> T_19_20.lc_trk_g2_6
 (25 12)  (1007 332)  (1007 332)  routing T_19_20.rgt_op_2 <X> T_19_20.lc_trk_g3_2
 (14 13)  (996 333)  (996 333)  routing T_19_20.sp4_r_v_b_40 <X> T_19_20.lc_trk_g3_0
 (17 13)  (999 333)  (999 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (1004 333)  (1004 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (1006 333)  (1006 333)  routing T_19_20.rgt_op_2 <X> T_19_20.lc_trk_g3_2
 (3 14)  (985 334)  (985 334)  routing T_19_20.sp12_h_r_1 <X> T_19_20.sp12_v_t_22
 (22 14)  (1004 334)  (1004 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (1005 334)  (1005 334)  routing T_19_20.sp4_v_b_47 <X> T_19_20.lc_trk_g3_7
 (24 14)  (1006 334)  (1006 334)  routing T_19_20.sp4_v_b_47 <X> T_19_20.lc_trk_g3_7
 (27 14)  (1009 334)  (1009 334)  routing T_19_20.lc_trk_g1_1 <X> T_19_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 334)  (1011 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 334)  (1013 334)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 334)  (1014 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 334)  (1015 334)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1016 334)  (1016 334)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (1021 334)  (1021 334)  LC_7 Logic Functioning bit
 (40 14)  (1022 334)  (1022 334)  LC_7 Logic Functioning bit
 (42 14)  (1024 334)  (1024 334)  LC_7 Logic Functioning bit
 (3 15)  (985 335)  (985 335)  routing T_19_20.sp12_h_r_1 <X> T_19_20.sp12_v_t_22
 (28 15)  (1010 335)  (1010 335)  routing T_19_20.lc_trk_g2_1 <X> T_19_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 335)  (1011 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (31 15)  (1013 335)  (1013 335)  routing T_19_20.lc_trk_g3_7 <X> T_19_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1014 335)  (1014 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_0 input_2_7
 (33 15)  (1015 335)  (1015 335)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.input_2_7
 (34 15)  (1016 335)  (1016 335)  routing T_19_20.lc_trk_g3_0 <X> T_19_20.input_2_7
 (37 15)  (1019 335)  (1019 335)  LC_7 Logic Functioning bit
 (38 15)  (1020 335)  (1020 335)  LC_7 Logic Functioning bit
 (39 15)  (1021 335)  (1021 335)  LC_7 Logic Functioning bit
 (40 15)  (1022 335)  (1022 335)  LC_7 Logic Functioning bit
 (42 15)  (1024 335)  (1024 335)  LC_7 Logic Functioning bit


LogicTile_20_20

 (22 0)  (1058 320)  (1058 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (1060 320)  (1060 320)  routing T_20_20.top_op_3 <X> T_20_20.lc_trk_g0_3
 (25 0)  (1061 320)  (1061 320)  routing T_20_20.lft_op_2 <X> T_20_20.lc_trk_g0_2
 (14 1)  (1050 321)  (1050 321)  routing T_20_20.top_op_0 <X> T_20_20.lc_trk_g0_0
 (15 1)  (1051 321)  (1051 321)  routing T_20_20.top_op_0 <X> T_20_20.lc_trk_g0_0
 (17 1)  (1053 321)  (1053 321)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (1057 321)  (1057 321)  routing T_20_20.top_op_3 <X> T_20_20.lc_trk_g0_3
 (22 1)  (1058 321)  (1058 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1060 321)  (1060 321)  routing T_20_20.lft_op_2 <X> T_20_20.lc_trk_g0_2
 (0 2)  (1036 322)  (1036 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 322)  (1037 322)  routing T_20_20.glb_netwk_6 <X> T_20_20.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 322)  (1038 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (1051 322)  (1051 322)  routing T_20_20.top_op_5 <X> T_20_20.lc_trk_g0_5
 (17 2)  (1053 322)  (1053 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (1058 322)  (1058 322)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (1060 322)  (1060 322)  routing T_20_20.top_op_7 <X> T_20_20.lc_trk_g0_7
 (18 3)  (1054 323)  (1054 323)  routing T_20_20.top_op_5 <X> T_20_20.lc_trk_g0_5
 (21 3)  (1057 323)  (1057 323)  routing T_20_20.top_op_7 <X> T_20_20.lc_trk_g0_7
 (27 4)  (1063 324)  (1063 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 324)  (1064 324)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 324)  (1065 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 324)  (1067 324)  routing T_20_20.lc_trk_g0_5 <X> T_20_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 324)  (1068 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (1071 324)  (1071 324)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.input_2_2
 (37 4)  (1073 324)  (1073 324)  LC_2 Logic Functioning bit
 (39 4)  (1075 324)  (1075 324)  LC_2 Logic Functioning bit
 (42 4)  (1078 324)  (1078 324)  LC_2 Logic Functioning bit
 (45 4)  (1081 324)  (1081 324)  LC_2 Logic Functioning bit
 (52 4)  (1088 324)  (1088 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (1062 325)  (1062 325)  routing T_20_20.lc_trk_g0_2 <X> T_20_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (1065 325)  (1065 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (1066 325)  (1066 325)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (1068 325)  (1068 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (1070 325)  (1070 325)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.input_2_2
 (36 5)  (1072 325)  (1072 325)  LC_2 Logic Functioning bit
 (39 5)  (1075 325)  (1075 325)  LC_2 Logic Functioning bit
 (43 5)  (1079 325)  (1079 325)  LC_2 Logic Functioning bit
 (15 6)  (1051 326)  (1051 326)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g1_5
 (17 6)  (1053 326)  (1053 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_5 lc_trk_g1_5
 (18 6)  (1054 326)  (1054 326)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g1_5
 (21 6)  (1057 326)  (1057 326)  routing T_20_20.lft_op_7 <X> T_20_20.lc_trk_g1_7
 (22 6)  (1058 326)  (1058 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1060 326)  (1060 326)  routing T_20_20.lft_op_7 <X> T_20_20.lc_trk_g1_7
 (18 7)  (1054 327)  (1054 327)  routing T_20_20.sp12_h_r_5 <X> T_20_20.lc_trk_g1_5
 (27 10)  (1063 330)  (1063 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (1065 330)  (1065 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (1066 330)  (1066 330)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (1067 330)  (1067 330)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (1068 330)  (1068 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1070 330)  (1070 330)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_5/in_3
 (37 10)  (1073 330)  (1073 330)  LC_5 Logic Functioning bit
 (39 10)  (1075 330)  (1075 330)  LC_5 Logic Functioning bit
 (42 10)  (1078 330)  (1078 330)  LC_5 Logic Functioning bit
 (45 10)  (1081 330)  (1081 330)  LC_5 Logic Functioning bit
 (47 10)  (1083 330)  (1083 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1062 331)  (1062 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (1063 331)  (1063 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (1064 331)  (1064 331)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1065 331)  (1065 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (1066 331)  (1066 331)  routing T_20_20.lc_trk_g1_7 <X> T_20_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (1068 331)  (1068 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (1071 331)  (1071 331)  routing T_20_20.lc_trk_g0_3 <X> T_20_20.input_2_5
 (37 11)  (1073 331)  (1073 331)  LC_5 Logic Functioning bit
 (39 11)  (1075 331)  (1075 331)  LC_5 Logic Functioning bit
 (43 11)  (1079 331)  (1079 331)  LC_5 Logic Functioning bit
 (21 12)  (1057 332)  (1057 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (22 12)  (1058 332)  (1058 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1059 332)  (1059 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (24 12)  (1060 332)  (1060 332)  routing T_20_20.sp4_h_r_35 <X> T_20_20.lc_trk_g3_3
 (26 12)  (1062 332)  (1062 332)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (1063 332)  (1063 332)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (1064 332)  (1064 332)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (1065 332)  (1065 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1067 332)  (1067 332)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (1068 332)  (1068 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (1073 332)  (1073 332)  LC_6 Logic Functioning bit
 (38 12)  (1074 332)  (1074 332)  LC_6 Logic Functioning bit
 (39 12)  (1075 332)  (1075 332)  LC_6 Logic Functioning bit
 (41 12)  (1077 332)  (1077 332)  LC_6 Logic Functioning bit
 (45 12)  (1081 332)  (1081 332)  LC_6 Logic Functioning bit
 (48 12)  (1084 332)  (1084 332)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (22 13)  (1058 333)  (1058 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (1063 333)  (1063 333)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (1065 333)  (1065 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1066 333)  (1066 333)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (1067 333)  (1067 333)  routing T_20_20.lc_trk_g0_7 <X> T_20_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (1068 333)  (1068 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (1069 333)  (1069 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_6
 (34 13)  (1070 333)  (1070 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_6
 (35 13)  (1071 333)  (1071 333)  routing T_20_20.lc_trk_g3_3 <X> T_20_20.input_2_6
 (39 13)  (1075 333)  (1075 333)  LC_6 Logic Functioning bit
 (40 13)  (1076 333)  (1076 333)  LC_6 Logic Functioning bit
 (0 14)  (1036 334)  (1036 334)  routing T_20_20.glb_netwk_4 <X> T_20_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (1037 334)  (1037 334)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (1050 334)  (1050 334)  routing T_20_20.sp4_v_b_36 <X> T_20_20.lc_trk_g3_4
 (29 14)  (1065 334)  (1065 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1067 334)  (1067 334)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1068 334)  (1068 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (1070 334)  (1070 334)  routing T_20_20.lc_trk_g1_5 <X> T_20_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (1071 334)  (1071 334)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_7
 (38 14)  (1074 334)  (1074 334)  LC_7 Logic Functioning bit
 (39 14)  (1075 334)  (1075 334)  LC_7 Logic Functioning bit
 (45 14)  (1081 334)  (1081 334)  LC_7 Logic Functioning bit
 (47 14)  (1083 334)  (1083 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (1087 334)  (1087 334)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (1050 335)  (1050 335)  routing T_20_20.sp4_v_b_36 <X> T_20_20.lc_trk_g3_4
 (16 15)  (1052 335)  (1052 335)  routing T_20_20.sp4_v_b_36 <X> T_20_20.lc_trk_g3_4
 (17 15)  (1053 335)  (1053 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (1062 335)  (1062 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (1063 335)  (1063 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1064 335)  (1064 335)  routing T_20_20.lc_trk_g3_2 <X> T_20_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1065 335)  (1065 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (1068 335)  (1068 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (1069 335)  (1069 335)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_7
 (34 15)  (1070 335)  (1070 335)  routing T_20_20.lc_trk_g3_4 <X> T_20_20.input_2_7
 (38 15)  (1074 335)  (1074 335)  LC_7 Logic Functioning bit
 (39 15)  (1075 335)  (1075 335)  LC_7 Logic Functioning bit
 (41 15)  (1077 335)  (1077 335)  LC_7 Logic Functioning bit
 (43 15)  (1079 335)  (1079 335)  LC_7 Logic Functioning bit


LogicTile_22_20

 (4 0)  (1148 320)  (1148 320)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_v_b_0
 (5 1)  (1149 321)  (1149 321)  routing T_22_20.sp4_h_l_37 <X> T_22_20.sp4_v_b_0
 (3 7)  (1147 327)  (1147 327)  routing T_22_20.sp12_h_l_23 <X> T_22_20.sp12_v_t_23


LogicTile_23_20

 (3 11)  (1201 331)  (1201 331)  routing T_23_20.sp12_v_b_1 <X> T_23_20.sp12_h_l_22


LogicTile_24_20

 (19 2)  (1271 322)  (1271 322)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (5 8)  (1257 328)  (1257 328)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_h_r_6
 (4 9)  (1256 329)  (1256 329)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_h_r_6
 (6 9)  (1258 329)  (1258 329)  routing T_24_20.sp4_v_b_0 <X> T_24_20.sp4_h_r_6
 (22 10)  (1274 330)  (1274 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (21 11)  (1273 331)  (1273 331)  routing T_24_20.sp4_r_v_b_39 <X> T_24_20.lc_trk_g2_7
 (22 12)  (1274 332)  (1274 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 332)  (1275 332)  routing T_24_20.sp4_v_t_30 <X> T_24_20.lc_trk_g3_3
 (24 12)  (1276 332)  (1276 332)  routing T_24_20.sp4_v_t_30 <X> T_24_20.lc_trk_g3_3
 (22 13)  (1274 333)  (1274 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1275 333)  (1275 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (24 13)  (1276 333)  (1276 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (25 13)  (1277 333)  (1277 333)  routing T_24_20.sp4_h_l_15 <X> T_24_20.lc_trk_g3_2
 (22 14)  (1274 334)  (1274 334)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (1276 334)  (1276 334)  routing T_24_20.tnl_op_7 <X> T_24_20.lc_trk_g3_7
 (26 14)  (1278 334)  (1278 334)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 334)  (1279 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 334)  (1280 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 334)  (1281 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 334)  (1282 334)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 334)  (1286 334)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 334)  (1288 334)  LC_7 Logic Functioning bit
 (37 14)  (1289 334)  (1289 334)  LC_7 Logic Functioning bit
 (53 14)  (1305 334)  (1305 334)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (21 15)  (1273 335)  (1273 335)  routing T_24_20.tnl_op_7 <X> T_24_20.lc_trk_g3_7
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 335)  (1280 335)  routing T_24_20.lc_trk_g2_7 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 335)  (1282 335)  routing T_24_20.lc_trk_g3_7 <X> T_24_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 335)  (1283 335)  routing T_24_20.lc_trk_g3_3 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 335)  (1284 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (1285 335)  (1285 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.input_2_7
 (34 15)  (1286 335)  (1286 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.input_2_7
 (35 15)  (1287 335)  (1287 335)  routing T_24_20.lc_trk_g3_2 <X> T_24_20.input_2_7
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit
 (40 15)  (1292 335)  (1292 335)  LC_7 Logic Functioning bit
 (42 15)  (1294 335)  (1294 335)  LC_7 Logic Functioning bit
 (53 15)  (1305 335)  (1305 335)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


RAM_Tile_25_20

 (4 0)  (1310 320)  (1310 320)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_0
 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 324)  (1327 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (22 4)  (1328 324)  (1328 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (1329 324)  (1329 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (24 4)  (1330 324)  (1330 324)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g1_3 <X> T_25_20.wire_bram/ram/WCLKE
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 325)  (1315 325)  routing T_25_20.sp4_v_t_41 <X> T_25_20.sp4_v_b_4
 (13 5)  (1319 325)  (1319 325)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_h_r_5
 (21 5)  (1327 325)  (1327 325)  routing T_25_20.sp4_h_r_19 <X> T_25_20.lc_trk_g1_3
 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1321 326)  (1321 326)  routing T_25_20.sp4_h_r_5 <X> T_25_20.lc_trk_g1_5
 (16 6)  (1322 326)  (1322 326)  routing T_25_20.sp4_h_r_5 <X> T_25_20.lc_trk_g1_5
 (17 6)  (1323 326)  (1323 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (18 7)  (1324 327)  (1324 327)  routing T_25_20.sp4_h_r_5 <X> T_25_20.lc_trk_g1_5
 (22 8)  (1328 328)  (1328 328)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (1330 328)  (1330 328)  routing T_25_20.tnl_op_3 <X> T_25_20.lc_trk_g2_3
 (28 8)  (1334 328)  (1334 328)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.wire_bram/ram/WDATA_3
 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 329)  (1327 329)  routing T_25_20.tnl_op_3 <X> T_25_20.lc_trk_g2_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g2_3 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g1_5 <X> T_25_20.wire_bram/ram/WE


LogicTile_26_20

 (12 2)  (1360 322)  (1360 322)  routing T_26_20.sp4_v_b_2 <X> T_26_20.sp4_h_l_39


LogicTile_27_20

 (3 5)  (1405 325)  (1405 325)  routing T_27_20.sp12_h_l_23 <X> T_27_20.sp12_h_r_0
 (19 13)  (1421 333)  (1421 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_30_20

 (8 0)  (1572 320)  (1572 320)  routing T_30_20.sp4_h_l_36 <X> T_30_20.sp4_h_r_1


IO_Tile_33_20

 (13 1)  (1739 321)  (1739 321)  routing T_33_20.span4_horz_25 <X> T_33_20.span4_vert_b_0


LogicTile_5_19

 (27 0)  (261 304)  (261 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 304)  (262 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 304)  (263 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 304)  (264 304)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (266 304)  (266 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 304)  (268 304)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 304)  (269 304)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.input_2_0
 (37 0)  (271 304)  (271 304)  LC_0 Logic Functioning bit
 (38 0)  (272 304)  (272 304)  LC_0 Logic Functioning bit
 (39 0)  (273 304)  (273 304)  LC_0 Logic Functioning bit
 (40 0)  (274 304)  (274 304)  LC_0 Logic Functioning bit
 (27 1)  (261 305)  (261 305)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 305)  (262 305)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 305)  (263 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 305)  (265 305)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 305)  (266 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 305)  (269 305)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.input_2_0
 (38 1)  (272 305)  (272 305)  LC_0 Logic Functioning bit
 (41 1)  (275 305)  (275 305)  LC_0 Logic Functioning bit
 (42 1)  (276 305)  (276 305)  LC_0 Logic Functioning bit
 (51 1)  (285 305)  (285 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (22 3)  (256 307)  (256 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (257 307)  (257 307)  routing T_5_19.sp12_h_l_21 <X> T_5_19.lc_trk_g0_6
 (25 3)  (259 307)  (259 307)  routing T_5_19.sp12_h_l_21 <X> T_5_19.lc_trk_g0_6
 (22 5)  (256 309)  (256 309)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (257 309)  (257 309)  routing T_5_19.sp12_h_r_10 <X> T_5_19.lc_trk_g1_2
 (27 8)  (261 312)  (261 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 312)  (264 312)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 312)  (268 312)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.input_2_4
 (38 8)  (272 312)  (272 312)  LC_4 Logic Functioning bit
 (39 8)  (273 312)  (273 312)  LC_4 Logic Functioning bit
 (40 8)  (274 312)  (274 312)  LC_4 Logic Functioning bit
 (42 8)  (276 312)  (276 312)  LC_4 Logic Functioning bit
 (51 8)  (285 312)  (285 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 313)  (265 313)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (269 313)  (269 313)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.input_2_4
 (37 9)  (271 313)  (271 313)  LC_4 Logic Functioning bit
 (38 9)  (272 313)  (272 313)  LC_4 Logic Functioning bit
 (42 9)  (276 313)  (276 313)  LC_4 Logic Functioning bit
 (43 9)  (277 313)  (277 313)  LC_4 Logic Functioning bit
 (17 12)  (251 316)  (251 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (252 317)  (252 317)  routing T_5_19.sp4_r_v_b_41 <X> T_5_19.lc_trk_g3_1
 (27 14)  (261 318)  (261 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 318)  (262 318)  routing T_5_19.lc_trk_g3_1 <X> T_5_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 318)  (263 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 318)  (265 318)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 318)  (266 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (269 318)  (269 318)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_7
 (39 14)  (273 318)  (273 318)  LC_7 Logic Functioning bit
 (40 14)  (274 318)  (274 318)  LC_7 Logic Functioning bit
 (41 14)  (275 318)  (275 318)  LC_7 Logic Functioning bit
 (43 14)  (277 318)  (277 318)  LC_7 Logic Functioning bit
 (15 15)  (249 319)  (249 319)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g3_4
 (16 15)  (250 319)  (250 319)  routing T_5_19.sp4_v_t_33 <X> T_5_19.lc_trk_g3_4
 (17 15)  (251 319)  (251 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (260 319)  (260 319)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 319)  (261 319)  routing T_5_19.lc_trk_g1_2 <X> T_5_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 319)  (263 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 319)  (265 319)  routing T_5_19.lc_trk_g0_6 <X> T_5_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 319)  (266 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (267 319)  (267 319)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_7
 (34 15)  (268 319)  (268 319)  routing T_5_19.lc_trk_g3_4 <X> T_5_19.input_2_7
 (39 15)  (273 319)  (273 319)  LC_7 Logic Functioning bit
 (40 15)  (274 319)  (274 319)  LC_7 Logic Functioning bit
 (41 15)  (275 319)  (275 319)  LC_7 Logic Functioning bit
 (42 15)  (276 319)  (276 319)  LC_7 Logic Functioning bit
 (43 15)  (277 319)  (277 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (15 4)  (303 308)  (303 308)  routing T_6_19.sp12_h_r_1 <X> T_6_19.lc_trk_g1_1
 (17 4)  (305 308)  (305 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (306 308)  (306 308)  routing T_6_19.sp12_h_r_1 <X> T_6_19.lc_trk_g1_1
 (18 5)  (306 309)  (306 309)  routing T_6_19.sp12_h_r_1 <X> T_6_19.lc_trk_g1_1
 (16 6)  (304 310)  (304 310)  routing T_6_19.sp12_h_r_13 <X> T_6_19.lc_trk_g1_5
 (17 6)  (305 310)  (305 310)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (31 6)  (319 310)  (319 310)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 310)  (320 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (322 310)  (322 310)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 310)  (326 310)  LC_3 Logic Functioning bit
 (39 6)  (327 310)  (327 310)  LC_3 Logic Functioning bit
 (42 6)  (330 310)  (330 310)  LC_3 Logic Functioning bit
 (26 7)  (314 311)  (314 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 311)  (315 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 311)  (316 311)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 311)  (317 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (320 311)  (320 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (321 311)  (321 311)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.input_2_3
 (38 7)  (326 311)  (326 311)  LC_3 Logic Functioning bit
 (39 7)  (327 311)  (327 311)  LC_3 Logic Functioning bit
 (43 7)  (331 311)  (331 311)  LC_3 Logic Functioning bit
 (15 8)  (303 312)  (303 312)  routing T_6_19.sp4_v_t_28 <X> T_6_19.lc_trk_g2_1
 (16 8)  (304 312)  (304 312)  routing T_6_19.sp4_v_t_28 <X> T_6_19.lc_trk_g2_1
 (17 8)  (305 312)  (305 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (26 8)  (314 312)  (314 312)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (315 312)  (315 312)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (316 312)  (316 312)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (317 312)  (317 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (320 312)  (320 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (321 312)  (321 312)  routing T_6_19.lc_trk_g2_1 <X> T_6_19.wire_logic_cluster/lc_4/in_3
 (39 8)  (327 312)  (327 312)  LC_4 Logic Functioning bit
 (40 8)  (328 312)  (328 312)  LC_4 Logic Functioning bit
 (42 8)  (330 312)  (330 312)  LC_4 Logic Functioning bit
 (51 8)  (339 312)  (339 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (315 313)  (315 313)  routing T_6_19.lc_trk_g1_5 <X> T_6_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 313)  (317 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (318 313)  (318 313)  routing T_6_19.lc_trk_g3_2 <X> T_6_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (320 313)  (320 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (322 313)  (322 313)  routing T_6_19.lc_trk_g1_1 <X> T_6_19.input_2_4
 (36 9)  (324 313)  (324 313)  LC_4 Logic Functioning bit
 (37 9)  (325 313)  (325 313)  LC_4 Logic Functioning bit
 (40 9)  (328 313)  (328 313)  LC_4 Logic Functioning bit
 (41 9)  (329 313)  (329 313)  LC_4 Logic Functioning bit
 (42 9)  (330 313)  (330 313)  LC_4 Logic Functioning bit
 (3 10)  (291 314)  (291 314)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_h_l_22
 (4 10)  (292 314)  (292 314)  routing T_6_19.sp4_h_r_6 <X> T_6_19.sp4_v_t_43
 (3 11)  (291 315)  (291 315)  routing T_6_19.sp12_h_r_1 <X> T_6_19.sp12_h_l_22
 (5 11)  (293 315)  (293 315)  routing T_6_19.sp4_h_r_6 <X> T_6_19.sp4_v_t_43
 (22 13)  (310 317)  (310 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (313 317)  (313 317)  routing T_6_19.sp4_r_v_b_42 <X> T_6_19.lc_trk_g3_2
 (4 14)  (292 318)  (292 318)  routing T_6_19.sp4_h_r_3 <X> T_6_19.sp4_v_t_44
 (6 14)  (294 318)  (294 318)  routing T_6_19.sp4_h_r_3 <X> T_6_19.sp4_v_t_44
 (5 15)  (293 319)  (293 319)  routing T_6_19.sp4_h_r_3 <X> T_6_19.sp4_v_t_44


LogicTile_7_19

 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g1_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 304)  (382 304)  LC_0 Logic Functioning bit
 (41 0)  (383 304)  (383 304)  LC_0 Logic Functioning bit
 (42 0)  (384 304)  (384 304)  LC_0 Logic Functioning bit
 (43 0)  (385 304)  (385 304)  LC_0 Logic Functioning bit
 (45 0)  (387 304)  (387 304)  LC_0 Logic Functioning bit
 (40 1)  (382 305)  (382 305)  LC_0 Logic Functioning bit
 (41 1)  (383 305)  (383 305)  LC_0 Logic Functioning bit
 (42 1)  (384 305)  (384 305)  LC_0 Logic Functioning bit
 (43 1)  (385 305)  (385 305)  LC_0 Logic Functioning bit
 (48 1)  (390 305)  (390 305)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (393 305)  (393 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (342 306)  (342 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (1 2)  (343 306)  (343 306)  routing T_7_19.glb_netwk_6 <X> T_7_19.wire_logic_cluster/lc_7/clk
 (2 2)  (344 306)  (344 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (356 308)  (356 308)  routing T_7_19.wire_logic_cluster/lc_0/out <X> T_7_19.lc_trk_g1_0
 (17 5)  (359 309)  (359 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (2 6)  (344 310)  (344 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (11 6)  (353 310)  (353 310)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_t_40
 (13 6)  (355 310)  (355 310)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_t_40
 (12 7)  (354 311)  (354 311)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_t_40
 (0 14)  (342 318)  (342 318)  routing T_7_19.glb_netwk_4 <X> T_7_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (343 318)  (343 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (13 14)  (355 318)  (355 318)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_t_46
 (12 15)  (354 319)  (354 319)  routing T_7_19.sp4_h_r_11 <X> T_7_19.sp4_v_t_46


LogicTile_9_19

 (25 0)  (463 304)  (463 304)  routing T_9_19.wire_logic_cluster/lc_2/out <X> T_9_19.lc_trk_g0_2
 (26 0)  (464 304)  (464 304)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (465 304)  (465 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 304)  (466 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 304)  (467 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 304)  (468 304)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (469 304)  (469 304)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 304)  (470 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (473 304)  (473 304)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_0
 (36 0)  (474 304)  (474 304)  LC_0 Logic Functioning bit
 (39 0)  (477 304)  (477 304)  LC_0 Logic Functioning bit
 (40 0)  (478 304)  (478 304)  LC_0 Logic Functioning bit
 (43 0)  (481 304)  (481 304)  LC_0 Logic Functioning bit
 (4 1)  (442 305)  (442 305)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_r_0
 (14 1)  (452 305)  (452 305)  routing T_9_19.sp4_r_v_b_35 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (460 305)  (460 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (464 305)  (464 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (465 305)  (465 305)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 305)  (467 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (470 305)  (470 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 305)  (473 305)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_0
 (36 1)  (474 305)  (474 305)  LC_0 Logic Functioning bit
 (37 1)  (475 305)  (475 305)  LC_0 Logic Functioning bit
 (41 1)  (479 305)  (479 305)  LC_0 Logic Functioning bit
 (42 1)  (480 305)  (480 305)  LC_0 Logic Functioning bit
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (452 306)  (452 306)  routing T_9_19.wire_logic_cluster/lc_4/out <X> T_9_19.lc_trk_g0_4
 (17 2)  (455 306)  (455 306)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 306)  (456 306)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (22 2)  (460 306)  (460 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (461 306)  (461 306)  routing T_9_19.sp4_v_b_23 <X> T_9_19.lc_trk_g0_7
 (24 2)  (462 306)  (462 306)  routing T_9_19.sp4_v_b_23 <X> T_9_19.lc_trk_g0_7
 (25 2)  (463 306)  (463 306)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 306)  (471 306)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (42 2)  (480 306)  (480 306)  LC_1 Logic Functioning bit
 (43 2)  (481 306)  (481 306)  LC_1 Logic Functioning bit
 (50 2)  (488 306)  (488 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (455 307)  (455 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (456 307)  (456 307)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g0_5
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (461 307)  (461 307)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (24 3)  (462 307)  (462 307)  routing T_9_19.sp4_h_r_14 <X> T_9_19.lc_trk_g0_6
 (30 3)  (468 307)  (468 307)  routing T_9_19.lc_trk_g0_2 <X> T_9_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 307)  (474 307)  LC_1 Logic Functioning bit
 (38 3)  (476 307)  (476 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (1 4)  (439 308)  (439 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (460 308)  (460 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (461 308)  (461 308)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (24 4)  (462 308)  (462 308)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (26 4)  (464 308)  (464 308)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (465 308)  (465 308)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 308)  (468 308)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 308)  (472 308)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (473 308)  (473 308)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_2
 (36 4)  (474 308)  (474 308)  LC_2 Logic Functioning bit
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (40 4)  (478 308)  (478 308)  LC_2 Logic Functioning bit
 (43 4)  (481 308)  (481 308)  LC_2 Logic Functioning bit
 (0 5)  (438 309)  (438 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (1 5)  (439 309)  (439 309)  routing T_9_19.lc_trk_g1_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (21 5)  (459 309)  (459 309)  routing T_9_19.sp4_h_r_3 <X> T_9_19.lc_trk_g1_3
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (468 309)  (468 309)  routing T_9_19.lc_trk_g1_6 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (470 309)  (470 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (473 309)  (473 309)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.input_2_2
 (36 5)  (474 309)  (474 309)  LC_2 Logic Functioning bit
 (37 5)  (475 309)  (475 309)  LC_2 Logic Functioning bit
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (43 5)  (481 309)  (481 309)  LC_2 Logic Functioning bit
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (456 310)  (456 310)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g1_5
 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (18 7)  (456 311)  (456 311)  routing T_9_19.bnr_op_5 <X> T_9_19.lc_trk_g1_5
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_v_b_15 <X> T_9_19.lc_trk_g1_7
 (22 7)  (460 311)  (460 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (463 311)  (463 311)  routing T_9_19.sp4_r_v_b_30 <X> T_9_19.lc_trk_g1_6
 (25 8)  (463 312)  (463 312)  routing T_9_19.rgt_op_2 <X> T_9_19.lc_trk_g2_2
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 312)  (469 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 312)  (472 312)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 312)  (473 312)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_4
 (38 8)  (476 312)  (476 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (40 8)  (478 312)  (478 312)  LC_4 Logic Functioning bit
 (41 8)  (479 312)  (479 312)  LC_4 Logic Functioning bit
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.rgt_op_2 <X> T_9_19.lc_trk_g2_2
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g0_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (470 313)  (470 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (472 313)  (472 313)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.input_2_4
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (38 9)  (476 313)  (476 313)  LC_4 Logic Functioning bit
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (53 9)  (491 313)  (491 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (452 314)  (452 314)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (466 314)  (466 314)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (469 314)  (469 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 314)  (472 314)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (475 314)  (475 314)  LC_5 Logic Functioning bit
 (38 10)  (476 314)  (476 314)  LC_5 Logic Functioning bit
 (40 10)  (478 314)  (478 314)  LC_5 Logic Functioning bit
 (43 10)  (481 314)  (481 314)  LC_5 Logic Functioning bit
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (490 314)  (490 314)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (14 11)  (452 315)  (452 315)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (16 11)  (454 315)  (454 315)  routing T_9_19.sp4_v_b_36 <X> T_9_19.lc_trk_g2_4
 (17 11)  (455 315)  (455 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (30 11)  (468 315)  (468 315)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (37 11)  (475 315)  (475 315)  LC_5 Logic Functioning bit
 (38 11)  (476 315)  (476 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (43 11)  (481 315)  (481 315)  LC_5 Logic Functioning bit
 (12 12)  (450 316)  (450 316)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_h_r_11
 (21 12)  (459 316)  (459 316)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g3_3
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (462 316)  (462 316)  routing T_9_19.rgt_op_3 <X> T_9_19.lc_trk_g3_3
 (27 12)  (465 316)  (465 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (466 316)  (466 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 316)  (467 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (468 316)  (468 316)  routing T_9_19.lc_trk_g3_4 <X> T_9_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (469 316)  (469 316)  routing T_9_19.lc_trk_g0_5 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (477 316)  (477 316)  LC_6 Logic Functioning bit
 (40 12)  (478 316)  (478 316)  LC_6 Logic Functioning bit
 (42 12)  (480 316)  (480 316)  LC_6 Logic Functioning bit
 (51 12)  (489 316)  (489 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (11 13)  (449 317)  (449 317)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_h_r_11
 (13 13)  (451 317)  (451 317)  routing T_9_19.sp4_v_b_5 <X> T_9_19.sp4_h_r_11
 (29 13)  (467 317)  (467 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (470 317)  (470 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 317)  (471 317)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.input_2_6
 (35 13)  (473 317)  (473 317)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.input_2_6
 (41 13)  (479 317)  (479 317)  LC_6 Logic Functioning bit
 (0 14)  (438 318)  (438 318)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (452 318)  (452 318)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g3_4
 (15 14)  (453 318)  (453 318)  routing T_9_19.tnr_op_5 <X> T_9_19.lc_trk_g3_5
 (17 14)  (455 318)  (455 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g0_4 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g3_5 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (41 14)  (479 318)  (479 318)  LC_7 Logic Functioning bit
 (42 14)  (480 318)  (480 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (48 14)  (486 318)  (486 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (50 14)  (488 318)  (488 318)  Cascade bit: LH_LC07_inmux02_5

 (1 15)  (439 319)  (439 319)  routing T_9_19.lc_trk_g2_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (15 15)  (453 319)  (453 319)  routing T_9_19.rgt_op_4 <X> T_9_19.lc_trk_g3_4
 (17 15)  (455 319)  (455 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (41 15)  (479 319)  (479 319)  LC_7 Logic Functioning bit
 (42 15)  (480 319)  (480 319)  LC_7 Logic Functioning bit


LogicTile_10_19

 (5 0)  (497 304)  (497 304)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_h_r_0
 (10 0)  (502 304)  (502 304)  routing T_10_19.sp4_v_t_45 <X> T_10_19.sp4_h_r_1
 (17 0)  (509 304)  (509 304)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 304)  (510 304)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g0_1
 (27 0)  (519 304)  (519 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 304)  (520 304)  routing T_10_19.lc_trk_g3_0 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (40 0)  (532 304)  (532 304)  LC_0 Logic Functioning bit
 (41 0)  (533 304)  (533 304)  LC_0 Logic Functioning bit
 (6 1)  (498 305)  (498 305)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_h_r_0
 (18 1)  (510 305)  (510 305)  routing T_10_19.bnr_op_1 <X> T_10_19.lc_trk_g0_1
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (515 305)  (515 305)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g0_2
 (24 1)  (516 305)  (516 305)  routing T_10_19.sp4_v_b_18 <X> T_10_19.lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (526 305)  (526 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g1_7 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (14 2)  (506 306)  (506 306)  routing T_10_19.wire_logic_cluster/lc_4/out <X> T_10_19.lc_trk_g0_4
 (15 2)  (507 306)  (507 306)  routing T_10_19.bot_op_5 <X> T_10_19.lc_trk_g0_5
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 306)  (528 306)  LC_1 Logic Functioning bit
 (38 2)  (530 306)  (530 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (43 2)  (535 306)  (535 306)  LC_1 Logic Functioning bit
 (48 2)  (540 306)  (540 306)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (542 306)  (542 306)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (509 307)  (509 307)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (26 3)  (518 307)  (518 307)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 307)  (520 307)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 307)  (523 307)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (529 307)  (529 307)  LC_1 Logic Functioning bit
 (39 3)  (531 307)  (531 307)  LC_1 Logic Functioning bit
 (42 3)  (534 307)  (534 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (15 4)  (507 308)  (507 308)  routing T_10_19.lft_op_1 <X> T_10_19.lc_trk_g1_1
 (17 4)  (509 308)  (509 308)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 308)  (510 308)  routing T_10_19.lft_op_1 <X> T_10_19.lc_trk_g1_1
 (27 4)  (519 308)  (519 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (523 308)  (523 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 308)  (526 308)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (38 4)  (530 308)  (530 308)  LC_2 Logic Functioning bit
 (41 4)  (533 308)  (533 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (50 4)  (542 308)  (542 308)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 309)  (522 309)  routing T_10_19.lc_trk_g3_2 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (53 5)  (545 309)  (545 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (5 6)  (497 310)  (497 310)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_38
 (6 6)  (498 310)  (498 310)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_38
 (15 6)  (507 310)  (507 310)  routing T_10_19.top_op_5 <X> T_10_19.lc_trk_g1_5
 (17 6)  (509 310)  (509 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (514 310)  (514 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (516 310)  (516 310)  routing T_10_19.bot_op_7 <X> T_10_19.lc_trk_g1_7
 (25 6)  (517 310)  (517 310)  routing T_10_19.lft_op_6 <X> T_10_19.lc_trk_g1_6
 (26 6)  (518 310)  (518 310)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 310)  (522 310)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g0_4 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (528 310)  (528 310)  LC_3 Logic Functioning bit
 (37 6)  (529 310)  (529 310)  LC_3 Logic Functioning bit
 (38 6)  (530 310)  (530 310)  LC_3 Logic Functioning bit
 (41 6)  (533 310)  (533 310)  LC_3 Logic Functioning bit
 (43 6)  (535 310)  (535 310)  LC_3 Logic Functioning bit
 (50 6)  (542 310)  (542 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (497 311)  (497 311)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_38
 (6 7)  (498 311)  (498 311)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_l_38
 (18 7)  (510 311)  (510 311)  routing T_10_19.top_op_5 <X> T_10_19.lc_trk_g1_5
 (22 7)  (514 311)  (514 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (516 311)  (516 311)  routing T_10_19.lft_op_6 <X> T_10_19.lc_trk_g1_6
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (37 7)  (529 311)  (529 311)  LC_3 Logic Functioning bit
 (38 7)  (530 311)  (530 311)  LC_3 Logic Functioning bit
 (39 7)  (531 311)  (531 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (42 7)  (534 311)  (534 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (51 7)  (543 311)  (543 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.wire_logic_cluster/lc_1/out <X> T_10_19.lc_trk_g2_1
 (21 8)  (513 312)  (513 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (24 8)  (516 312)  (516 312)  routing T_10_19.sp4_h_r_35 <X> T_10_19.lc_trk_g2_3
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 312)  (525 312)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (527 312)  (527 312)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_4
 (36 8)  (528 312)  (528 312)  LC_4 Logic Functioning bit
 (51 8)  (543 312)  (543 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (524 313)  (524 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (525 313)  (525 313)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_4
 (34 9)  (526 313)  (526 313)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.input_2_4
 (36 9)  (528 313)  (528 313)  LC_4 Logic Functioning bit
 (38 9)  (530 313)  (530 313)  LC_4 Logic Functioning bit
 (48 9)  (540 313)  (540 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (545 313)  (545 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (11 10)  (503 314)  (503 314)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_45
 (13 10)  (505 314)  (505 314)  routing T_10_19.sp4_v_b_0 <X> T_10_19.sp4_v_t_45
 (15 10)  (507 314)  (507 314)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (26 10)  (518 314)  (518 314)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (524 314)  (524 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 314)  (525 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (526 314)  (526 314)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 314)  (528 314)  LC_5 Logic Functioning bit
 (38 10)  (530 314)  (530 314)  LC_5 Logic Functioning bit
 (39 10)  (531 314)  (531 314)  LC_5 Logic Functioning bit
 (40 10)  (532 314)  (532 314)  LC_5 Logic Functioning bit
 (42 10)  (534 314)  (534 314)  LC_5 Logic Functioning bit
 (43 10)  (535 314)  (535 314)  LC_5 Logic Functioning bit
 (50 10)  (542 314)  (542 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (510 315)  (510 315)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g2_5
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 11)  (520 315)  (520 315)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 315)  (521 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (529 315)  (529 315)  LC_5 Logic Functioning bit
 (38 11)  (530 315)  (530 315)  LC_5 Logic Functioning bit
 (39 11)  (531 315)  (531 315)  LC_5 Logic Functioning bit
 (41 11)  (533 315)  (533 315)  LC_5 Logic Functioning bit
 (42 11)  (534 315)  (534 315)  LC_5 Logic Functioning bit
 (43 11)  (535 315)  (535 315)  LC_5 Logic Functioning bit
 (15 12)  (507 316)  (507 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_h_r_33 <X> T_10_19.lc_trk_g3_1
 (31 12)  (523 316)  (523 316)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (530 316)  (530 316)  LC_6 Logic Functioning bit
 (39 12)  (531 316)  (531 316)  LC_6 Logic Functioning bit
 (42 12)  (534 316)  (534 316)  LC_6 Logic Functioning bit
 (43 12)  (535 316)  (535 316)  LC_6 Logic Functioning bit
 (50 12)  (542 316)  (542 316)  Cascade bit: LH_LC06_inmux02_5

 (3 13)  (495 317)  (495 317)  routing T_10_19.sp12_h_l_22 <X> T_10_19.sp12_h_r_1
 (17 13)  (509 317)  (509 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (514 317)  (514 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (38 13)  (530 317)  (530 317)  LC_6 Logic Functioning bit
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (42 13)  (534 317)  (534 317)  LC_6 Logic Functioning bit
 (43 13)  (535 317)  (535 317)  LC_6 Logic Functioning bit
 (13 14)  (505 318)  (505 318)  routing T_10_19.sp4_v_b_11 <X> T_10_19.sp4_v_t_46
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp12_v_t_10 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (25 14)  (517 318)  (517 318)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (26 14)  (518 318)  (518 318)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 318)  (519 318)  routing T_10_19.lc_trk_g1_1 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g1_5 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (531 318)  (531 318)  LC_7 Logic Functioning bit
 (42 14)  (534 318)  (534 318)  LC_7 Logic Functioning bit
 (50 14)  (542 318)  (542 318)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.rgt_op_6 <X> T_10_19.lc_trk_g3_6
 (26 15)  (518 319)  (518 319)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 319)  (519 319)  routing T_10_19.lc_trk_g1_6 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 319)  (529 319)  LC_7 Logic Functioning bit
 (40 15)  (532 319)  (532 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (15 0)  (561 304)  (561 304)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g0_1
 (17 0)  (563 304)  (563 304)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 304)  (564 304)  routing T_11_19.lft_op_1 <X> T_11_19.lc_trk_g0_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (25 0)  (571 304)  (571 304)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g0_2
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_0 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (583 304)  (583 304)  LC_0 Logic Functioning bit
 (38 0)  (584 304)  (584 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (21 1)  (567 305)  (567 305)  routing T_11_19.sp4_r_v_b_32 <X> T_11_19.lc_trk_g0_3
 (22 1)  (568 305)  (568 305)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 305)  (570 305)  routing T_11_19.lft_op_2 <X> T_11_19.lc_trk_g0_2
 (27 1)  (573 305)  (573 305)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 305)  (578 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 305)  (579 305)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.input_2_0
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (42 1)  (588 305)  (588 305)  LC_0 Logic Functioning bit
 (43 1)  (589 305)  (589 305)  LC_0 Logic Functioning bit
 (14 2)  (560 306)  (560 306)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g0_4
 (15 2)  (561 306)  (561 306)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g0_5
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 306)  (564 306)  routing T_11_19.sp4_h_r_13 <X> T_11_19.lc_trk_g0_5
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (575 306)  (575 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 306)  (576 306)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (40 2)  (586 306)  (586 306)  LC_1 Logic Functioning bit
 (42 2)  (588 306)  (588 306)  LC_1 Logic Functioning bit
 (15 3)  (561 307)  (561 307)  routing T_11_19.lft_op_4 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (577 307)  (577 307)  routing T_11_19.lc_trk_g0_2 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (41 3)  (587 307)  (587 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (43 3)  (589 307)  (589 307)  LC_1 Logic Functioning bit
 (15 4)  (561 308)  (561 308)  routing T_11_19.bot_op_1 <X> T_11_19.lc_trk_g1_1
 (17 4)  (563 308)  (563 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (567 308)  (567 308)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (569 308)  (569 308)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 308)  (579 308)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (40 4)  (586 308)  (586 308)  LC_2 Logic Functioning bit
 (41 4)  (587 308)  (587 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (50 4)  (596 308)  (596 308)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (563 309)  (563 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (21 5)  (567 309)  (567 309)  routing T_11_19.sp4_v_b_11 <X> T_11_19.lc_trk_g1_3
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (25 5)  (571 309)  (571 309)  routing T_11_19.sp4_v_b_10 <X> T_11_19.lc_trk_g1_2
 (28 5)  (574 309)  (574 309)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 309)  (577 309)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 309)  (582 309)  LC_2 Logic Functioning bit
 (37 5)  (583 309)  (583 309)  LC_2 Logic Functioning bit
 (40 5)  (586 309)  (586 309)  LC_2 Logic Functioning bit
 (41 5)  (587 309)  (587 309)  LC_2 Logic Functioning bit
 (26 6)  (572 310)  (572 310)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 310)  (577 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 310)  (584 310)  LC_3 Logic Functioning bit
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (43 6)  (589 310)  (589 310)  LC_3 Logic Functioning bit
 (15 7)  (561 311)  (561 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (16 7)  (562 311)  (562 311)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g1_4
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 311)  (577 311)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (40 7)  (586 311)  (586 311)  LC_3 Logic Functioning bit
 (41 7)  (587 311)  (587 311)  LC_3 Logic Functioning bit
 (43 7)  (589 311)  (589 311)  LC_3 Logic Functioning bit
 (51 7)  (597 311)  (597 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.tnr_op_3 <X> T_11_19.lc_trk_g2_3
 (26 8)  (572 312)  (572 312)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (574 312)  (574 312)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 312)  (580 312)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 312)  (581 312)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.input_2_4
 (36 8)  (582 312)  (582 312)  LC_4 Logic Functioning bit
 (37 8)  (583 312)  (583 312)  LC_4 Logic Functioning bit
 (38 8)  (584 312)  (584 312)  LC_4 Logic Functioning bit
 (40 8)  (586 312)  (586 312)  LC_4 Logic Functioning bit
 (41 8)  (587 312)  (587 312)  LC_4 Logic Functioning bit
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 313)  (560 313)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g2_0
 (15 9)  (561 313)  (561 313)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g2_0
 (16 9)  (562 313)  (562 313)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (27 9)  (573 313)  (573 313)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (578 313)  (578 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.bnl_op_5 <X> T_11_19.lc_trk_g2_5
 (21 10)  (567 314)  (567 314)  routing T_11_19.wire_logic_cluster/lc_7/out <X> T_11_19.lc_trk_g2_7
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.bnl_op_6 <X> T_11_19.lc_trk_g2_6
 (18 11)  (564 315)  (564 315)  routing T_11_19.bnl_op_5 <X> T_11_19.lc_trk_g2_5
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 315)  (571 315)  routing T_11_19.bnl_op_6 <X> T_11_19.lc_trk_g2_6
 (21 12)  (567 316)  (567 316)  routing T_11_19.sp4_h_r_35 <X> T_11_19.lc_trk_g3_3
 (22 12)  (568 316)  (568 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (569 316)  (569 316)  routing T_11_19.sp4_h_r_35 <X> T_11_19.lc_trk_g3_3
 (24 12)  (570 316)  (570 316)  routing T_11_19.sp4_h_r_35 <X> T_11_19.lc_trk_g3_3
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 316)  (576 316)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 316)  (582 316)  LC_6 Logic Functioning bit
 (42 12)  (588 316)  (588 316)  LC_6 Logic Functioning bit
 (43 12)  (589 316)  (589 316)  LC_6 Logic Functioning bit
 (14 13)  (560 317)  (560 317)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g3_0
 (16 13)  (562 317)  (562 317)  routing T_11_19.sp4_h_r_24 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (26 13)  (572 317)  (572 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 317)  (573 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g3_3 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 317)  (578 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (580 317)  (580 317)  routing T_11_19.lc_trk_g1_1 <X> T_11_19.input_2_6
 (36 13)  (582 317)  (582 317)  LC_6 Logic Functioning bit
 (37 13)  (583 317)  (583 317)  LC_6 Logic Functioning bit
 (42 13)  (588 317)  (588 317)  LC_6 Logic Functioning bit
 (43 13)  (589 317)  (589 317)  LC_6 Logic Functioning bit
 (12 14)  (558 318)  (558 318)  routing T_11_19.sp4_v_b_11 <X> T_11_19.sp4_h_l_46
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 318)  (564 318)  routing T_11_19.bnl_op_5 <X> T_11_19.lc_trk_g3_5
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 318)  (577 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (584 318)  (584 318)  LC_7 Logic Functioning bit
 (39 14)  (585 318)  (585 318)  LC_7 Logic Functioning bit
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (43 14)  (589 318)  (589 318)  LC_7 Logic Functioning bit
 (18 15)  (564 319)  (564 319)  routing T_11_19.bnl_op_5 <X> T_11_19.lc_trk_g3_5
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 319)  (576 319)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 319)  (577 319)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.input_2_7
 (36 15)  (582 319)  (582 319)  LC_7 Logic Functioning bit
 (37 15)  (583 319)  (583 319)  LC_7 Logic Functioning bit
 (39 15)  (585 319)  (585 319)  LC_7 Logic Functioning bit
 (40 15)  (586 319)  (586 319)  LC_7 Logic Functioning bit
 (41 15)  (587 319)  (587 319)  LC_7 Logic Functioning bit
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (0 2)  (600 306)  (600 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (1 2)  (601 306)  (601 306)  routing T_12_19.glb_netwk_6 <X> T_12_19.wire_logic_cluster/lc_7/clk
 (2 2)  (602 306)  (602 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 306)  (627 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 306)  (628 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 306)  (630 306)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 306)  (633 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g3_1 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 306)  (636 306)  LC_1 Logic Functioning bit
 (39 2)  (639 306)  (639 306)  LC_1 Logic Functioning bit
 (42 2)  (642 306)  (642 306)  LC_1 Logic Functioning bit
 (43 2)  (643 306)  (643 306)  LC_1 Logic Functioning bit
 (45 2)  (645 306)  (645 306)  LC_1 Logic Functioning bit
 (47 2)  (647 306)  (647 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 307)  (627 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 307)  (628 307)  routing T_12_19.lc_trk_g3_2 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (632 307)  (632 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (633 307)  (633 307)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_1
 (34 3)  (634 307)  (634 307)  routing T_12_19.lc_trk_g3_0 <X> T_12_19.input_2_1
 (36 3)  (636 307)  (636 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (40 3)  (640 307)  (640 307)  LC_1 Logic Functioning bit
 (41 3)  (641 307)  (641 307)  LC_1 Logic Functioning bit
 (0 4)  (600 308)  (600 308)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (1 4)  (601 308)  (601 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (12 4)  (612 308)  (612 308)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (1 5)  (601 309)  (601 309)  routing T_12_19.lc_trk_g2_2 <X> T_12_19.wire_logic_cluster/lc_7/cen
 (11 5)  (611 309)  (611 309)  routing T_12_19.sp4_v_b_5 <X> T_12_19.sp4_h_r_5
 (5 6)  (605 310)  (605 310)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_l_38
 (16 6)  (616 310)  (616 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.lc_trk_g1_5
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.sp4_v_b_5 <X> T_12_19.lc_trk_g1_5
 (6 7)  (606 311)  (606 311)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_l_38
 (13 8)  (613 312)  (613 312)  routing T_12_19.sp4_v_t_45 <X> T_12_19.sp4_v_b_8
 (25 8)  (625 312)  (625 312)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g2_2
 (22 9)  (622 313)  (622 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 313)  (623 313)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g2_2
 (25 9)  (625 313)  (625 313)  routing T_12_19.sp4_v_t_23 <X> T_12_19.lc_trk_g2_2
 (3 10)  (603 314)  (603 314)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_h_l_22
 (3 11)  (603 315)  (603 315)  routing T_12_19.sp12_h_r_1 <X> T_12_19.sp12_h_l_22
 (14 12)  (614 316)  (614 316)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (15 12)  (615 316)  (615 316)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g3_1
 (17 12)  (617 316)  (617 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 316)  (618 316)  routing T_12_19.rgt_op_1 <X> T_12_19.lc_trk_g3_1
 (25 12)  (625 316)  (625 316)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (15 13)  (615 317)  (615 317)  routing T_12_19.rgt_op_0 <X> T_12_19.lc_trk_g3_0
 (17 13)  (617 317)  (617 317)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 317)  (622 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (624 317)  (624 317)  routing T_12_19.rgt_op_2 <X> T_12_19.lc_trk_g3_2
 (1 14)  (601 318)  (601 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (5 14)  (605 318)  (605 318)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_l_44
 (15 14)  (615 318)  (615 318)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.rgt_op_5 <X> T_12_19.lc_trk_g3_5
 (0 15)  (600 319)  (600 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (601 319)  (601 319)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_7/s_r
 (4 15)  (604 319)  (604 319)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_l_44
 (6 15)  (606 319)  (606 319)  routing T_12_19.sp4_v_t_38 <X> T_12_19.sp4_h_l_44
 (11 15)  (611 319)  (611 319)  routing T_12_19.sp4_h_r_11 <X> T_12_19.sp4_h_l_46


LogicTile_13_19

 (26 0)  (680 304)  (680 304)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 304)  (685 304)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (38 0)  (692 304)  (692 304)  LC_0 Logic Functioning bit
 (39 0)  (693 304)  (693 304)  LC_0 Logic Functioning bit
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 305)  (684 305)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (39 1)  (693 305)  (693 305)  LC_0 Logic Functioning bit
 (40 1)  (694 305)  (694 305)  LC_0 Logic Functioning bit
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (26 2)  (680 306)  (680 306)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 306)  (682 306)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 306)  (685 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 306)  (688 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 306)  (689 306)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_1
 (38 2)  (692 306)  (692 306)  LC_1 Logic Functioning bit
 (43 2)  (697 306)  (697 306)  LC_1 Logic Functioning bit
 (21 3)  (675 307)  (675 307)  routing T_13_19.sp4_h_r_7 <X> T_13_19.lc_trk_g0_7
 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 307)  (686 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (687 307)  (687 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_1
 (35 3)  (689 307)  (689 307)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_1
 (36 3)  (690 307)  (690 307)  LC_1 Logic Functioning bit
 (41 3)  (695 307)  (695 307)  LC_1 Logic Functioning bit
 (6 4)  (660 308)  (660 308)  routing T_13_19.sp4_h_r_10 <X> T_13_19.sp4_v_b_3
 (14 4)  (668 308)  (668 308)  routing T_13_19.wire_logic_cluster/lc_0/out <X> T_13_19.lc_trk_g1_0
 (27 4)  (681 308)  (681 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 308)  (687 308)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 308)  (690 308)  LC_2 Logic Functioning bit
 (38 4)  (692 308)  (692 308)  LC_2 Logic Functioning bit
 (17 5)  (671 309)  (671 309)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (684 309)  (684 309)  routing T_13_19.lc_trk_g3_2 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (690 309)  (690 309)  LC_2 Logic Functioning bit
 (38 5)  (692 309)  (692 309)  LC_2 Logic Functioning bit
 (5 6)  (659 310)  (659 310)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_l_38
 (17 6)  (671 310)  (671 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 310)  (672 310)  routing T_13_19.wire_logic_cluster/lc_5/out <X> T_13_19.lc_trk_g1_5
 (21 6)  (675 310)  (675 310)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g1_7
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 310)  (677 310)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g1_7
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 310)  (684 310)  routing T_13_19.lc_trk_g1_5 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 310)  (690 310)  LC_3 Logic Functioning bit
 (37 6)  (691 310)  (691 310)  LC_3 Logic Functioning bit
 (38 6)  (692 310)  (692 310)  LC_3 Logic Functioning bit
 (39 6)  (693 310)  (693 310)  LC_3 Logic Functioning bit
 (42 6)  (696 310)  (696 310)  LC_3 Logic Functioning bit
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (6 7)  (660 311)  (660 311)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_h_l_38
 (27 7)  (681 311)  (681 311)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (41 7)  (695 311)  (695 311)  LC_3 Logic Functioning bit
 (51 7)  (705 311)  (705 311)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (14 8)  (668 312)  (668 312)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (15 8)  (669 312)  (669 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (16 8)  (670 312)  (670 312)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (675 312)  (675 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 312)  (678 312)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g2_3
 (25 8)  (679 312)  (679 312)  routing T_13_19.wire_logic_cluster/lc_2/out <X> T_13_19.lc_trk_g2_2
 (14 9)  (668 313)  (668 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (15 9)  (669 313)  (669 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (16 9)  (670 313)  (670 313)  routing T_13_19.sp4_h_r_40 <X> T_13_19.lc_trk_g2_0
 (17 9)  (671 313)  (671 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (672 313)  (672 313)  routing T_13_19.sp4_h_r_25 <X> T_13_19.lc_trk_g2_1
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (22 10)  (676 314)  (676 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (680 314)  (680 314)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g2_0 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 314)  (689 314)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_5
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (26 11)  (680 315)  (680 315)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 315)  (686 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 315)  (687 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_5
 (35 11)  (689 315)  (689 315)  routing T_13_19.lc_trk_g2_7 <X> T_13_19.input_2_5
 (37 11)  (691 315)  (691 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (39 11)  (693 315)  (693 315)  LC_5 Logic Functioning bit
 (40 11)  (694 315)  (694 315)  LC_5 Logic Functioning bit
 (17 12)  (671 316)  (671 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 316)  (672 316)  routing T_13_19.wire_logic_cluster/lc_1/out <X> T_13_19.lc_trk_g3_1
 (25 12)  (679 316)  (679 316)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (26 12)  (680 316)  (680 316)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (32 12)  (686 316)  (686 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 316)  (687 316)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 316)  (691 316)  LC_6 Logic Functioning bit
 (38 12)  (692 316)  (692 316)  LC_6 Logic Functioning bit
 (40 12)  (694 316)  (694 316)  LC_6 Logic Functioning bit
 (43 12)  (697 316)  (697 316)  LC_6 Logic Functioning bit
 (50 12)  (704 316)  (704 316)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (676 317)  (676 317)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (678 317)  (678 317)  routing T_13_19.rgt_op_2 <X> T_13_19.lc_trk_g3_2
 (27 13)  (681 317)  (681 317)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 317)  (682 317)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 317)  (683 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 317)  (690 317)  LC_6 Logic Functioning bit
 (39 13)  (693 317)  (693 317)  LC_6 Logic Functioning bit
 (41 13)  (695 317)  (695 317)  LC_6 Logic Functioning bit
 (42 13)  (696 317)  (696 317)  LC_6 Logic Functioning bit
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (28 14)  (682 318)  (682 318)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 318)  (683 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 318)  (686 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 318)  (687 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 318)  (688 318)  routing T_13_19.lc_trk_g3_1 <X> T_13_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 318)  (690 318)  LC_7 Logic Functioning bit
 (39 14)  (693 318)  (693 318)  LC_7 Logic Functioning bit
 (42 14)  (696 318)  (696 318)  LC_7 Logic Functioning bit
 (43 14)  (697 318)  (697 318)  LC_7 Logic Functioning bit
 (50 14)  (704 318)  (704 318)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (672 319)  (672 319)  routing T_13_19.sp4_r_v_b_45 <X> T_13_19.lc_trk_g3_5
 (27 15)  (681 319)  (681 319)  routing T_13_19.lc_trk_g1_0 <X> T_13_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 319)  (683 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 319)  (684 319)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 319)  (691 319)  LC_7 Logic Functioning bit
 (38 15)  (692 319)  (692 319)  LC_7 Logic Functioning bit
 (40 15)  (694 319)  (694 319)  LC_7 Logic Functioning bit
 (41 15)  (695 319)  (695 319)  LC_7 Logic Functioning bit


LogicTile_14_19

 (14 0)  (722 304)  (722 304)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (15 0)  (723 304)  (723 304)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (17 0)  (725 304)  (725 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (731 304)  (731 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (24 0)  (732 304)  (732 304)  routing T_14_19.sp4_v_b_19 <X> T_14_19.lc_trk_g0_3
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_h_r_8 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (18 1)  (726 305)  (726 305)  routing T_14_19.top_op_1 <X> T_14_19.lc_trk_g0_1
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 305)  (732 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (25 1)  (733 305)  (733 305)  routing T_14_19.top_op_2 <X> T_14_19.lc_trk_g0_2
 (15 2)  (723 306)  (723 306)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g0_5
 (16 2)  (724 306)  (724 306)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g0_5
 (17 2)  (725 306)  (725 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (40 2)  (748 306)  (748 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (42 2)  (750 306)  (750 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (46 2)  (754 306)  (754 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (18 3)  (726 307)  (726 307)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g0_5
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 307)  (740 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_1 input_2_1
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (41 3)  (749 307)  (749 307)  LC_1 Logic Functioning bit
 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 308)  (743 308)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (40 4)  (748 308)  (748 308)  LC_2 Logic Functioning bit
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (42 4)  (750 308)  (750 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (28 5)  (736 309)  (736 309)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 309)  (738 309)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 309)  (740 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (741 309)  (741 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (34 5)  (742 309)  (742 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (35 5)  (743 309)  (743 309)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.input_2_2
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 310)  (743 310)  routing T_14_19.lc_trk_g0_5 <X> T_14_19.input_2_3
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (41 6)  (749 310)  (749 310)  LC_3 Logic Functioning bit
 (11 7)  (719 311)  (719 311)  routing T_14_19.sp4_h_r_5 <X> T_14_19.sp4_h_l_40
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (32 7)  (740 311)  (740 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (744 311)  (744 311)  LC_3 Logic Functioning bit
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (38 7)  (746 311)  (746 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (26 8)  (734 312)  (734 312)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 312)  (735 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (745 312)  (745 312)  LC_4 Logic Functioning bit
 (38 8)  (746 312)  (746 312)  LC_4 Logic Functioning bit
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (42 8)  (750 312)  (750 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (759 312)  (759 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 313)  (738 313)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (37 9)  (745 313)  (745 313)  LC_4 Logic Functioning bit
 (41 9)  (749 313)  (749 313)  LC_4 Logic Functioning bit
 (42 9)  (750 313)  (750 313)  LC_4 Logic Functioning bit
 (51 9)  (759 313)  (759 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (6 10)  (714 314)  (714 314)  routing T_14_19.sp4_h_l_36 <X> T_14_19.sp4_v_t_43
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (733 314)  (733 314)  routing T_14_19.wire_logic_cluster/lc_6/out <X> T_14_19.lc_trk_g2_6
 (26 10)  (734 314)  (734 314)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 314)  (736 314)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 314)  (744 314)  LC_5 Logic Functioning bit
 (37 10)  (745 314)  (745 314)  LC_5 Logic Functioning bit
 (38 10)  (746 314)  (746 314)  LC_5 Logic Functioning bit
 (39 10)  (747 314)  (747 314)  LC_5 Logic Functioning bit
 (40 10)  (748 314)  (748 314)  LC_5 Logic Functioning bit
 (42 10)  (750 314)  (750 314)  LC_5 Logic Functioning bit
 (46 10)  (754 314)  (754 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_r_v_b_37 <X> T_14_19.lc_trk_g2_5
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 315)  (736 315)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (22 12)  (730 316)  (730 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 316)  (735 316)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 316)  (736 316)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 316)  (737 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 316)  (744 316)  LC_6 Logic Functioning bit
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (38 12)  (746 316)  (746 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (40 12)  (748 316)  (748 316)  LC_6 Logic Functioning bit
 (42 12)  (750 316)  (750 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_r_v_b_40 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (21 13)  (729 317)  (729 317)  routing T_14_19.sp4_r_v_b_43 <X> T_14_19.lc_trk_g3_3
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 317)  (740 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (741 317)  (741 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (34 13)  (742 317)  (742 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (35 13)  (743 317)  (743 317)  routing T_14_19.lc_trk_g3_3 <X> T_14_19.input_2_6
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (39 13)  (747 317)  (747 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (41 13)  (749 317)  (749 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (43 13)  (751 317)  (751 317)  LC_6 Logic Functioning bit
 (15 14)  (723 318)  (723 318)  routing T_14_19.tnr_op_5 <X> T_14_19.lc_trk_g3_5
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (729 318)  (729 318)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g3_7
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (732 318)  (732 318)  routing T_14_19.rgt_op_7 <X> T_14_19.lc_trk_g3_7
 (14 15)  (722 319)  (722 319)  routing T_14_19.sp4_r_v_b_44 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_15_19

 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 304)  (789 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 304)  (792 304)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 304)  (793 304)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (38 0)  (800 304)  (800 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 305)  (789 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 305)  (797 305)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.input_2_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (8 2)  (770 306)  (770 306)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_36
 (9 2)  (771 306)  (771 306)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_36
 (10 2)  (772 306)  (772 306)  routing T_15_19.sp4_v_t_42 <X> T_15_19.sp4_h_l_36
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.wire_logic_cluster/lc_5/out <X> T_15_19.lc_trk_g0_5
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 306)  (790 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 306)  (792 306)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 306)  (793 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (47 3)  (809 307)  (809 307)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 308)  (790 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 308)  (792 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 308)  (796 308)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (799 308)  (799 308)  LC_2 Logic Functioning bit
 (39 4)  (801 308)  (801 308)  LC_2 Logic Functioning bit
 (42 4)  (804 308)  (804 308)  LC_2 Logic Functioning bit
 (46 4)  (808 308)  (808 308)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (788 309)  (788 309)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 309)  (789 309)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 309)  (794 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (795 309)  (795 309)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.input_2_2
 (36 5)  (798 309)  (798 309)  LC_2 Logic Functioning bit
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (14 6)  (776 310)  (776 310)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g1_4
 (15 6)  (777 310)  (777 310)  routing T_15_19.top_op_5 <X> T_15_19.lc_trk_g1_5
 (17 6)  (779 310)  (779 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 310)  (786 310)  routing T_15_19.top_op_7 <X> T_15_19.lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 310)  (796 310)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (14 7)  (776 311)  (776 311)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g1_4
 (16 7)  (778 311)  (778 311)  routing T_15_19.sp4_v_t_1 <X> T_15_19.lc_trk_g1_4
 (17 7)  (779 311)  (779 311)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (18 7)  (780 311)  (780 311)  routing T_15_19.top_op_5 <X> T_15_19.lc_trk_g1_5
 (21 7)  (783 311)  (783 311)  routing T_15_19.top_op_7 <X> T_15_19.lc_trk_g1_7
 (27 7)  (789 311)  (789 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 311)  (793 311)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 311)  (803 311)  LC_3 Logic Functioning bit
 (43 7)  (805 311)  (805 311)  LC_3 Logic Functioning bit
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (50 8)  (812 312)  (812 312)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (777 313)  (777 313)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g2_0
 (16 9)  (778 313)  (778 313)  routing T_15_19.sp4_v_t_29 <X> T_15_19.lc_trk_g2_0
 (17 9)  (779 313)  (779 313)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_5 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (15 10)  (777 314)  (777 314)  routing T_15_19.tnr_op_5 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp12_v_b_23 <X> T_15_19.lc_trk_g2_7
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 314)  (793 314)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 314)  (796 314)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 314)  (798 314)  LC_5 Logic Functioning bit
 (37 10)  (799 314)  (799 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_v_t_33 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (21 11)  (783 315)  (783 315)  routing T_15_19.sp12_v_b_23 <X> T_15_19.lc_trk_g2_7
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (39 11)  (801 315)  (801 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (42 11)  (804 315)  (804 315)  LC_5 Logic Functioning bit
 (43 11)  (805 315)  (805 315)  LC_5 Logic Functioning bit
 (46 11)  (808 315)  (808 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.tnr_op_7 <X> T_15_19.lc_trk_g3_7
 (26 14)  (788 318)  (788 318)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (790 318)  (790 318)  routing T_15_19.lc_trk_g2_0 <X> T_15_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 318)  (791 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 318)  (793 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 318)  (794 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 318)  (796 318)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 318)  (802 318)  LC_7 Logic Functioning bit
 (41 14)  (803 318)  (803 318)  LC_7 Logic Functioning bit
 (42 14)  (804 318)  (804 318)  LC_7 Logic Functioning bit
 (43 14)  (805 318)  (805 318)  LC_7 Logic Functioning bit
 (14 15)  (776 319)  (776 319)  routing T_15_19.sp4_r_v_b_44 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (788 319)  (788 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 319)  (790 319)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 319)  (791 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 319)  (793 319)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 319)  (798 319)  LC_7 Logic Functioning bit
 (38 15)  (800 319)  (800 319)  LC_7 Logic Functioning bit


LogicTile_16_19

 (8 0)  (824 304)  (824 304)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_1
 (10 0)  (826 304)  (826 304)  routing T_16_19.sp4_h_l_40 <X> T_16_19.sp4_h_r_1
 (26 0)  (842 304)  (842 304)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 304)  (844 304)  routing T_16_19.lc_trk_g2_1 <X> T_16_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 304)  (845 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 304)  (847 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 304)  (848 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 304)  (849 304)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 304)  (852 304)  LC_0 Logic Functioning bit
 (38 0)  (854 304)  (854 304)  LC_0 Logic Functioning bit
 (40 0)  (856 304)  (856 304)  LC_0 Logic Functioning bit
 (41 0)  (857 304)  (857 304)  LC_0 Logic Functioning bit
 (43 0)  (859 304)  (859 304)  LC_0 Logic Functioning bit
 (26 1)  (842 305)  (842 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 305)  (843 305)  routing T_16_19.lc_trk_g1_7 <X> T_16_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 305)  (845 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 305)  (847 305)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 305)  (848 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 305)  (849 305)  routing T_16_19.lc_trk_g2_0 <X> T_16_19.input_2_0
 (36 1)  (852 305)  (852 305)  LC_0 Logic Functioning bit
 (38 1)  (854 305)  (854 305)  LC_0 Logic Functioning bit
 (43 1)  (859 305)  (859 305)  LC_0 Logic Functioning bit
 (47 1)  (863 305)  (863 305)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (22 6)  (838 310)  (838 310)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 310)  (840 310)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g1_7
 (21 7)  (837 311)  (837 311)  routing T_16_19.top_op_7 <X> T_16_19.lc_trk_g1_7
 (15 8)  (831 312)  (831 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (16 8)  (832 312)  (832 312)  routing T_16_19.sp4_v_t_28 <X> T_16_19.lc_trk_g2_1
 (17 8)  (833 312)  (833 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (15 9)  (831 313)  (831 313)  routing T_16_19.tnr_op_0 <X> T_16_19.lc_trk_g2_0
 (17 9)  (833 313)  (833 313)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 314)  (840 314)  routing T_16_19.tnl_op_7 <X> T_16_19.lc_trk_g2_7
 (21 11)  (837 315)  (837 315)  routing T_16_19.tnl_op_7 <X> T_16_19.lc_trk_g2_7
 (12 14)  (828 318)  (828 318)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46
 (11 15)  (827 319)  (827 319)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46
 (13 15)  (829 319)  (829 319)  routing T_16_19.sp4_v_t_40 <X> T_16_19.sp4_h_l_46


LogicTile_17_19

 (0 2)  (874 306)  (874 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (1 2)  (875 306)  (875 306)  routing T_17_19.glb_netwk_6 <X> T_17_19.wire_logic_cluster/lc_7/clk
 (2 2)  (876 306)  (876 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 306)  (888 306)  routing T_17_19.sp4_h_l_1 <X> T_17_19.lc_trk_g0_4
 (15 3)  (889 307)  (889 307)  routing T_17_19.sp4_h_l_1 <X> T_17_19.lc_trk_g0_4
 (16 3)  (890 307)  (890 307)  routing T_17_19.sp4_h_l_1 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (0 4)  (874 308)  (874 308)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 4)  (875 308)  (875 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 309)  (874 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (1 5)  (875 309)  (875 309)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/cen
 (25 8)  (899 312)  (899 312)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 313)  (897 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.sp4_h_r_34 <X> T_17_19.lc_trk_g2_2
 (14 10)  (888 314)  (888 314)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (15 10)  (889 314)  (889 314)  routing T_17_19.sp4_v_t_32 <X> T_17_19.lc_trk_g2_5
 (16 10)  (890 314)  (890 314)  routing T_17_19.sp4_v_t_32 <X> T_17_19.lc_trk_g2_5
 (17 10)  (891 314)  (891 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.tnl_op_7 <X> T_17_19.lc_trk_g2_7
 (14 11)  (888 315)  (888 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (15 11)  (889 315)  (889 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (16 11)  (890 315)  (890 315)  routing T_17_19.sp4_h_r_44 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (895 315)  (895 315)  routing T_17_19.tnl_op_7 <X> T_17_19.lc_trk_g2_7
 (21 12)  (895 316)  (895 316)  routing T_17_19.sp4_v_t_14 <X> T_17_19.lc_trk_g3_3
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (897 316)  (897 316)  routing T_17_19.sp4_v_t_14 <X> T_17_19.lc_trk_g3_3
 (1 14)  (875 318)  (875 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (3 14)  (877 318)  (877 318)  routing T_17_19.sp12_v_b_1 <X> T_17_19.sp12_v_t_22
 (26 14)  (900 318)  (900 318)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (909 318)  (909 318)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_7
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (38 14)  (912 318)  (912 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (45 14)  (919 318)  (919 318)  LC_7 Logic Functioning bit
 (47 14)  (921 318)  (921 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (875 319)  (875 319)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (907 319)  (907 319)  routing T_17_19.lc_trk_g2_5 <X> T_17_19.input_2_7
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (3 10)  (931 314)  (931 314)  routing T_18_19.sp12_h_r_1 <X> T_18_19.sp12_h_l_22
 (3 11)  (931 315)  (931 315)  routing T_18_19.sp12_h_r_1 <X> T_18_19.sp12_h_l_22
 (2 14)  (930 318)  (930 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_19_19

 (11 6)  (993 310)  (993 310)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_t_40
 (13 6)  (995 310)  (995 310)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_t_40
 (12 7)  (994 311)  (994 311)  routing T_19_19.sp4_h_r_11 <X> T_19_19.sp4_v_t_40
 (3 14)  (985 318)  (985 318)  routing T_19_19.sp12_h_r_1 <X> T_19_19.sp12_v_t_22
 (3 15)  (985 319)  (985 319)  routing T_19_19.sp12_h_r_1 <X> T_19_19.sp12_v_t_22


LogicTile_20_19

 (31 0)  (1067 304)  (1067 304)  routing T_20_19.lc_trk_g0_5 <X> T_20_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (1068 304)  (1068 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (1072 304)  (1072 304)  LC_0 Logic Functioning bit
 (37 0)  (1073 304)  (1073 304)  LC_0 Logic Functioning bit
 (38 0)  (1074 304)  (1074 304)  LC_0 Logic Functioning bit
 (39 0)  (1075 304)  (1075 304)  LC_0 Logic Functioning bit
 (45 0)  (1081 304)  (1081 304)  LC_0 Logic Functioning bit
 (36 1)  (1072 305)  (1072 305)  LC_0 Logic Functioning bit
 (37 1)  (1073 305)  (1073 305)  LC_0 Logic Functioning bit
 (38 1)  (1074 305)  (1074 305)  LC_0 Logic Functioning bit
 (39 1)  (1075 305)  (1075 305)  LC_0 Logic Functioning bit
 (46 1)  (1082 305)  (1082 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (1089 305)  (1089 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (1036 306)  (1036 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (1 2)  (1037 306)  (1037 306)  routing T_20_19.glb_netwk_6 <X> T_20_19.wire_logic_cluster/lc_7/clk
 (2 2)  (1038 306)  (1038 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (1052 306)  (1052 306)  routing T_20_19.sp12_h_r_13 <X> T_20_19.lc_trk_g0_5
 (17 2)  (1053 306)  (1053 306)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (13 6)  (1049 310)  (1049 310)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_v_t_40
 (12 7)  (1048 311)  (1048 311)  routing T_20_19.sp4_h_r_5 <X> T_20_19.sp4_v_t_40
 (31 8)  (1067 312)  (1067 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1068 312)  (1068 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (1069 312)  (1069 312)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1072 312)  (1072 312)  LC_4 Logic Functioning bit
 (37 8)  (1073 312)  (1073 312)  LC_4 Logic Functioning bit
 (38 8)  (1074 312)  (1074 312)  LC_4 Logic Functioning bit
 (39 8)  (1075 312)  (1075 312)  LC_4 Logic Functioning bit
 (45 8)  (1081 312)  (1081 312)  LC_4 Logic Functioning bit
 (31 9)  (1067 313)  (1067 313)  routing T_20_19.lc_trk_g2_7 <X> T_20_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (1072 313)  (1072 313)  LC_4 Logic Functioning bit
 (37 9)  (1073 313)  (1073 313)  LC_4 Logic Functioning bit
 (38 9)  (1074 313)  (1074 313)  LC_4 Logic Functioning bit
 (39 9)  (1075 313)  (1075 313)  LC_4 Logic Functioning bit
 (46 9)  (1082 313)  (1082 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (51 9)  (1087 313)  (1087 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (1057 314)  (1057 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (22 10)  (1058 314)  (1058 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1059 314)  (1059 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (24 10)  (1060 314)  (1060 314)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7
 (21 11)  (1057 315)  (1057 315)  routing T_20_19.sp4_h_l_34 <X> T_20_19.lc_trk_g2_7


LogicTile_21_19

 (2 0)  (1092 304)  (1092 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_22_19

 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22


LogicTile_23_19

 (26 0)  (1224 304)  (1224 304)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 304)  (1226 304)  routing T_23_19.lc_trk_g2_1 <X> T_23_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 304)  (1227 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 304)  (1230 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 304)  (1231 304)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (1233 304)  (1233 304)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_0
 (37 0)  (1235 304)  (1235 304)  LC_0 Logic Functioning bit
 (39 0)  (1237 304)  (1237 304)  LC_0 Logic Functioning bit
 (40 0)  (1238 304)  (1238 304)  LC_0 Logic Functioning bit
 (41 0)  (1239 304)  (1239 304)  LC_0 Logic Functioning bit
 (42 0)  (1240 304)  (1240 304)  LC_0 Logic Functioning bit
 (27 1)  (1225 305)  (1225 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 305)  (1226 305)  routing T_23_19.lc_trk_g3_5 <X> T_23_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 305)  (1227 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 305)  (1229 305)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (1230 305)  (1230 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (1231 305)  (1231 305)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_0
 (35 1)  (1233 305)  (1233 305)  routing T_23_19.lc_trk_g2_6 <X> T_23_19.input_2_0
 (36 1)  (1234 305)  (1234 305)  LC_0 Logic Functioning bit
 (38 1)  (1236 305)  (1236 305)  LC_0 Logic Functioning bit
 (40 1)  (1238 305)  (1238 305)  LC_0 Logic Functioning bit
 (27 2)  (1225 306)  (1225 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (1226 306)  (1226 306)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 306)  (1227 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (1230 306)  (1230 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 306)  (1231 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 306)  (1232 306)  routing T_23_19.lc_trk_g3_1 <X> T_23_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 306)  (1234 306)  LC_1 Logic Functioning bit
 (38 2)  (1236 306)  (1236 306)  LC_1 Logic Functioning bit
 (39 2)  (1237 306)  (1237 306)  LC_1 Logic Functioning bit
 (40 2)  (1238 306)  (1238 306)  LC_1 Logic Functioning bit
 (41 2)  (1239 306)  (1239 306)  LC_1 Logic Functioning bit
 (47 2)  (1245 306)  (1245 306)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (1248 306)  (1248 306)  Cascade bit: LH_LC01_inmux02_5

 (51 2)  (1249 306)  (1249 306)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (1220 307)  (1220 307)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (1222 307)  (1222 307)  routing T_23_19.bot_op_6 <X> T_23_19.lc_trk_g0_6
 (26 3)  (1224 307)  (1224 307)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 307)  (1226 307)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 307)  (1227 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (1228 307)  (1228 307)  routing T_23_19.lc_trk_g3_3 <X> T_23_19.wire_logic_cluster/lc_1/in_1
 (37 3)  (1235 307)  (1235 307)  LC_1 Logic Functioning bit
 (38 3)  (1236 307)  (1236 307)  LC_1 Logic Functioning bit
 (41 3)  (1239 307)  (1239 307)  LC_1 Logic Functioning bit
 (17 8)  (1215 312)  (1215 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (1219 312)  (1219 312)  routing T_23_19.bnl_op_3 <X> T_23_19.lc_trk_g2_3
 (22 8)  (1220 312)  (1220 312)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (21 9)  (1219 313)  (1219 313)  routing T_23_19.bnl_op_3 <X> T_23_19.lc_trk_g2_3
 (25 10)  (1223 314)  (1223 314)  routing T_23_19.rgt_op_6 <X> T_23_19.lc_trk_g2_6
 (22 11)  (1220 315)  (1220 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1222 315)  (1222 315)  routing T_23_19.rgt_op_6 <X> T_23_19.lc_trk_g2_6
 (15 12)  (1213 316)  (1213 316)  routing T_23_19.rgt_op_1 <X> T_23_19.lc_trk_g3_1
 (17 12)  (1215 316)  (1215 316)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (1216 316)  (1216 316)  routing T_23_19.rgt_op_1 <X> T_23_19.lc_trk_g3_1
 (21 12)  (1219 316)  (1219 316)  routing T_23_19.rgt_op_3 <X> T_23_19.lc_trk_g3_3
 (22 12)  (1220 316)  (1220 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (1222 316)  (1222 316)  routing T_23_19.rgt_op_3 <X> T_23_19.lc_trk_g3_3
 (4 14)  (1202 318)  (1202 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (6 14)  (1204 318)  (1204 318)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (14 14)  (1212 318)  (1212 318)  routing T_23_19.rgt_op_4 <X> T_23_19.lc_trk_g3_4
 (15 14)  (1213 318)  (1213 318)  routing T_23_19.sp4_h_r_45 <X> T_23_19.lc_trk_g3_5
 (16 14)  (1214 318)  (1214 318)  routing T_23_19.sp4_h_r_45 <X> T_23_19.lc_trk_g3_5
 (17 14)  (1215 318)  (1215 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1216 318)  (1216 318)  routing T_23_19.sp4_h_r_45 <X> T_23_19.lc_trk_g3_5
 (21 14)  (1219 318)  (1219 318)  routing T_23_19.rgt_op_7 <X> T_23_19.lc_trk_g3_7
 (22 14)  (1220 318)  (1220 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (1222 318)  (1222 318)  routing T_23_19.rgt_op_7 <X> T_23_19.lc_trk_g3_7
 (26 14)  (1224 318)  (1224 318)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1225 318)  (1225 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1226 318)  (1226 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 318)  (1227 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 318)  (1228 318)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 318)  (1229 318)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 318)  (1230 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 318)  (1234 318)  LC_7 Logic Functioning bit
 (40 14)  (1238 318)  (1238 318)  LC_7 Logic Functioning bit
 (41 14)  (1239 318)  (1239 318)  LC_7 Logic Functioning bit
 (43 14)  (1241 318)  (1241 318)  LC_7 Logic Functioning bit
 (48 14)  (1246 318)  (1246 318)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (5 15)  (1203 319)  (1203 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_v_t_44
 (11 15)  (1209 319)  (1209 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_h_l_46
 (13 15)  (1211 319)  (1211 319)  routing T_23_19.sp4_h_r_3 <X> T_23_19.sp4_h_l_46
 (15 15)  (1213 319)  (1213 319)  routing T_23_19.rgt_op_4 <X> T_23_19.lc_trk_g3_4
 (17 15)  (1215 319)  (1215 319)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1216 319)  (1216 319)  routing T_23_19.sp4_h_r_45 <X> T_23_19.lc_trk_g3_5
 (27 15)  (1225 319)  (1225 319)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 319)  (1226 319)  routing T_23_19.lc_trk_g3_4 <X> T_23_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 319)  (1227 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1228 319)  (1228 319)  routing T_23_19.lc_trk_g3_7 <X> T_23_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (1229 319)  (1229 319)  routing T_23_19.lc_trk_g0_6 <X> T_23_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (1230 319)  (1230 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (1231 319)  (1231 319)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_7
 (35 15)  (1233 319)  (1233 319)  routing T_23_19.lc_trk_g2_3 <X> T_23_19.input_2_7
 (36 15)  (1234 319)  (1234 319)  LC_7 Logic Functioning bit
 (40 15)  (1238 319)  (1238 319)  LC_7 Logic Functioning bit
 (41 15)  (1239 319)  (1239 319)  LC_7 Logic Functioning bit
 (42 15)  (1240 319)  (1240 319)  LC_7 Logic Functioning bit


LogicTile_24_19

 (11 0)  (1263 304)  (1263 304)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_b_2
 (13 0)  (1265 304)  (1265 304)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_b_2
 (12 1)  (1264 305)  (1264 305)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_b_2
 (22 1)  (1274 305)  (1274 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1277 305)  (1277 305)  routing T_24_19.sp4_r_v_b_33 <X> T_24_19.lc_trk_g0_2
 (26 2)  (1278 306)  (1278 306)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (28 2)  (1280 306)  (1280 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (1281 306)  (1281 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (1282 306)  (1282 306)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 306)  (1284 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 306)  (1286 306)  routing T_24_19.lc_trk_g1_1 <X> T_24_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 306)  (1288 306)  LC_1 Logic Functioning bit
 (37 2)  (1289 306)  (1289 306)  LC_1 Logic Functioning bit
 (38 2)  (1290 306)  (1290 306)  LC_1 Logic Functioning bit
 (39 2)  (1291 306)  (1291 306)  LC_1 Logic Functioning bit
 (41 2)  (1293 306)  (1293 306)  LC_1 Logic Functioning bit
 (43 2)  (1295 306)  (1295 306)  LC_1 Logic Functioning bit
 (26 3)  (1278 307)  (1278 307)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (1279 307)  (1279 307)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 307)  (1281 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 307)  (1282 307)  routing T_24_19.lc_trk_g2_6 <X> T_24_19.wire_logic_cluster/lc_1/in_1
 (36 3)  (1288 307)  (1288 307)  LC_1 Logic Functioning bit
 (38 3)  (1290 307)  (1290 307)  LC_1 Logic Functioning bit
 (17 4)  (1269 308)  (1269 308)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (17 6)  (1269 310)  (1269 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (25 6)  (1277 310)  (1277 310)  routing T_24_19.sp4_v_b_6 <X> T_24_19.lc_trk_g1_6
 (26 6)  (1278 310)  (1278 310)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 310)  (1279 310)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 310)  (1280 310)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 310)  (1281 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 310)  (1283 310)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 310)  (1284 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 310)  (1285 310)  routing T_24_19.lc_trk_g2_4 <X> T_24_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 310)  (1288 310)  LC_3 Logic Functioning bit
 (37 6)  (1289 310)  (1289 310)  LC_3 Logic Functioning bit
 (38 6)  (1290 310)  (1290 310)  LC_3 Logic Functioning bit
 (39 6)  (1291 310)  (1291 310)  LC_3 Logic Functioning bit
 (41 6)  (1293 310)  (1293 310)  LC_3 Logic Functioning bit
 (43 6)  (1295 310)  (1295 310)  LC_3 Logic Functioning bit
 (22 7)  (1274 311)  (1274 311)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1275 311)  (1275 311)  routing T_24_19.sp4_v_b_6 <X> T_24_19.lc_trk_g1_6
 (26 7)  (1278 311)  (1278 311)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (1279 311)  (1279 311)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 311)  (1281 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 311)  (1282 311)  routing T_24_19.lc_trk_g3_3 <X> T_24_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 311)  (1288 311)  LC_3 Logic Functioning bit
 (38 7)  (1290 311)  (1290 311)  LC_3 Logic Functioning bit
 (4 8)  (1256 312)  (1256 312)  routing T_24_19.sp4_h_l_37 <X> T_24_19.sp4_v_b_6
 (6 8)  (1258 312)  (1258 312)  routing T_24_19.sp4_h_l_37 <X> T_24_19.sp4_v_b_6
 (13 8)  (1265 312)  (1265 312)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_b_8
 (27 8)  (1279 312)  (1279 312)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 312)  (1280 312)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 312)  (1281 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 312)  (1282 312)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 312)  (1283 312)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 312)  (1284 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 312)  (1286 312)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 312)  (1288 312)  LC_4 Logic Functioning bit
 (38 8)  (1290 312)  (1290 312)  LC_4 Logic Functioning bit
 (41 8)  (1293 312)  (1293 312)  LC_4 Logic Functioning bit
 (43 8)  (1295 312)  (1295 312)  LC_4 Logic Functioning bit
 (5 9)  (1257 313)  (1257 313)  routing T_24_19.sp4_h_l_37 <X> T_24_19.sp4_v_b_6
 (12 9)  (1264 313)  (1264 313)  routing T_24_19.sp4_h_l_45 <X> T_24_19.sp4_v_b_8
 (27 9)  (1279 313)  (1279 313)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 313)  (1280 313)  routing T_24_19.lc_trk_g3_1 <X> T_24_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 313)  (1281 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 313)  (1282 313)  routing T_24_19.lc_trk_g3_6 <X> T_24_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 313)  (1283 313)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 313)  (1289 313)  LC_4 Logic Functioning bit
 (39 9)  (1291 313)  (1291 313)  LC_4 Logic Functioning bit
 (41 9)  (1293 313)  (1293 313)  LC_4 Logic Functioning bit
 (43 9)  (1295 313)  (1295 313)  LC_4 Logic Functioning bit
 (14 11)  (1266 315)  (1266 315)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g2_4
 (15 11)  (1267 315)  (1267 315)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g2_4
 (16 11)  (1268 315)  (1268 315)  routing T_24_19.sp4_h_l_17 <X> T_24_19.lc_trk_g2_4
 (17 11)  (1269 315)  (1269 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 11)  (1274 315)  (1274 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (1277 315)  (1277 315)  routing T_24_19.sp4_r_v_b_38 <X> T_24_19.lc_trk_g2_6
 (17 12)  (1269 316)  (1269 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1274 316)  (1274 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (1278 316)  (1278 316)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 316)  (1283 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 316)  (1284 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 316)  (1286 316)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (1287 316)  (1287 316)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_6
 (36 12)  (1288 316)  (1288 316)  LC_6 Logic Functioning bit
 (37 12)  (1289 316)  (1289 316)  LC_6 Logic Functioning bit
 (41 12)  (1293 316)  (1293 316)  LC_6 Logic Functioning bit
 (43 12)  (1295 316)  (1295 316)  LC_6 Logic Functioning bit
 (18 13)  (1270 317)  (1270 317)  routing T_24_19.sp4_r_v_b_41 <X> T_24_19.lc_trk_g3_1
 (21 13)  (1273 317)  (1273 317)  routing T_24_19.sp4_r_v_b_43 <X> T_24_19.lc_trk_g3_3
 (27 13)  (1279 317)  (1279 317)  routing T_24_19.lc_trk_g1_5 <X> T_24_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 317)  (1281 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 317)  (1283 317)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (1284 317)  (1284 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (1285 317)  (1285 317)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_6
 (34 13)  (1286 317)  (1286 317)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_6
 (35 13)  (1287 317)  (1287 317)  routing T_24_19.lc_trk_g3_7 <X> T_24_19.input_2_6
 (36 13)  (1288 317)  (1288 317)  LC_6 Logic Functioning bit
 (37 13)  (1289 317)  (1289 317)  LC_6 Logic Functioning bit
 (40 13)  (1292 317)  (1292 317)  LC_6 Logic Functioning bit
 (42 13)  (1294 317)  (1294 317)  LC_6 Logic Functioning bit
 (17 14)  (1269 318)  (1269 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (1274 318)  (1274 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (1278 318)  (1278 318)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 318)  (1279 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 318)  (1280 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 318)  (1281 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 318)  (1282 318)  routing T_24_19.lc_trk_g3_5 <X> T_24_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 318)  (1284 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 318)  (1288 318)  LC_7 Logic Functioning bit
 (37 14)  (1289 318)  (1289 318)  LC_7 Logic Functioning bit
 (38 14)  (1290 318)  (1290 318)  LC_7 Logic Functioning bit
 (39 14)  (1291 318)  (1291 318)  LC_7 Logic Functioning bit
 (41 14)  (1293 318)  (1293 318)  LC_7 Logic Functioning bit
 (43 14)  (1295 318)  (1295 318)  LC_7 Logic Functioning bit
 (18 15)  (1270 319)  (1270 319)  routing T_24_19.sp4_r_v_b_45 <X> T_24_19.lc_trk_g3_5
 (19 15)  (1271 319)  (1271 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (21 15)  (1273 319)  (1273 319)  routing T_24_19.sp4_r_v_b_47 <X> T_24_19.lc_trk_g3_7
 (22 15)  (1274 319)  (1274 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 319)  (1277 319)  routing T_24_19.sp4_r_v_b_46 <X> T_24_19.lc_trk_g3_6
 (26 15)  (1278 319)  (1278 319)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 319)  (1279 319)  routing T_24_19.lc_trk_g1_6 <X> T_24_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 319)  (1281 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 319)  (1283 319)  routing T_24_19.lc_trk_g0_2 <X> T_24_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 319)  (1288 319)  LC_7 Logic Functioning bit
 (38 15)  (1290 319)  (1290 319)  LC_7 Logic Functioning bit


RAM_Tile_25_19

 (4 0)  (1310 304)  (1310 304)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_v_b_0
 (6 0)  (1312 304)  (1312 304)  routing T_25_19.sp4_v_t_41 <X> T_25_19.sp4_v_b_0
 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 6)  (1322 310)  (1322 310)  routing T_25_19.sp4_v_b_13 <X> T_25_19.lc_trk_g1_5
 (17 6)  (1323 310)  (1323 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 310)  (1324 310)  routing T_25_19.sp4_v_b_13 <X> T_25_19.lc_trk_g1_5
 (18 7)  (1324 311)  (1324 311)  routing T_25_19.sp4_v_b_13 <X> T_25_19.lc_trk_g1_5
 (13 8)  (1319 312)  (1319 312)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_8
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 312)  (1336 312)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (38 8)  (1344 312)  (1344 312)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 313)  (1336 313)  routing T_25_19.lc_trk_g2_7 <X> T_25_19.wire_bram/ram/WDATA_11
 (19 10)  (1325 314)  (1325 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (22 10)  (1328 314)  (1328 314)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1330 314)  (1330 314)  routing T_25_19.tnl_op_7 <X> T_25_19.lc_trk_g2_7
 (21 11)  (1327 315)  (1327 315)  routing T_25_19.tnl_op_7 <X> T_25_19.lc_trk_g2_7
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 319)  (1306 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g1_5 <X> T_25_19.wire_bram/ram/RE


LogicTile_26_19

 (19 2)  (1367 306)  (1367 306)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (9 6)  (1357 310)  (1357 310)  routing T_26_19.sp4_v_b_4 <X> T_26_19.sp4_h_l_41


LogicTile_29_19

 (3 2)  (1513 306)  (1513 306)  routing T_29_19.sp12_v_t_23 <X> T_29_19.sp12_h_l_23


LogicTile_30_19

 (3 8)  (1567 312)  (1567 312)  routing T_30_19.sp12_v_t_22 <X> T_30_19.sp12_v_b_1
 (19 10)  (1583 314)  (1583 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_31_19

 (3 10)  (1621 314)  (1621 314)  routing T_31_19.sp12_h_r_1 <X> T_31_19.sp12_h_l_22
 (3 11)  (1621 315)  (1621 315)  routing T_31_19.sp12_h_r_1 <X> T_31_19.sp12_h_l_22


LogicTile_32_19

 (15 6)  (1687 310)  (1687 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (16 6)  (1688 310)  (1688 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (17 6)  (1689 310)  (1689 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (1690 310)  (1690 310)  routing T_32_19.sp4_h_r_13 <X> T_32_19.lc_trk_g1_5
 (21 8)  (1693 312)  (1693 312)  routing T_32_19.sp4_v_t_14 <X> T_32_19.lc_trk_g2_3
 (22 8)  (1694 312)  (1694 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (1695 312)  (1695 312)  routing T_32_19.sp4_v_t_14 <X> T_32_19.lc_trk_g2_3
 (16 10)  (1688 314)  (1688 314)  routing T_32_19.sp4_v_t_16 <X> T_32_19.lc_trk_g2_5
 (17 10)  (1689 314)  (1689 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (1690 314)  (1690 314)  routing T_32_19.sp4_v_t_16 <X> T_32_19.lc_trk_g2_5
 (26 10)  (1698 314)  (1698 314)  routing T_32_19.lc_trk_g2_5 <X> T_32_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (1700 314)  (1700 314)  routing T_32_19.lc_trk_g2_4 <X> T_32_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (1701 314)  (1701 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1702 314)  (1702 314)  routing T_32_19.lc_trk_g2_4 <X> T_32_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (1703 314)  (1703 314)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (1704 314)  (1704 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (1706 314)  (1706 314)  routing T_32_19.lc_trk_g1_5 <X> T_32_19.wire_logic_cluster/lc_5/in_3
 (40 10)  (1712 314)  (1712 314)  LC_5 Logic Functioning bit
 (47 10)  (1719 314)  (1719 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (1686 315)  (1686 315)  routing T_32_19.sp12_v_b_20 <X> T_32_19.lc_trk_g2_4
 (16 11)  (1688 315)  (1688 315)  routing T_32_19.sp12_v_b_20 <X> T_32_19.lc_trk_g2_4
 (17 11)  (1689 315)  (1689 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (28 11)  (1700 315)  (1700 315)  routing T_32_19.lc_trk_g2_5 <X> T_32_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (1701 315)  (1701 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (1704 315)  (1704 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (1705 315)  (1705 315)  routing T_32_19.lc_trk_g2_3 <X> T_32_19.input_2_5
 (35 11)  (1707 315)  (1707 315)  routing T_32_19.lc_trk_g2_3 <X> T_32_19.input_2_5


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (14 6)  (1740 310)  (1740 310)  routing T_33_19.span4_vert_t_14 <X> T_33_19.span4_horz_13
 (16 8)  (1742 312)  (1742 312)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (4 2)  (13 290)  (13 290)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g0_2
 (5 3)  (12 291)  (12 291)  routing T_0_18.span4_vert_b_10 <X> T_0_18.lc_trk_g0_2
 (7 3)  (10 291)  (10 291)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (12 5)  (5 293)  (5 293)  routing T_0_18.lc_trk_g0_2 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0



LogicTile_5_18

 (4 14)  (238 302)  (238 302)  routing T_5_18.sp4_h_r_3 <X> T_5_18.sp4_v_t_44
 (6 14)  (240 302)  (240 302)  routing T_5_18.sp4_h_r_3 <X> T_5_18.sp4_v_t_44
 (5 15)  (239 303)  (239 303)  routing T_5_18.sp4_h_r_3 <X> T_5_18.sp4_v_t_44


LogicTile_6_18

 (8 7)  (296 295)  (296 295)  routing T_6_18.sp4_h_r_4 <X> T_6_18.sp4_v_t_41
 (9 7)  (297 295)  (297 295)  routing T_6_18.sp4_h_r_4 <X> T_6_18.sp4_v_t_41
 (8 15)  (296 303)  (296 303)  routing T_6_18.sp4_h_r_4 <X> T_6_18.sp4_v_t_47
 (9 15)  (297 303)  (297 303)  routing T_6_18.sp4_h_r_4 <X> T_6_18.sp4_v_t_47
 (10 15)  (298 303)  (298 303)  routing T_6_18.sp4_h_r_4 <X> T_6_18.sp4_v_t_47


LogicTile_7_18

 (1 3)  (343 291)  (343 291)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (8 11)  (350 299)  (350 299)  routing T_7_18.sp4_h_r_1 <X> T_7_18.sp4_v_t_42
 (9 11)  (351 299)  (351 299)  routing T_7_18.sp4_h_r_1 <X> T_7_18.sp4_v_t_42
 (10 11)  (352 299)  (352 299)  routing T_7_18.sp4_h_r_1 <X> T_7_18.sp4_v_t_42


RAM_Tile_8_18

 (19 13)  (415 301)  (415 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_r_12


LogicTile_9_18

 (13 2)  (451 290)  (451 290)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_39
 (14 2)  (452 290)  (452 290)  routing T_9_18.bnr_op_4 <X> T_9_18.lc_trk_g0_4
 (17 2)  (455 290)  (455 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (456 290)  (456 290)  routing T_9_18.bnr_op_5 <X> T_9_18.lc_trk_g0_5
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (37 2)  (475 290)  (475 290)  LC_1 Logic Functioning bit
 (38 2)  (476 290)  (476 290)  LC_1 Logic Functioning bit
 (39 2)  (477 290)  (477 290)  LC_1 Logic Functioning bit
 (41 2)  (479 290)  (479 290)  LC_1 Logic Functioning bit
 (43 2)  (481 290)  (481 290)  LC_1 Logic Functioning bit
 (12 3)  (450 291)  (450 291)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_t_39
 (14 3)  (452 291)  (452 291)  routing T_9_18.bnr_op_4 <X> T_9_18.lc_trk_g0_4
 (17 3)  (455 291)  (455 291)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (18 3)  (456 291)  (456 291)  routing T_9_18.bnr_op_5 <X> T_9_18.lc_trk_g0_5
 (22 3)  (460 291)  (460 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 291)  (466 291)  routing T_9_18.lc_trk_g3_0 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g0_6 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (474 291)  (474 291)  LC_1 Logic Functioning bit
 (37 3)  (475 291)  (475 291)  LC_1 Logic Functioning bit
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (39 3)  (477 291)  (477 291)  LC_1 Logic Functioning bit
 (40 3)  (478 291)  (478 291)  LC_1 Logic Functioning bit
 (42 3)  (480 291)  (480 291)  LC_1 Logic Functioning bit
 (46 3)  (484 291)  (484 291)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (47 3)  (485 291)  (485 291)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (486 291)  (486 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (491 291)  (491 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (17 4)  (455 292)  (455 292)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (456 292)  (456 292)  routing T_9_18.bnr_op_1 <X> T_9_18.lc_trk_g1_1
 (18 5)  (456 293)  (456 293)  routing T_9_18.bnr_op_1 <X> T_9_18.lc_trk_g1_1
 (6 7)  (444 295)  (444 295)  routing T_9_18.sp4_h_r_3 <X> T_9_18.sp4_h_l_38
 (25 8)  (463 296)  (463 296)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (29 8)  (467 296)  (467 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 296)  (468 296)  routing T_9_18.lc_trk_g0_5 <X> T_9_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (469 296)  (469 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 296)  (470 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 296)  (471 296)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (35 8)  (473 296)  (473 296)  routing T_9_18.lc_trk_g0_4 <X> T_9_18.input_2_4
 (37 8)  (475 296)  (475 296)  LC_4 Logic Functioning bit
 (38 8)  (476 296)  (476 296)  LC_4 Logic Functioning bit
 (39 8)  (477 296)  (477 296)  LC_4 Logic Functioning bit
 (40 8)  (478 296)  (478 296)  LC_4 Logic Functioning bit
 (41 8)  (479 296)  (479 296)  LC_4 Logic Functioning bit
 (42 8)  (480 296)  (480 296)  LC_4 Logic Functioning bit
 (43 8)  (481 296)  (481 296)  LC_4 Logic Functioning bit
 (10 9)  (448 297)  (448 297)  routing T_9_18.sp4_h_r_2 <X> T_9_18.sp4_v_b_7
 (22 9)  (460 297)  (460 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (461 297)  (461 297)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (25 9)  (463 297)  (463 297)  routing T_9_18.sp4_v_t_23 <X> T_9_18.lc_trk_g2_2
 (27 9)  (465 297)  (465 297)  routing T_9_18.lc_trk_g1_1 <X> T_9_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 297)  (467 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 297)  (469 297)  routing T_9_18.lc_trk_g2_7 <X> T_9_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 297)  (470 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (474 297)  (474 297)  LC_4 Logic Functioning bit
 (37 9)  (475 297)  (475 297)  LC_4 Logic Functioning bit
 (40 9)  (478 297)  (478 297)  LC_4 Logic Functioning bit
 (41 9)  (479 297)  (479 297)  LC_4 Logic Functioning bit
 (0 10)  (438 298)  (438 298)  routing T_9_18.glb_netwk_2 <X> T_9_18.glb2local_2
 (1 10)  (439 298)  (439 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_2 glb2local_2
 (21 10)  (459 298)  (459 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (22 10)  (460 298)  (460 298)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (462 298)  (462 298)  routing T_9_18.rgt_op_7 <X> T_9_18.lc_trk_g2_7
 (32 10)  (470 298)  (470 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 298)  (471 298)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 298)  (478 298)  LC_5 Logic Functioning bit
 (41 10)  (479 298)  (479 298)  LC_5 Logic Functioning bit
 (50 10)  (488 298)  (488 298)  Cascade bit: LH_LC05_inmux02_5

 (31 11)  (469 299)  (469 299)  routing T_9_18.lc_trk_g2_2 <X> T_9_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (478 299)  (478 299)  LC_5 Logic Functioning bit
 (41 11)  (479 299)  (479 299)  LC_5 Logic Functioning bit
 (51 11)  (489 299)  (489 299)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (491 299)  (491 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (14 13)  (452 301)  (452 301)  routing T_9_18.sp4_r_v_b_40 <X> T_9_18.lc_trk_g3_0
 (17 13)  (455 301)  (455 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_10_18

 (14 0)  (506 288)  (506 288)  routing T_10_18.bnr_op_0 <X> T_10_18.lc_trk_g0_0
 (17 0)  (509 288)  (509 288)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (510 288)  (510 288)  routing T_10_18.bnr_op_1 <X> T_10_18.lc_trk_g0_1
 (21 0)  (513 288)  (513 288)  routing T_10_18.wire_logic_cluster/lc_3/out <X> T_10_18.lc_trk_g0_3
 (22 0)  (514 288)  (514 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (14 1)  (506 289)  (506 289)  routing T_10_18.bnr_op_0 <X> T_10_18.lc_trk_g0_0
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (510 289)  (510 289)  routing T_10_18.bnr_op_1 <X> T_10_18.lc_trk_g0_1
 (0 2)  (492 290)  (492 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (1 2)  (493 290)  (493 290)  routing T_10_18.glb_netwk_6 <X> T_10_18.wire_logic_cluster/lc_7/clk
 (2 2)  (494 290)  (494 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (509 290)  (509 290)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 290)  (510 290)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g0_5
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (516 290)  (516 290)  routing T_10_18.bot_op_7 <X> T_10_18.lc_trk_g0_7
 (31 2)  (523 290)  (523 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 290)  (526 290)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 290)  (527 290)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_1
 (37 2)  (529 290)  (529 290)  LC_1 Logic Functioning bit
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (18 3)  (510 291)  (510 291)  routing T_10_18.bnr_op_5 <X> T_10_18.lc_trk_g0_5
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 291)  (524 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (527 291)  (527 291)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.input_2_1
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (38 3)  (530 291)  (530 291)  LC_1 Logic Functioning bit
 (39 3)  (531 291)  (531 291)  LC_1 Logic Functioning bit
 (0 4)  (492 292)  (492 292)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (1 4)  (493 292)  (493 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (518 292)  (518 292)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 292)  (522 292)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (38 4)  (530 292)  (530 292)  LC_2 Logic Functioning bit
 (39 4)  (531 292)  (531 292)  LC_2 Logic Functioning bit
 (40 4)  (532 292)  (532 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (43 4)  (535 292)  (535 292)  LC_2 Logic Functioning bit
 (50 4)  (542 292)  (542 292)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (492 293)  (492 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (1 5)  (493 293)  (493 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.wire_logic_cluster/lc_7/cen
 (26 5)  (518 293)  (518 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 293)  (520 293)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 293)  (523 293)  routing T_10_18.lc_trk_g0_3 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (37 5)  (529 293)  (529 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (14 6)  (506 294)  (506 294)  routing T_10_18.bnr_op_4 <X> T_10_18.lc_trk_g1_4
 (15 6)  (507 294)  (507 294)  routing T_10_18.bot_op_5 <X> T_10_18.lc_trk_g1_5
 (17 6)  (509 294)  (509 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (513 294)  (513 294)  routing T_10_18.wire_logic_cluster/lc_7/out <X> T_10_18.lc_trk_g1_7
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 294)  (522 294)  routing T_10_18.lc_trk_g1_5 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 294)  (523 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 294)  (527 294)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_3
 (40 6)  (532 294)  (532 294)  LC_3 Logic Functioning bit
 (41 6)  (533 294)  (533 294)  LC_3 Logic Functioning bit
 (14 7)  (506 295)  (506 295)  routing T_10_18.bnr_op_4 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 295)  (523 295)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 295)  (524 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (526 295)  (526 295)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.input_2_3
 (38 7)  (530 295)  (530 295)  LC_3 Logic Functioning bit
 (40 7)  (532 295)  (532 295)  LC_3 Logic Functioning bit
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (17 8)  (509 296)  (509 296)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (510 296)  (510 296)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g2_1
 (25 8)  (517 296)  (517 296)  routing T_10_18.wire_logic_cluster/lc_2/out <X> T_10_18.lc_trk_g2_2
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g0_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g2_1 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 296)  (529 296)  LC_4 Logic Functioning bit
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (507 297)  (507 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_h_l_21 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 297)  (518 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_6 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (38 9)  (530 297)  (530 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (42 9)  (534 297)  (534 297)  LC_4 Logic Functioning bit
 (43 9)  (535 297)  (535 297)  LC_4 Logic Functioning bit
 (25 10)  (517 298)  (517 298)  routing T_10_18.wire_logic_cluster/lc_6/out <X> T_10_18.lc_trk_g2_6
 (29 10)  (521 298)  (521 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 298)  (524 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 298)  (525 298)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (528 298)  (528 298)  LC_5 Logic Functioning bit
 (37 10)  (529 298)  (529 298)  LC_5 Logic Functioning bit
 (38 10)  (530 298)  (530 298)  LC_5 Logic Functioning bit
 (42 10)  (534 298)  (534 298)  LC_5 Logic Functioning bit
 (50 10)  (542 298)  (542 298)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (543 298)  (543 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (514 299)  (514 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (523 299)  (523 299)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (528 299)  (528 299)  LC_5 Logic Functioning bit
 (37 11)  (529 299)  (529 299)  LC_5 Logic Functioning bit
 (38 11)  (530 299)  (530 299)  LC_5 Logic Functioning bit
 (42 11)  (534 299)  (534 299)  LC_5 Logic Functioning bit
 (48 11)  (540 299)  (540 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (545 299)  (545 299)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (21 12)  (513 300)  (513 300)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (515 300)  (515 300)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (38 12)  (530 300)  (530 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (43 12)  (535 300)  (535 300)  LC_6 Logic Functioning bit
 (45 12)  (537 300)  (537 300)  LC_6 Logic Functioning bit
 (51 12)  (543 300)  (543 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 300)  (544 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (513 301)  (513 301)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g3_3
 (28 13)  (520 301)  (520 301)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 301)  (521 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (529 301)  (529 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (40 13)  (532 301)  (532 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (51 13)  (543 301)  (543 301)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (1 14)  (493 302)  (493 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 302)  (525 302)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 302)  (528 302)  LC_7 Logic Functioning bit
 (37 14)  (529 302)  (529 302)  LC_7 Logic Functioning bit
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (45 14)  (537 302)  (537 302)  LC_7 Logic Functioning bit
 (0 15)  (492 303)  (492 303)  routing T_10_18.glb_netwk_2 <X> T_10_18.wire_logic_cluster/lc_7/s_r
 (19 15)  (511 303)  (511 303)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (38 15)  (530 303)  (530 303)  LC_7 Logic Functioning bit
 (39 15)  (531 303)  (531 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (9 0)  (555 288)  (555 288)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_h_r_1
 (10 0)  (556 288)  (556 288)  routing T_11_18.sp4_h_l_47 <X> T_11_18.sp4_h_r_1
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (572 288)  (572 288)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 288)  (579 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 288)  (580 288)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (40 0)  (586 288)  (586 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (21 1)  (567 289)  (567 289)  routing T_11_18.sp4_r_v_b_32 <X> T_11_18.lc_trk_g0_3
 (26 1)  (572 289)  (572 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 289)  (574 289)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 289)  (576 289)  routing T_11_18.lc_trk_g0_7 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 289)  (577 289)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (579 289)  (579 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g3_5 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (39 1)  (585 289)  (585 289)  LC_0 Logic Functioning bit
 (40 1)  (586 289)  (586 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (0 2)  (546 290)  (546 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (1 2)  (547 290)  (547 290)  routing T_11_18.glb_netwk_6 <X> T_11_18.wire_logic_cluster/lc_7/clk
 (2 2)  (548 290)  (548 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 290)  (567 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (22 2)  (568 290)  (568 290)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 290)  (570 290)  routing T_11_18.lft_op_7 <X> T_11_18.lc_trk_g0_7
 (25 2)  (571 290)  (571 290)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g0_6
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 290)  (579 290)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (39 2)  (585 290)  (585 290)  LC_1 Logic Functioning bit
 (43 2)  (589 290)  (589 290)  LC_1 Logic Functioning bit
 (48 2)  (594 290)  (594 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (30 3)  (576 291)  (576 291)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (577 291)  (577 291)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 291)  (582 291)  LC_1 Logic Functioning bit
 (37 3)  (583 291)  (583 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (43 3)  (589 291)  (589 291)  LC_1 Logic Functioning bit
 (0 4)  (546 292)  (546 292)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (1 4)  (547 292)  (547 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (45 4)  (591 292)  (591 292)  LC_2 Logic Functioning bit
 (1 5)  (547 293)  (547 293)  routing T_11_18.lc_trk_g2_2 <X> T_11_18.wire_logic_cluster/lc_7/cen
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (582 293)  (582 293)  LC_2 Logic Functioning bit
 (37 5)  (583 293)  (583 293)  LC_2 Logic Functioning bit
 (38 5)  (584 293)  (584 293)  LC_2 Logic Functioning bit
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (6 8)  (552 296)  (552 296)  routing T_11_18.sp4_h_r_1 <X> T_11_18.sp4_v_b_6
 (21 8)  (567 296)  (567 296)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g2_3
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (569 296)  (569 296)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g2_3
 (21 9)  (567 297)  (567 297)  routing T_11_18.sp4_h_r_43 <X> T_11_18.lc_trk_g2_3
 (22 9)  (568 297)  (568 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 297)  (569 297)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g2_2
 (24 9)  (570 297)  (570 297)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g2_2
 (25 9)  (571 297)  (571 297)  routing T_11_18.sp4_h_l_15 <X> T_11_18.lc_trk_g2_2
 (25 10)  (571 298)  (571 298)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 299)  (571 299)  routing T_11_18.bnl_op_6 <X> T_11_18.lc_trk_g2_6
 (25 12)  (571 300)  (571 300)  routing T_11_18.wire_logic_cluster/lc_2/out <X> T_11_18.lc_trk_g3_2
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 300)  (582 300)  LC_6 Logic Functioning bit
 (37 12)  (583 300)  (583 300)  LC_6 Logic Functioning bit
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (45 12)  (591 300)  (591 300)  LC_6 Logic Functioning bit
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (38 13)  (584 301)  (584 301)  LC_6 Logic Functioning bit
 (39 13)  (585 301)  (585 301)  LC_6 Logic Functioning bit
 (1 14)  (547 302)  (547 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (17 14)  (563 302)  (563 302)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (564 302)  (564 302)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5
 (21 14)  (567 302)  (567 302)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (0 15)  (546 303)  (546 303)  routing T_11_18.glb_netwk_2 <X> T_11_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (564 303)  (564 303)  routing T_11_18.bnl_op_5 <X> T_11_18.lc_trk_g3_5
 (21 15)  (567 303)  (567 303)  routing T_11_18.bnl_op_7 <X> T_11_18.lc_trk_g3_7


LogicTile_12_18

 (4 1)  (604 289)  (604 289)  routing T_12_18.sp4_v_t_42 <X> T_12_18.sp4_h_r_0
 (19 5)  (619 293)  (619 293)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (4 8)  (604 296)  (604 296)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_v_b_6
 (5 10)  (605 298)  (605 298)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_43
 (12 10)  (612 298)  (612 298)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45
 (6 11)  (606 299)  (606 299)  routing T_12_18.sp4_v_t_43 <X> T_12_18.sp4_h_l_43
 (11 11)  (611 299)  (611 299)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45
 (13 11)  (613 299)  (613 299)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_l_45


LogicTile_13_18

 (22 0)  (676 288)  (676 288)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (678 288)  (678 288)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (21 1)  (675 289)  (675 289)  routing T_13_18.top_op_3 <X> T_13_18.lc_trk_g0_3
 (22 1)  (676 289)  (676 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 289)  (679 289)  routing T_13_18.sp4_r_v_b_33 <X> T_13_18.lc_trk_g0_2
 (25 2)  (679 290)  (679 290)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (22 3)  (676 291)  (676 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (677 291)  (677 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (25 3)  (679 291)  (679 291)  routing T_13_18.sp4_v_t_3 <X> T_13_18.lc_trk_g0_6
 (5 4)  (659 292)  (659 292)  routing T_13_18.sp4_v_t_38 <X> T_13_18.sp4_h_r_3
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (14 7)  (668 295)  (668 295)  routing T_13_18.sp4_r_v_b_28 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (21 7)  (675 295)  (675 295)  routing T_13_18.top_op_7 <X> T_13_18.lc_trk_g1_7
 (26 8)  (680 296)  (680 296)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 296)  (681 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 296)  (682 296)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 296)  (683 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 296)  (686 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (35 8)  (689 296)  (689 296)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_4
 (37 8)  (691 296)  (691 296)  LC_4 Logic Functioning bit
 (38 8)  (692 296)  (692 296)  LC_4 Logic Functioning bit
 (40 8)  (694 296)  (694 296)  LC_4 Logic Functioning bit
 (41 8)  (695 296)  (695 296)  LC_4 Logic Functioning bit
 (26 9)  (680 297)  (680 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 297)  (681 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 297)  (682 297)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 297)  (683 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 297)  (684 297)  routing T_13_18.lc_trk_g3_2 <X> T_13_18.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 297)  (685 297)  routing T_13_18.lc_trk_g0_3 <X> T_13_18.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 297)  (686 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 297)  (689 297)  routing T_13_18.lc_trk_g0_6 <X> T_13_18.input_2_4
 (38 9)  (692 297)  (692 297)  LC_4 Logic Functioning bit
 (39 9)  (693 297)  (693 297)  LC_4 Logic Functioning bit
 (41 9)  (695 297)  (695 297)  LC_4 Logic Functioning bit
 (42 9)  (696 297)  (696 297)  LC_4 Logic Functioning bit
 (46 9)  (700 297)  (700 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 298)  (690 298)  LC_5 Logic Functioning bit
 (38 10)  (692 298)  (692 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (43 10)  (697 298)  (697 298)  LC_5 Logic Functioning bit
 (50 10)  (704 298)  (704 298)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g0_2 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 299)  (685 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (38 11)  (692 299)  (692 299)  LC_5 Logic Functioning bit
 (39 11)  (693 299)  (693 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (43 11)  (697 299)  (697 299)  LC_5 Logic Functioning bit
 (22 13)  (676 301)  (676 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (677 301)  (677 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (24 13)  (678 301)  (678 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (25 13)  (679 301)  (679 301)  routing T_13_18.sp4_h_l_15 <X> T_13_18.lc_trk_g3_2
 (21 14)  (675 302)  (675 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (677 302)  (677 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7
 (24 14)  (678 302)  (678 302)  routing T_13_18.sp4_h_r_39 <X> T_13_18.lc_trk_g3_7


LogicTile_14_18

 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (729 288)  (729 288)  routing T_14_18.wire_logic_cluster/lc_3/out <X> T_14_18.lc_trk_g0_3
 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (734 288)  (734 288)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (43 0)  (751 288)  (751 288)  LC_0 Logic Functioning bit
 (18 1)  (726 289)  (726 289)  routing T_14_18.sp4_r_v_b_34 <X> T_14_18.lc_trk_g0_1
 (26 1)  (734 289)  (734 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.input_2_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (12 2)  (720 290)  (720 290)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_h_l_39
 (14 2)  (722 290)  (722 290)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (11 3)  (719 291)  (719 291)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_h_l_39
 (13 3)  (721 291)  (721 291)  routing T_14_18.sp4_v_t_45 <X> T_14_18.sp4_h_l_39
 (15 3)  (723 291)  (723 291)  routing T_14_18.lft_op_4 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (39 4)  (747 292)  (747 292)  LC_2 Logic Functioning bit
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (42 4)  (750 292)  (750 292)  LC_2 Logic Functioning bit
 (43 4)  (751 292)  (751 292)  LC_2 Logic Functioning bit
 (46 4)  (754 292)  (754 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (28 5)  (736 293)  (736 293)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (41 5)  (749 293)  (749 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 294)  (735 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 294)  (739 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (50 6)  (758 294)  (758 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (734 295)  (734 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g2_3 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (43 7)  (751 295)  (751 295)  LC_3 Logic Functioning bit
 (22 8)  (730 296)  (730 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (732 296)  (732 296)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (31 8)  (739 296)  (739 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 296)  (740 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 296)  (741 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 296)  (742 296)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 296)  (744 296)  LC_4 Logic Functioning bit
 (37 8)  (745 296)  (745 296)  LC_4 Logic Functioning bit
 (38 8)  (746 296)  (746 296)  LC_4 Logic Functioning bit
 (43 8)  (751 296)  (751 296)  LC_4 Logic Functioning bit
 (50 8)  (758 296)  (758 296)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (722 297)  (722 297)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp12_v_b_16 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 9)  (729 297)  (729 297)  routing T_14_18.tnl_op_3 <X> T_14_18.lc_trk_g2_3
 (28 9)  (736 297)  (736 297)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 297)  (737 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 297)  (744 297)  LC_4 Logic Functioning bit
 (37 9)  (745 297)  (745 297)  LC_4 Logic Functioning bit
 (39 9)  (747 297)  (747 297)  LC_4 Logic Functioning bit
 (42 9)  (750 297)  (750 297)  LC_4 Logic Functioning bit
 (3 10)  (711 298)  (711 298)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_h_l_22
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 298)  (742 298)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (50 10)  (758 298)  (758 298)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (711 299)  (711 299)  routing T_14_18.sp12_h_r_1 <X> T_14_18.sp12_h_l_22
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (10 12)  (718 300)  (718 300)  routing T_14_18.sp4_v_t_40 <X> T_14_18.sp4_h_r_10
 (15 12)  (723 300)  (723 300)  routing T_14_18.tnr_op_1 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (735 300)  (735 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (37 12)  (745 300)  (745 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (43 13)  (751 301)  (751 301)  LC_6 Logic Functioning bit
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_v_t_17 <X> T_14_18.lc_trk_g3_4
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 302)  (726 302)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (22 14)  (730 302)  (730 302)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 302)  (732 302)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g3_7
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 302)  (739 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_v_t_17 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_v_b_37 <X> T_14_18.lc_trk_g3_5
 (21 15)  (729 303)  (729 303)  routing T_14_18.tnl_op_7 <X> T_14_18.lc_trk_g3_7
 (31 15)  (739 303)  (739 303)  routing T_14_18.lc_trk_g3_7 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g0_0
 (21 0)  (783 288)  (783 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 288)  (789 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (41 0)  (803 288)  (803 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (52 0)  (814 288)  (814 288)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (15 1)  (777 289)  (777 289)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (788 289)  (788 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 289)  (789 289)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 289)  (795 289)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.input_2_0
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (774 290)  (774 290)  routing T_15_18.sp4_v_t_39 <X> T_15_18.sp4_h_l_39
 (15 2)  (777 290)  (777 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 290)  (780 290)  routing T_15_18.lft_op_5 <X> T_15_18.lc_trk_g0_5
 (11 3)  (773 291)  (773 291)  routing T_15_18.sp4_v_t_39 <X> T_15_18.sp4_h_l_39
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (788 292)  (788 292)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 292)  (789 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 292)  (792 292)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 292)  (797 292)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (41 4)  (803 292)  (803 292)  LC_2 Logic Functioning bit
 (43 4)  (805 292)  (805 292)  LC_2 Logic Functioning bit
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (794 293)  (794 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 293)  (795 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (35 5)  (797 293)  (797 293)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_2
 (36 5)  (798 293)  (798 293)  LC_2 Logic Functioning bit
 (37 5)  (799 293)  (799 293)  LC_2 Logic Functioning bit
 (38 5)  (800 293)  (800 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (14 6)  (776 294)  (776 294)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (15 6)  (777 294)  (777 294)  routing T_15_18.bot_op_5 <X> T_15_18.lc_trk_g1_5
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (783 294)  (783 294)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g1_7
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.lft_op_7 <X> T_15_18.lc_trk_g1_7
 (25 6)  (787 294)  (787 294)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 294)  (797 294)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (52 6)  (814 294)  (814 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (777 295)  (777 295)  routing T_15_18.lft_op_4 <X> T_15_18.lc_trk_g1_4
 (17 7)  (779 295)  (779 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.lft_op_6 <X> T_15_18.lc_trk_g1_6
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 295)  (796 295)  routing T_15_18.lc_trk_g1_4 <X> T_15_18.input_2_3
 (38 7)  (800 295)  (800 295)  LC_3 Logic Functioning bit
 (39 7)  (801 295)  (801 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (43 7)  (805 295)  (805 295)  LC_3 Logic Functioning bit
 (14 8)  (776 296)  (776 296)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (25 8)  (787 296)  (787 296)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (26 8)  (788 296)  (788 296)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 296)  (792 296)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (35 8)  (797 296)  (797 296)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (39 8)  (801 296)  (801 296)  LC_4 Logic Functioning bit
 (40 8)  (802 296)  (802 296)  LC_4 Logic Functioning bit
 (41 8)  (803 296)  (803 296)  LC_4 Logic Functioning bit
 (42 8)  (804 296)  (804 296)  LC_4 Logic Functioning bit
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_h_l_21 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.bnl_op_2 <X> T_15_18.lc_trk_g2_2
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g2_4 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 297)  (792 297)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 297)  (794 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 297)  (795 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (35 9)  (797 297)  (797 297)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.input_2_4
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (42 9)  (804 297)  (804 297)  LC_4 Logic Functioning bit
 (27 10)  (789 298)  (789 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 298)  (792 298)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (41 10)  (803 298)  (803 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (48 10)  (810 298)  (810 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (812 298)  (812 298)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 299)  (777 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (16 11)  (778 299)  (778 299)  routing T_15_18.sp4_v_t_33 <X> T_15_18.lc_trk_g2_4
 (17 11)  (779 299)  (779 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_v_b_46 <X> T_15_18.lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.sp4_v_b_46 <X> T_15_18.lc_trk_g2_6
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g3_1
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (9 13)  (771 301)  (771 301)  routing T_15_18.sp4_v_t_47 <X> T_15_18.sp4_v_b_10
 (18 13)  (780 301)  (780 301)  routing T_15_18.bnl_op_1 <X> T_15_18.lc_trk_g3_1
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_r_v_b_43 <X> T_15_18.lc_trk_g3_3
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 302)  (777 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (780 302)  (780 302)  routing T_15_18.sp4_h_l_24 <X> T_15_18.lc_trk_g3_5
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (6 1)  (822 289)  (822 289)  routing T_16_18.sp4_h_l_37 <X> T_16_18.sp4_h_r_0
 (9 1)  (825 289)  (825 289)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_1
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (1 2)  (817 290)  (817 290)  routing T_16_18.glb_netwk_6 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 290)  (830 290)  routing T_16_18.sp4_v_b_4 <X> T_16_18.lc_trk_g0_4
 (16 3)  (832 291)  (832 291)  routing T_16_18.sp4_v_b_4 <X> T_16_18.lc_trk_g0_4
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (816 292)  (816 292)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 4)  (817 292)  (817 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 293)  (816 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (1 5)  (817 293)  (817 293)  routing T_16_18.lc_trk_g3_3 <X> T_16_18.wire_logic_cluster/lc_7/cen
 (8 5)  (824 293)  (824 293)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_4
 (10 5)  (826 293)  (826 293)  routing T_16_18.sp4_v_t_36 <X> T_16_18.sp4_v_b_4
 (14 10)  (830 298)  (830 298)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (14 11)  (830 299)  (830 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (15 11)  (831 299)  (831 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (16 11)  (832 299)  (832 299)  routing T_16_18.sp4_h_r_44 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (15 12)  (831 300)  (831 300)  routing T_16_18.tnl_op_1 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (838 300)  (838 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 300)  (839 300)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g3_3
 (24 12)  (840 300)  (840 300)  routing T_16_18.sp4_v_t_30 <X> T_16_18.lc_trk_g3_3
 (25 12)  (841 300)  (841 300)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (27 12)  (843 300)  (843 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 300)  (844 300)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 300)  (845 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 300)  (847 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 300)  (851 300)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_6
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (40 12)  (856 300)  (856 300)  LC_6 Logic Functioning bit
 (42 12)  (858 300)  (858 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (45 12)  (861 300)  (861 300)  LC_6 Logic Functioning bit
 (47 12)  (863 300)  (863 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (18 13)  (834 301)  (834 301)  routing T_16_18.tnl_op_1 <X> T_16_18.lc_trk_g3_1
 (22 13)  (838 301)  (838 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (839 301)  (839 301)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (24 13)  (840 301)  (840 301)  routing T_16_18.sp4_h_r_34 <X> T_16_18.lc_trk_g3_2
 (27 13)  (843 301)  (843 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 301)  (846 301)  routing T_16_18.lc_trk_g3_2 <X> T_16_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 301)  (847 301)  routing T_16_18.lc_trk_g3_6 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 301)  (848 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 301)  (849 301)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.input_2_6
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (39 13)  (855 301)  (855 301)  LC_6 Logic Functioning bit
 (40 13)  (856 301)  (856 301)  LC_6 Logic Functioning bit
 (1 14)  (817 302)  (817 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (841 302)  (841 302)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (1 15)  (817 303)  (817 303)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/s_r
 (22 15)  (838 303)  (838 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (839 303)  (839 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6
 (24 15)  (840 303)  (840 303)  routing T_16_18.sp4_h_r_38 <X> T_16_18.lc_trk_g3_6


LogicTile_17_18

 (0 2)  (874 290)  (874 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (1 2)  (875 290)  (875 290)  routing T_17_18.glb_netwk_6 <X> T_17_18.wire_logic_cluster/lc_7/clk
 (2 2)  (876 290)  (876 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 290)  (901 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 290)  (902 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 290)  (903 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 290)  (904 290)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (37 2)  (911 290)  (911 290)  LC_1 Logic Functioning bit
 (40 2)  (914 290)  (914 290)  LC_1 Logic Functioning bit
 (41 2)  (915 290)  (915 290)  LC_1 Logic Functioning bit
 (45 2)  (919 290)  (919 290)  LC_1 Logic Functioning bit
 (51 2)  (925 290)  (925 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 291)  (898 291)  routing T_17_18.bot_op_6 <X> T_17_18.lc_trk_g0_6
 (26 3)  (900 291)  (900 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 291)  (902 291)  routing T_17_18.lc_trk_g2_3 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 291)  (904 291)  routing T_17_18.lc_trk_g3_7 <X> T_17_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 291)  (905 291)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 291)  (906 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (907 291)  (907 291)  routing T_17_18.lc_trk_g2_1 <X> T_17_18.input_2_1
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (41 3)  (915 291)  (915 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (0 4)  (874 292)  (874 292)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (1 4)  (875 292)  (875 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 293)  (875 293)  routing T_17_18.lc_trk_g2_2 <X> T_17_18.wire_logic_cluster/lc_7/cen
 (15 6)  (889 294)  (889 294)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g1_5
 (16 6)  (890 294)  (890 294)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g1_5
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.sp4_h_r_13 <X> T_17_18.lc_trk_g1_5
 (15 8)  (889 296)  (889 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (16 8)  (890 296)  (890 296)  routing T_17_18.sp4_v_t_28 <X> T_17_18.lc_trk_g2_1
 (17 8)  (891 296)  (891 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (896 296)  (896 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (897 296)  (897 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (24 8)  (898 296)  (898 296)  routing T_17_18.sp4_v_t_30 <X> T_17_18.lc_trk_g2_3
 (22 9)  (896 297)  (896 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 297)  (897 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (24 9)  (898 297)  (898 297)  routing T_17_18.sp4_v_b_42 <X> T_17_18.lc_trk_g2_2
 (1 14)  (875 302)  (875 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 302)  (896 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (897 302)  (897 302)  routing T_17_18.sp4_v_b_47 <X> T_17_18.lc_trk_g3_7
 (24 14)  (898 302)  (898 302)  routing T_17_18.sp4_v_b_47 <X> T_17_18.lc_trk_g3_7
 (0 15)  (874 303)  (874 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 303)  (875 303)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_7/s_r


LogicTile_18_18

 (3 15)  (931 303)  (931 303)  routing T_18_18.sp12_h_l_22 <X> T_18_18.sp12_v_t_22


LogicTile_20_18

 (3 2)  (1039 290)  (1039 290)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_h_l_23
 (3 3)  (1039 291)  (1039 291)  routing T_20_18.sp12_h_r_0 <X> T_20_18.sp12_h_l_23


LogicTile_21_18

 (4 1)  (1094 289)  (1094 289)  routing T_21_18.sp4_v_t_42 <X> T_21_18.sp4_h_r_0


LogicTile_22_18

 (14 1)  (1158 289)  (1158 289)  routing T_22_18.sp12_h_r_16 <X> T_22_18.lc_trk_g0_0
 (16 1)  (1160 289)  (1160 289)  routing T_22_18.sp12_h_r_16 <X> T_22_18.lc_trk_g0_0
 (17 1)  (1161 289)  (1161 289)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 1)  (1166 289)  (1166 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1167 289)  (1167 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (24 1)  (1168 289)  (1168 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (25 1)  (1169 289)  (1169 289)  routing T_22_18.sp4_h_r_2 <X> T_22_18.lc_trk_g0_2
 (0 2)  (1144 290)  (1144 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1145 290)  (1145 290)  routing T_22_18.glb_netwk_6 <X> T_22_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1146 290)  (1146 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 4)  (1165 292)  (1165 292)  routing T_22_18.wire_logic_cluster/lc_3/out <X> T_22_18.lc_trk_g1_3
 (22 4)  (1166 292)  (1166 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (22 5)  (1166 293)  (1166 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1168 293)  (1168 293)  routing T_22_18.bot_op_2 <X> T_22_18.lc_trk_g1_2
 (29 6)  (1173 294)  (1173 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (1180 294)  (1180 294)  LC_3 Logic Functioning bit
 (38 6)  (1182 294)  (1182 294)  LC_3 Logic Functioning bit
 (41 6)  (1185 294)  (1185 294)  LC_3 Logic Functioning bit
 (43 6)  (1187 294)  (1187 294)  LC_3 Logic Functioning bit
 (45 6)  (1189 294)  (1189 294)  LC_3 Logic Functioning bit
 (36 7)  (1180 295)  (1180 295)  LC_3 Logic Functioning bit
 (38 7)  (1182 295)  (1182 295)  LC_3 Logic Functioning bit
 (41 7)  (1185 295)  (1185 295)  LC_3 Logic Functioning bit
 (43 7)  (1187 295)  (1187 295)  LC_3 Logic Functioning bit
 (48 7)  (1192 295)  (1192 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (21 8)  (1165 296)  (1165 296)  routing T_22_18.rgt_op_3 <X> T_22_18.lc_trk_g2_3
 (22 8)  (1166 296)  (1166 296)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 296)  (1168 296)  routing T_22_18.rgt_op_3 <X> T_22_18.lc_trk_g2_3
 (28 12)  (1172 300)  (1172 300)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1173 300)  (1173 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (1176 300)  (1176 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (1178 300)  (1178 300)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1180 300)  (1180 300)  LC_6 Logic Functioning bit
 (40 12)  (1184 300)  (1184 300)  LC_6 Logic Functioning bit
 (41 12)  (1185 300)  (1185 300)  LC_6 Logic Functioning bit
 (43 12)  (1187 300)  (1187 300)  LC_6 Logic Functioning bit
 (47 12)  (1191 300)  (1191 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1170 301)  (1170 301)  routing T_22_18.lc_trk_g0_2 <X> T_22_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1173 301)  (1173 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (1174 301)  (1174 301)  routing T_22_18.lc_trk_g2_3 <X> T_22_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (1175 301)  (1175 301)  routing T_22_18.lc_trk_g1_2 <X> T_22_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1176 301)  (1176 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (1178 301)  (1178 301)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.input_2_6
 (35 13)  (1179 301)  (1179 301)  routing T_22_18.lc_trk_g1_3 <X> T_22_18.input_2_6
 (37 13)  (1181 301)  (1181 301)  LC_6 Logic Functioning bit
 (40 13)  (1184 301)  (1184 301)  LC_6 Logic Functioning bit
 (41 13)  (1185 301)  (1185 301)  LC_6 Logic Functioning bit
 (43 13)  (1187 301)  (1187 301)  LC_6 Logic Functioning bit


LogicTile_23_18

 (21 0)  (1219 288)  (1219 288)  routing T_23_18.lft_op_3 <X> T_23_18.lc_trk_g0_3
 (22 0)  (1220 288)  (1220 288)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1222 288)  (1222 288)  routing T_23_18.lft_op_3 <X> T_23_18.lc_trk_g0_3
 (21 4)  (1219 292)  (1219 292)  routing T_23_18.bnr_op_3 <X> T_23_18.lc_trk_g1_3
 (22 4)  (1220 292)  (1220 292)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (9 5)  (1207 293)  (1207 293)  routing T_23_18.sp4_v_t_41 <X> T_23_18.sp4_v_b_4
 (21 5)  (1219 293)  (1219 293)  routing T_23_18.bnr_op_3 <X> T_23_18.lc_trk_g1_3
 (17 6)  (1215 294)  (1215 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1216 294)  (1216 294)  routing T_23_18.bnr_op_5 <X> T_23_18.lc_trk_g1_5
 (21 6)  (1219 294)  (1219 294)  routing T_23_18.bnr_op_7 <X> T_23_18.lc_trk_g1_7
 (22 6)  (1220 294)  (1220 294)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (1224 294)  (1224 294)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (1226 294)  (1226 294)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 294)  (1227 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 294)  (1228 294)  routing T_23_18.lc_trk_g2_4 <X> T_23_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 294)  (1230 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (1231 294)  (1231 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 294)  (1232 294)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 294)  (1234 294)  LC_3 Logic Functioning bit
 (38 6)  (1236 294)  (1236 294)  LC_3 Logic Functioning bit
 (41 6)  (1239 294)  (1239 294)  LC_3 Logic Functioning bit
 (43 6)  (1241 294)  (1241 294)  LC_3 Logic Functioning bit
 (18 7)  (1216 295)  (1216 295)  routing T_23_18.bnr_op_5 <X> T_23_18.lc_trk_g1_5
 (21 7)  (1219 295)  (1219 295)  routing T_23_18.bnr_op_7 <X> T_23_18.lc_trk_g1_7
 (27 7)  (1225 295)  (1225 295)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 295)  (1226 295)  routing T_23_18.lc_trk_g3_4 <X> T_23_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 295)  (1227 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 295)  (1229 295)  routing T_23_18.lc_trk_g3_3 <X> T_23_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (1235 295)  (1235 295)  LC_3 Logic Functioning bit
 (39 7)  (1237 295)  (1237 295)  LC_3 Logic Functioning bit
 (41 7)  (1239 295)  (1239 295)  LC_3 Logic Functioning bit
 (43 7)  (1241 295)  (1241 295)  LC_3 Logic Functioning bit
 (12 8)  (1210 296)  (1210 296)  routing T_23_18.sp4_v_t_45 <X> T_23_18.sp4_h_r_8
 (27 10)  (1225 298)  (1225 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1227 298)  (1227 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1228 298)  (1228 298)  routing T_23_18.lc_trk_g1_5 <X> T_23_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1230 298)  (1230 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1232 298)  (1232 298)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1234 298)  (1234 298)  LC_5 Logic Functioning bit
 (38 10)  (1236 298)  (1236 298)  LC_5 Logic Functioning bit
 (48 10)  (1246 298)  (1246 298)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (15 11)  (1213 299)  (1213 299)  routing T_23_18.sp4_v_t_33 <X> T_23_18.lc_trk_g2_4
 (16 11)  (1214 299)  (1214 299)  routing T_23_18.sp4_v_t_33 <X> T_23_18.lc_trk_g2_4
 (17 11)  (1215 299)  (1215 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (26 11)  (1224 299)  (1224 299)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1227 299)  (1227 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1229 299)  (1229 299)  routing T_23_18.lc_trk_g1_3 <X> T_23_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1234 299)  (1234 299)  LC_5 Logic Functioning bit
 (37 11)  (1235 299)  (1235 299)  LC_5 Logic Functioning bit
 (38 11)  (1236 299)  (1236 299)  LC_5 Logic Functioning bit
 (39 11)  (1237 299)  (1237 299)  LC_5 Logic Functioning bit
 (41 11)  (1239 299)  (1239 299)  LC_5 Logic Functioning bit
 (43 11)  (1241 299)  (1241 299)  LC_5 Logic Functioning bit
 (14 12)  (1212 300)  (1212 300)  routing T_23_18.rgt_op_0 <X> T_23_18.lc_trk_g3_0
 (22 12)  (1220 300)  (1220 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (1224 300)  (1224 300)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1225 300)  (1225 300)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1226 300)  (1226 300)  routing T_23_18.lc_trk_g3_0 <X> T_23_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 300)  (1227 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (1230 300)  (1230 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (1233 300)  (1233 300)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.input_2_6
 (37 12)  (1235 300)  (1235 300)  LC_6 Logic Functioning bit
 (39 12)  (1237 300)  (1237 300)  LC_6 Logic Functioning bit
 (40 12)  (1238 300)  (1238 300)  LC_6 Logic Functioning bit
 (4 13)  (1202 301)  (1202 301)  routing T_23_18.sp4_v_t_41 <X> T_23_18.sp4_h_r_9
 (15 13)  (1213 301)  (1213 301)  routing T_23_18.rgt_op_0 <X> T_23_18.lc_trk_g3_0
 (17 13)  (1215 301)  (1215 301)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (27 13)  (1225 301)  (1225 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 301)  (1226 301)  routing T_23_18.lc_trk_g3_5 <X> T_23_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 301)  (1227 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (1229 301)  (1229 301)  routing T_23_18.lc_trk_g0_3 <X> T_23_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (1230 301)  (1230 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (1232 301)  (1232 301)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.input_2_6
 (35 13)  (1233 301)  (1233 301)  routing T_23_18.lc_trk_g1_7 <X> T_23_18.input_2_6
 (36 13)  (1234 301)  (1234 301)  LC_6 Logic Functioning bit
 (38 13)  (1236 301)  (1236 301)  LC_6 Logic Functioning bit
 (40 13)  (1238 301)  (1238 301)  LC_6 Logic Functioning bit
 (41 13)  (1239 301)  (1239 301)  LC_6 Logic Functioning bit
 (42 13)  (1240 301)  (1240 301)  LC_6 Logic Functioning bit
 (14 14)  (1212 302)  (1212 302)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (17 14)  (1215 302)  (1215 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (14 15)  (1212 303)  (1212 303)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (16 15)  (1214 303)  (1214 303)  routing T_23_18.sp4_v_b_36 <X> T_23_18.lc_trk_g3_4
 (17 15)  (1215 303)  (1215 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_24_18

 (6 0)  (1258 288)  (1258 288)  routing T_24_18.sp4_v_t_44 <X> T_24_18.sp4_v_b_0
 (17 0)  (1269 288)  (1269 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (25 0)  (1277 288)  (1277 288)  routing T_24_18.sp4_h_r_10 <X> T_24_18.lc_trk_g0_2
 (29 0)  (1281 288)  (1281 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1284 288)  (1284 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 288)  (1285 288)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (1286 288)  (1286 288)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 288)  (1288 288)  LC_0 Logic Functioning bit
 (37 0)  (1289 288)  (1289 288)  LC_0 Logic Functioning bit
 (38 0)  (1290 288)  (1290 288)  LC_0 Logic Functioning bit
 (39 0)  (1291 288)  (1291 288)  LC_0 Logic Functioning bit
 (41 0)  (1293 288)  (1293 288)  LC_0 Logic Functioning bit
 (43 0)  (1295 288)  (1295 288)  LC_0 Logic Functioning bit
 (5 1)  (1257 289)  (1257 289)  routing T_24_18.sp4_v_t_44 <X> T_24_18.sp4_v_b_0
 (18 1)  (1270 289)  (1270 289)  routing T_24_18.sp4_r_v_b_34 <X> T_24_18.lc_trk_g0_1
 (22 1)  (1274 289)  (1274 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (1275 289)  (1275 289)  routing T_24_18.sp4_h_r_10 <X> T_24_18.lc_trk_g0_2
 (24 1)  (1276 289)  (1276 289)  routing T_24_18.sp4_h_r_10 <X> T_24_18.lc_trk_g0_2
 (26 1)  (1278 289)  (1278 289)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (27 1)  (1279 289)  (1279 289)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 289)  (1281 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (1288 289)  (1288 289)  LC_0 Logic Functioning bit
 (38 1)  (1290 289)  (1290 289)  LC_0 Logic Functioning bit
 (15 2)  (1267 290)  (1267 290)  routing T_24_18.sp4_h_r_21 <X> T_24_18.lc_trk_g0_5
 (16 2)  (1268 290)  (1268 290)  routing T_24_18.sp4_h_r_21 <X> T_24_18.lc_trk_g0_5
 (17 2)  (1269 290)  (1269 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (1270 290)  (1270 290)  routing T_24_18.sp4_h_r_21 <X> T_24_18.lc_trk_g0_5
 (18 3)  (1270 291)  (1270 291)  routing T_24_18.sp4_h_r_21 <X> T_24_18.lc_trk_g0_5
 (22 4)  (1274 292)  (1274 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (1275 292)  (1275 292)  routing T_24_18.sp4_v_b_19 <X> T_24_18.lc_trk_g1_3
 (24 4)  (1276 292)  (1276 292)  routing T_24_18.sp4_v_b_19 <X> T_24_18.lc_trk_g1_3
 (26 8)  (1278 296)  (1278 296)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 296)  (1280 296)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 296)  (1281 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 296)  (1282 296)  routing T_24_18.lc_trk_g2_5 <X> T_24_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 296)  (1283 296)  routing T_24_18.lc_trk_g0_5 <X> T_24_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 296)  (1284 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (42 8)  (1294 296)  (1294 296)  LC_4 Logic Functioning bit
 (47 8)  (1299 296)  (1299 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (1278 297)  (1278 297)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 297)  (1280 297)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 297)  (1281 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 297)  (1284 297)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (1287 297)  (1287 297)  routing T_24_18.lc_trk_g0_2 <X> T_24_18.input_2_4
 (51 9)  (1303 297)  (1303 297)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (15 10)  (1267 298)  (1267 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (16 10)  (1268 298)  (1268 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (17 10)  (1269 298)  (1269 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1270 298)  (1270 298)  routing T_24_18.sp4_h_l_24 <X> T_24_18.lc_trk_g2_5
 (22 10)  (1274 298)  (1274 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (1278 298)  (1278 298)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (1279 298)  (1279 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 298)  (1280 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 298)  (1281 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 298)  (1282 298)  routing T_24_18.lc_trk_g3_5 <X> T_24_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 298)  (1284 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 298)  (1286 298)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 298)  (1288 298)  LC_5 Logic Functioning bit
 (38 10)  (1290 298)  (1290 298)  LC_5 Logic Functioning bit
 (41 10)  (1293 298)  (1293 298)  LC_5 Logic Functioning bit
 (43 10)  (1295 298)  (1295 298)  LC_5 Logic Functioning bit
 (46 10)  (1298 298)  (1298 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (1274 299)  (1274 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 299)  (1275 299)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g2_6
 (24 11)  (1276 299)  (1276 299)  routing T_24_18.sp4_v_b_46 <X> T_24_18.lc_trk_g2_6
 (26 11)  (1278 299)  (1278 299)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 299)  (1280 299)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 299)  (1281 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 299)  (1283 299)  routing T_24_18.lc_trk_g1_3 <X> T_24_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 299)  (1288 299)  LC_5 Logic Functioning bit
 (38 11)  (1290 299)  (1290 299)  LC_5 Logic Functioning bit
 (40 11)  (1292 299)  (1292 299)  LC_5 Logic Functioning bit
 (42 11)  (1294 299)  (1294 299)  LC_5 Logic Functioning bit
 (9 12)  (1261 300)  (1261 300)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_h_r_10
 (9 13)  (1261 301)  (1261 301)  routing T_24_18.sp4_v_t_47 <X> T_24_18.sp4_v_b_10
 (14 13)  (1266 301)  (1266 301)  routing T_24_18.sp4_r_v_b_40 <X> T_24_18.lc_trk_g3_0
 (17 13)  (1269 301)  (1269 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (17 14)  (1269 302)  (1269 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (1270 303)  (1270 303)  routing T_24_18.sp4_r_v_b_45 <X> T_24_18.lc_trk_g3_5


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 290)  (1325 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (19 4)  (1325 292)  (1325 292)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (1327 292)  (1327 292)  routing T_25_18.sp12_h_l_0 <X> T_25_18.lc_trk_g1_3
 (22 4)  (1328 292)  (1328 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 292)  (1330 292)  routing T_25_18.sp12_h_l_0 <X> T_25_18.lc_trk_g1_3
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g1_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 293)  (1327 293)  routing T_25_18.sp12_h_l_0 <X> T_25_18.lc_trk_g1_3
 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (4 8)  (1310 296)  (1310 296)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_v_b_6
 (6 8)  (1312 296)  (1312 296)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_v_b_6
 (15 8)  (1321 296)  (1321 296)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g2_1
 (16 8)  (1322 296)  (1322 296)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g2_1
 (17 8)  (1323 296)  (1323 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 296)  (1324 296)  routing T_25_18.sp4_h_l_20 <X> T_25_18.lc_trk_g2_1
 (28 8)  (1334 296)  (1334 296)  routing T_25_18.lc_trk_g2_1 <X> T_25_18.wire_bram/ram/WDATA_3
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (5 9)  (1311 297)  (1311 297)  routing T_25_18.sp4_h_l_37 <X> T_25_18.sp4_v_b_6
 (9 9)  (1315 297)  (1315 297)  routing T_25_18.sp4_v_t_42 <X> T_25_18.sp4_v_b_7
 (14 10)  (1320 298)  (1320 298)  routing T_25_18.sp4_v_b_28 <X> T_25_18.lc_trk_g2_4
 (16 11)  (1322 299)  (1322 299)  routing T_25_18.sp4_v_b_28 <X> T_25_18.lc_trk_g2_4
 (17 11)  (1323 299)  (1323 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (11 14)  (1317 302)  (1317 302)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_46
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g2_4 <X> T_25_18.wire_bram/ram/WE
 (12 15)  (1318 303)  (1318 303)  routing T_25_18.sp4_v_b_8 <X> T_25_18.sp4_v_t_46


LogicTile_30_18

 (3 8)  (1567 296)  (1567 296)  routing T_30_18.sp12_v_t_22 <X> T_30_18.sp12_v_b_1


IO_Tile_0_17

 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (12 4)  (5 276)  (5 276)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g1_5 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (5 12)  (12 284)  (12 284)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g1_5
 (7 12)  (10 284)  (10 284)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (9 284)  (9 284)  routing T_0_17.span4_vert_b_13 <X> T_0_17.lc_trk_g1_5


LogicTile_5_17

 (3 8)  (237 280)  (237 280)  routing T_5_17.sp12_v_t_22 <X> T_5_17.sp12_v_b_1


RAM_Tile_8_17

 (11 6)  (407 278)  (407 278)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_v_t_40
 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_v_t_40
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_r_11 <X> T_8_17.sp4_v_t_40
 (4 10)  (400 282)  (400 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (6 10)  (402 282)  (402 282)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43
 (5 11)  (401 283)  (401 283)  routing T_8_17.sp4_h_r_0 <X> T_8_17.sp4_v_t_43


LogicTile_9_17

 (26 0)  (464 272)  (464 272)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (466 272)  (466 272)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 272)  (467 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (469 272)  (469 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (470 272)  (470 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 272)  (471 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (472 272)  (472 272)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (38 0)  (476 272)  (476 272)  LC_0 Logic Functioning bit
 (39 0)  (477 272)  (477 272)  LC_0 Logic Functioning bit
 (40 0)  (478 272)  (478 272)  LC_0 Logic Functioning bit
 (42 0)  (480 272)  (480 272)  LC_0 Logic Functioning bit
 (43 0)  (481 272)  (481 272)  LC_0 Logic Functioning bit
 (22 1)  (460 273)  (460 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (461 273)  (461 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (24 1)  (462 273)  (462 273)  routing T_9_17.sp4_v_b_18 <X> T_9_17.lc_trk_g0_2
 (28 1)  (466 273)  (466 273)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 273)  (467 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (469 273)  (469 273)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 273)  (470 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (472 273)  (472 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (35 1)  (473 273)  (473 273)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_0
 (36 1)  (474 273)  (474 273)  LC_0 Logic Functioning bit
 (37 1)  (475 273)  (475 273)  LC_0 Logic Functioning bit
 (39 1)  (477 273)  (477 273)  LC_0 Logic Functioning bit
 (40 1)  (478 273)  (478 273)  LC_0 Logic Functioning bit
 (41 1)  (479 273)  (479 273)  LC_0 Logic Functioning bit
 (43 1)  (481 273)  (481 273)  LC_0 Logic Functioning bit
 (0 2)  (438 274)  (438 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (1 2)  (439 274)  (439 274)  routing T_9_17.glb_netwk_6 <X> T_9_17.wire_logic_cluster/lc_7/clk
 (2 2)  (440 274)  (440 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (469 274)  (469 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 274)  (470 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 274)  (471 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 274)  (472 274)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (478 274)  (478 274)  LC_1 Logic Functioning bit
 (41 2)  (479 274)  (479 274)  LC_1 Logic Functioning bit
 (50 2)  (488 274)  (488 274)  Cascade bit: LH_LC01_inmux02_5

 (8 3)  (446 275)  (446 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (9 3)  (447 275)  (447 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (10 3)  (448 275)  (448 275)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_36
 (31 3)  (469 275)  (469 275)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 275)  (478 275)  LC_1 Logic Functioning bit
 (41 3)  (479 275)  (479 275)  LC_1 Logic Functioning bit
 (53 3)  (491 275)  (491 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (439 276)  (439 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (15 4)  (453 276)  (453 276)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g1_1
 (16 4)  (454 276)  (454 276)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g1_1
 (17 4)  (455 276)  (455 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (21 4)  (459 276)  (459 276)  routing T_9_17.wire_logic_cluster/lc_3/out <X> T_9_17.lc_trk_g1_3
 (22 4)  (460 276)  (460 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (466 276)  (466 276)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 276)  (467 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (468 276)  (468 276)  routing T_9_17.lc_trk_g2_5 <X> T_9_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (469 276)  (469 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 276)  (470 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (472 276)  (472 276)  routing T_9_17.lc_trk_g1_4 <X> T_9_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 276)  (475 276)  LC_2 Logic Functioning bit
 (39 4)  (477 276)  (477 276)  LC_2 Logic Functioning bit
 (40 4)  (478 276)  (478 276)  LC_2 Logic Functioning bit
 (42 4)  (480 276)  (480 276)  LC_2 Logic Functioning bit
 (50 4)  (488 276)  (488 276)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (490 276)  (490 276)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (439 277)  (439 277)  routing T_9_17.lc_trk_g0_2 <X> T_9_17.wire_logic_cluster/lc_7/cen
 (18 5)  (456 277)  (456 277)  routing T_9_17.sp4_h_r_1 <X> T_9_17.lc_trk_g1_1
 (26 5)  (464 277)  (464 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 277)  (465 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 277)  (466 277)  routing T_9_17.lc_trk_g3_3 <X> T_9_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 277)  (467 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (478 277)  (478 277)  LC_2 Logic Functioning bit
 (41 5)  (479 277)  (479 277)  LC_2 Logic Functioning bit
 (14 6)  (452 278)  (452 278)  routing T_9_17.bnr_op_4 <X> T_9_17.lc_trk_g1_4
 (32 6)  (470 278)  (470 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (472 278)  (472 278)  routing T_9_17.lc_trk_g1_1 <X> T_9_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 278)  (474 278)  LC_3 Logic Functioning bit
 (37 6)  (475 278)  (475 278)  LC_3 Logic Functioning bit
 (38 6)  (476 278)  (476 278)  LC_3 Logic Functioning bit
 (39 6)  (477 278)  (477 278)  LC_3 Logic Functioning bit
 (45 6)  (483 278)  (483 278)  LC_3 Logic Functioning bit
 (46 6)  (484 278)  (484 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (490 278)  (490 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (452 279)  (452 279)  routing T_9_17.bnr_op_4 <X> T_9_17.lc_trk_g1_4
 (17 7)  (455 279)  (455 279)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (36 7)  (474 279)  (474 279)  LC_3 Logic Functioning bit
 (37 7)  (475 279)  (475 279)  LC_3 Logic Functioning bit
 (38 7)  (476 279)  (476 279)  LC_3 Logic Functioning bit
 (39 7)  (477 279)  (477 279)  LC_3 Logic Functioning bit
 (46 7)  (484 279)  (484 279)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (53 7)  (491 279)  (491 279)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (453 280)  (453 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (17 8)  (455 280)  (455 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 280)  (456 280)  routing T_9_17.rgt_op_1 <X> T_9_17.lc_trk_g2_1
 (26 8)  (464 280)  (464 280)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 280)  (466 280)  routing T_9_17.lc_trk_g2_1 <X> T_9_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 280)  (467 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 280)  (469 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 280)  (470 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 280)  (471 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 280)  (472 280)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 280)  (476 280)  LC_4 Logic Functioning bit
 (39 8)  (477 280)  (477 280)  LC_4 Logic Functioning bit
 (40 8)  (478 280)  (478 280)  LC_4 Logic Functioning bit
 (42 8)  (480 280)  (480 280)  LC_4 Logic Functioning bit
 (43 8)  (481 280)  (481 280)  LC_4 Logic Functioning bit
 (28 9)  (466 281)  (466 281)  routing T_9_17.lc_trk_g2_4 <X> T_9_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 281)  (467 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 281)  (469 281)  routing T_9_17.lc_trk_g3_6 <X> T_9_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 281)  (470 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (472 281)  (472 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_4
 (35 9)  (473 281)  (473 281)  routing T_9_17.lc_trk_g1_3 <X> T_9_17.input_2_4
 (36 9)  (474 281)  (474 281)  LC_4 Logic Functioning bit
 (37 9)  (475 281)  (475 281)  LC_4 Logic Functioning bit
 (39 9)  (477 281)  (477 281)  LC_4 Logic Functioning bit
 (40 9)  (478 281)  (478 281)  LC_4 Logic Functioning bit
 (41 9)  (479 281)  (479 281)  LC_4 Logic Functioning bit
 (43 9)  (481 281)  (481 281)  LC_4 Logic Functioning bit
 (14 10)  (452 282)  (452 282)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (15 10)  (453 282)  (453 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (16 10)  (454 282)  (454 282)  routing T_9_17.sp4_v_t_32 <X> T_9_17.lc_trk_g2_5
 (17 10)  (455 282)  (455 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (31 10)  (469 282)  (469 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (470 282)  (470 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 282)  (471 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (472 282)  (472 282)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (478 282)  (478 282)  LC_5 Logic Functioning bit
 (41 10)  (479 282)  (479 282)  LC_5 Logic Functioning bit
 (50 10)  (488 282)  (488 282)  Cascade bit: LH_LC05_inmux02_5

 (8 11)  (446 283)  (446 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (9 11)  (447 283)  (447 283)  routing T_9_17.sp4_h_r_7 <X> T_9_17.sp4_v_t_42
 (15 11)  (453 283)  (453 283)  routing T_9_17.rgt_op_4 <X> T_9_17.lc_trk_g2_4
 (17 11)  (455 283)  (455 283)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (31 11)  (469 283)  (469 283)  routing T_9_17.lc_trk_g3_7 <X> T_9_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (478 283)  (478 283)  LC_5 Logic Functioning bit
 (41 11)  (479 283)  (479 283)  LC_5 Logic Functioning bit
 (53 11)  (491 283)  (491 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (22 12)  (460 284)  (460 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (461 284)  (461 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (24 12)  (462 284)  (462 284)  routing T_9_17.sp4_v_t_30 <X> T_9_17.lc_trk_g3_3
 (1 14)  (439 286)  (439 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (22 14)  (460 286)  (460 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (461 286)  (461 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (24 14)  (462 286)  (462 286)  routing T_9_17.sp4_v_b_47 <X> T_9_17.lc_trk_g3_7
 (0 15)  (438 287)  (438 287)  routing T_9_17.glb_netwk_2 <X> T_9_17.wire_logic_cluster/lc_7/s_r
 (22 15)  (460 287)  (460 287)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (462 287)  (462 287)  routing T_9_17.tnr_op_6 <X> T_9_17.lc_trk_g3_6


LogicTile_10_17

 (13 1)  (505 273)  (505 273)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_h_r_2
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 274)  (506 274)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g0_4
 (22 2)  (514 274)  (514 274)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 274)  (516 274)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (32 2)  (524 274)  (524 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 274)  (525 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 274)  (526 274)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 274)  (528 274)  LC_1 Logic Functioning bit
 (37 2)  (529 274)  (529 274)  LC_1 Logic Functioning bit
 (38 2)  (530 274)  (530 274)  LC_1 Logic Functioning bit
 (39 2)  (531 274)  (531 274)  LC_1 Logic Functioning bit
 (45 2)  (537 274)  (537 274)  LC_1 Logic Functioning bit
 (46 2)  (538 274)  (538 274)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (52 2)  (544 274)  (544 274)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (507 275)  (507 275)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g0_4
 (16 3)  (508 275)  (508 275)  routing T_10_17.sp4_h_l_1 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (513 275)  (513 275)  routing T_10_17.top_op_7 <X> T_10_17.lc_trk_g0_7
 (36 3)  (528 275)  (528 275)  LC_1 Logic Functioning bit
 (37 3)  (529 275)  (529 275)  LC_1 Logic Functioning bit
 (38 3)  (530 275)  (530 275)  LC_1 Logic Functioning bit
 (39 3)  (531 275)  (531 275)  LC_1 Logic Functioning bit
 (53 3)  (545 275)  (545 275)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (492 276)  (492 276)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 4)  (493 276)  (493 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (492 277)  (492 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (1 5)  (493 277)  (493 277)  routing T_10_17.lc_trk_g3_3 <X> T_10_17.wire_logic_cluster/lc_7/cen
 (21 6)  (513 278)  (513 278)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g1_7
 (22 6)  (514 278)  (514 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 8)  (507 280)  (507 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (16 8)  (508 280)  (508 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (17 8)  (509 280)  (509 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (510 280)  (510 280)  routing T_10_17.sp4_h_r_33 <X> T_10_17.lc_trk_g2_1
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g2_1 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (46 8)  (538 280)  (538 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (47 8)  (539 280)  (539 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (51 9)  (543 281)  (543 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g2_5
 (31 10)  (523 282)  (523 282)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (37 10)  (529 282)  (529 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (51 10)  (543 282)  (543 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (528 283)  (528 283)  LC_5 Logic Functioning bit
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (15 12)  (507 284)  (507 284)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g3_1
 (16 12)  (508 284)  (508 284)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g3_1
 (17 12)  (509 284)  (509 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (514 284)  (514 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (527 284)  (527 284)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (40 12)  (532 284)  (532 284)  LC_6 Logic Functioning bit
 (41 12)  (533 284)  (533 284)  LC_6 Logic Functioning bit
 (42 12)  (534 284)  (534 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (18 13)  (510 285)  (510 285)  routing T_10_17.sp4_h_r_25 <X> T_10_17.lc_trk_g3_1
 (31 13)  (523 285)  (523 285)  routing T_10_17.lc_trk_g0_7 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g1_7 <X> T_10_17.input_2_6
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (41 13)  (533 285)  (533 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (43 13)  (535 285)  (535 285)  LC_6 Logic Functioning bit
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (13 14)  (505 286)  (505 286)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_46
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 286)  (525 286)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g3_1 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 286)  (528 286)  LC_7 Logic Functioning bit
 (37 14)  (529 286)  (529 286)  LC_7 Logic Functioning bit
 (38 14)  (530 286)  (530 286)  LC_7 Logic Functioning bit
 (39 14)  (531 286)  (531 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (0 15)  (492 287)  (492 287)  routing T_10_17.glb_netwk_2 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (12 15)  (504 287)  (504 287)  routing T_10_17.sp4_h_r_11 <X> T_10_17.sp4_v_t_46
 (36 15)  (528 287)  (528 287)  LC_7 Logic Functioning bit
 (37 15)  (529 287)  (529 287)  LC_7 Logic Functioning bit
 (38 15)  (530 287)  (530 287)  LC_7 Logic Functioning bit
 (39 15)  (531 287)  (531 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (29 0)  (575 272)  (575 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 272)  (576 272)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 272)  (577 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 272)  (578 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 272)  (579 272)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 272)  (581 272)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (38 0)  (584 272)  (584 272)  LC_0 Logic Functioning bit
 (39 0)  (585 272)  (585 272)  LC_0 Logic Functioning bit
 (27 1)  (573 273)  (573 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 273)  (574 273)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 273)  (575 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 273)  (577 273)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 273)  (578 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 273)  (580 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (35 1)  (581 273)  (581 273)  routing T_11_17.lc_trk_g1_7 <X> T_11_17.input_2_0
 (37 1)  (583 273)  (583 273)  LC_0 Logic Functioning bit
 (39 1)  (585 273)  (585 273)  LC_0 Logic Functioning bit
 (42 1)  (588 273)  (588 273)  LC_0 Logic Functioning bit
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (560 274)  (560 274)  routing T_11_17.wire_logic_cluster/lc_4/out <X> T_11_17.lc_trk_g0_4
 (15 2)  (561 274)  (561 274)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g0_5
 (17 2)  (563 274)  (563 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (564 274)  (564 274)  routing T_11_17.lft_op_5 <X> T_11_17.lc_trk_g0_5
 (21 2)  (567 274)  (567 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (570 274)  (570 274)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g0_7
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (38 2)  (584 274)  (584 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (45 2)  (591 274)  (591 274)  LC_1 Logic Functioning bit
 (17 3)  (563 275)  (563 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (577 275)  (577 275)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (582 275)  (582 275)  LC_1 Logic Functioning bit
 (37 3)  (583 275)  (583 275)  LC_1 Logic Functioning bit
 (38 3)  (584 275)  (584 275)  LC_1 Logic Functioning bit
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (51 3)  (597 275)  (597 275)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (568 276)  (568 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (569 276)  (569 276)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g1_3
 (24 4)  (570 276)  (570 276)  routing T_11_17.sp4_v_b_19 <X> T_11_17.lc_trk_g1_3
 (29 4)  (575 276)  (575 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 276)  (576 276)  routing T_11_17.lc_trk_g0_5 <X> T_11_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 276)  (577 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 276)  (578 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 276)  (579 276)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (35 4)  (581 276)  (581 276)  routing T_11_17.lc_trk_g0_4 <X> T_11_17.input_2_2
 (38 4)  (584 276)  (584 276)  LC_2 Logic Functioning bit
 (39 4)  (585 276)  (585 276)  LC_2 Logic Functioning bit
 (40 4)  (586 276)  (586 276)  LC_2 Logic Functioning bit
 (42 4)  (588 276)  (588 276)  LC_2 Logic Functioning bit
 (43 4)  (589 276)  (589 276)  LC_2 Logic Functioning bit
 (0 5)  (546 277)  (546 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g1_3 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (27 5)  (573 277)  (573 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 277)  (574 277)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 277)  (575 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (577 277)  (577 277)  routing T_11_17.lc_trk_g2_7 <X> T_11_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (578 277)  (578 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (582 277)  (582 277)  LC_2 Logic Functioning bit
 (37 5)  (583 277)  (583 277)  LC_2 Logic Functioning bit
 (39 5)  (585 277)  (585 277)  LC_2 Logic Functioning bit
 (40 5)  (586 277)  (586 277)  LC_2 Logic Functioning bit
 (41 5)  (587 277)  (587 277)  LC_2 Logic Functioning bit
 (43 5)  (589 277)  (589 277)  LC_2 Logic Functioning bit
 (21 6)  (567 278)  (567 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (22 6)  (568 278)  (568 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (570 278)  (570 278)  routing T_11_17.lft_op_7 <X> T_11_17.lc_trk_g1_7
 (26 6)  (572 278)  (572 278)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (39 6)  (585 278)  (585 278)  LC_3 Logic Functioning bit
 (40 6)  (586 278)  (586 278)  LC_3 Logic Functioning bit
 (46 6)  (592 278)  (592 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (596 278)  (596 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 278)  (598 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (28 7)  (574 279)  (574 279)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 279)  (575 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 279)  (584 279)  LC_3 Logic Functioning bit
 (41 7)  (587 279)  (587 279)  LC_3 Logic Functioning bit
 (51 7)  (597 279)  (597 279)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (51 8)  (597 280)  (597 280)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 281)  (560 281)  routing T_11_17.sp4_r_v_b_32 <X> T_11_17.lc_trk_g2_0
 (17 9)  (563 281)  (563 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (17 10)  (563 282)  (563 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 282)  (564 282)  routing T_11_17.wire_logic_cluster/lc_5/out <X> T_11_17.lc_trk_g2_5
 (22 10)  (568 282)  (568 282)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 282)  (570 282)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g2_7
 (31 10)  (577 282)  (577 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 282)  (578 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 282)  (579 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 282)  (580 282)  routing T_11_17.lc_trk_g3_5 <X> T_11_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 282)  (582 282)  LC_5 Logic Functioning bit
 (37 10)  (583 282)  (583 282)  LC_5 Logic Functioning bit
 (38 10)  (584 282)  (584 282)  LC_5 Logic Functioning bit
 (39 10)  (585 282)  (585 282)  LC_5 Logic Functioning bit
 (45 10)  (591 282)  (591 282)  LC_5 Logic Functioning bit
 (51 10)  (597 282)  (597 282)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (21 11)  (567 283)  (567 283)  routing T_11_17.tnl_op_7 <X> T_11_17.lc_trk_g2_7
 (36 11)  (582 283)  (582 283)  LC_5 Logic Functioning bit
 (37 11)  (583 283)  (583 283)  LC_5 Logic Functioning bit
 (38 11)  (584 283)  (584 283)  LC_5 Logic Functioning bit
 (39 11)  (585 283)  (585 283)  LC_5 Logic Functioning bit
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 284)  (564 284)  routing T_11_17.wire_logic_cluster/lc_1/out <X> T_11_17.lc_trk_g3_1
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (26 12)  (572 284)  (572 284)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g2_5 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (40 12)  (586 284)  (586 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (42 12)  (588 284)  (588 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (51 12)  (597 284)  (597 284)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (572 285)  (572 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 285)  (573 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 285)  (574 285)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 285)  (575 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (582 285)  (582 285)  LC_6 Logic Functioning bit
 (38 13)  (584 285)  (584 285)  LC_6 Logic Functioning bit
 (40 13)  (586 285)  (586 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (42 13)  (588 285)  (588 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 286)  (560 286)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 14)  (563 286)  (563 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (567 286)  (567 286)  routing T_11_17.wire_logic_cluster/lc_7/out <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g2_0 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (38 14)  (584 286)  (584 286)  LC_7 Logic Functioning bit
 (39 14)  (585 286)  (585 286)  LC_7 Logic Functioning bit
 (45 14)  (591 286)  (591 286)  LC_7 Logic Functioning bit
 (0 15)  (546 287)  (546 287)  routing T_11_17.glb_netwk_2 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_h_r_36 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (564 287)  (564 287)  routing T_11_17.sp4_r_v_b_45 <X> T_11_17.lc_trk_g3_5
 (36 15)  (582 287)  (582 287)  LC_7 Logic Functioning bit
 (37 15)  (583 287)  (583 287)  LC_7 Logic Functioning bit
 (38 15)  (584 287)  (584 287)  LC_7 Logic Functioning bit
 (39 15)  (585 287)  (585 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (12 0)  (612 272)  (612 272)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_h_r_2
 (13 1)  (613 273)  (613 273)  routing T_12_17.sp4_h_l_46 <X> T_12_17.sp4_h_r_2
 (8 2)  (608 274)  (608 274)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_l_36
 (9 2)  (609 274)  (609 274)  routing T_12_17.sp4_v_t_36 <X> T_12_17.sp4_h_l_36
 (11 6)  (611 278)  (611 278)  routing T_12_17.sp4_h_l_37 <X> T_12_17.sp4_v_t_40
 (11 10)  (611 282)  (611 282)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (13 10)  (613 282)  (613 282)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (12 11)  (612 283)  (612 283)  routing T_12_17.sp4_h_r_2 <X> T_12_17.sp4_v_t_45
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_h_l_44
 (4 15)  (604 287)  (604 287)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_h_l_44
 (6 15)  (606 287)  (606 287)  routing T_12_17.sp4_v_t_38 <X> T_12_17.sp4_h_l_44


LogicTile_13_17

 (8 2)  (662 274)  (662 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (9 2)  (663 274)  (663 274)  routing T_13_17.sp4_v_t_36 <X> T_13_17.sp4_h_l_36
 (6 9)  (660 281)  (660 281)  routing T_13_17.sp4_h_l_43 <X> T_13_17.sp4_h_r_6
 (8 11)  (662 283)  (662 283)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_v_t_42
 (9 12)  (663 284)  (663 284)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_h_r_10
 (10 12)  (664 284)  (664 284)  routing T_13_17.sp4_h_l_42 <X> T_13_17.sp4_h_r_10
 (11 14)  (665 286)  (665 286)  routing T_13_17.sp4_h_l_43 <X> T_13_17.sp4_v_t_46


LogicTile_14_17

 (2 0)  (710 272)  (710 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (733 272)  (733 272)  routing T_14_17.wire_logic_cluster/lc_2/out <X> T_14_17.lc_trk_g0_2
 (11 1)  (719 273)  (719 273)  routing T_14_17.sp4_h_l_39 <X> T_14_17.sp4_h_r_2
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (15 2)  (723 274)  (723 274)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (17 2)  (725 274)  (725 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (735 274)  (735 274)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 274)  (739 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 274)  (741 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (41 2)  (749 274)  (749 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (14 3)  (722 275)  (722 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (15 3)  (723 275)  (723 275)  routing T_14_17.top_op_4 <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (726 275)  (726 275)  routing T_14_17.top_op_5 <X> T_14_17.lc_trk_g0_5
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 275)  (740 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (741 275)  (741 275)  routing T_14_17.lc_trk_g2_1 <X> T_14_17.input_2_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (37 3)  (745 275)  (745 275)  LC_1 Logic Functioning bit
 (42 3)  (750 275)  (750 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (26 4)  (734 276)  (734 276)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 277)  (722 277)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g1_0
 (15 5)  (723 277)  (723 277)  routing T_14_17.top_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (21 5)  (729 277)  (729 277)  routing T_14_17.top_op_3 <X> T_14_17.lc_trk_g1_3
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (42 6)  (750 278)  (750 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g3_7 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (15 8)  (723 280)  (723 280)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g2_1
 (16 8)  (724 280)  (724 280)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g2_1
 (17 8)  (725 280)  (725 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp12_v_b_19 <X> T_14_17.lc_trk_g2_3
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_5 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (40 8)  (748 280)  (748 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (43 8)  (751 280)  (751 280)  LC_4 Logic Functioning bit
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp12_v_b_19 <X> T_14_17.lc_trk_g2_3
 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 281)  (736 281)  routing T_14_17.lc_trk_g3_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (15 12)  (723 284)  (723 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (16 12)  (724 284)  (724 284)  routing T_14_17.sp4_v_t_28 <X> T_14_17.lc_trk_g3_1
 (17 12)  (725 284)  (725 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (15 14)  (723 286)  (723 286)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (730 286)  (730 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (26 14)  (734 286)  (734 286)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (745 286)  (745 286)  LC_7 Logic Functioning bit
 (39 14)  (747 286)  (747 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (15 15)  (723 287)  (723 287)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g3_4
 (16 15)  (724 287)  (724 287)  routing T_14_17.sp4_v_t_33 <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (726 287)  (726 287)  routing T_14_17.tnl_op_5 <X> T_14_17.lc_trk_g3_5
 (27 15)  (735 287)  (735 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 287)  (739 287)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 287)  (744 287)  LC_7 Logic Functioning bit
 (38 15)  (746 287)  (746 287)  LC_7 Logic Functioning bit
 (40 15)  (748 287)  (748 287)  LC_7 Logic Functioning bit
 (42 15)  (750 287)  (750 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (21 0)  (783 272)  (783 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (25 0)  (787 272)  (787 272)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.lft_op_2 <X> T_15_17.lc_trk_g0_2
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 274)  (776 274)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g0_4
 (21 2)  (783 274)  (783 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.lft_op_7 <X> T_15_17.lc_trk_g0_7
 (15 3)  (777 275)  (777 275)  routing T_15_17.lft_op_4 <X> T_15_17.lc_trk_g0_4
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (797 276)  (797 276)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_2
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (40 4)  (802 276)  (802 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g2_2 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.top_op_2 <X> T_15_17.lc_trk_g1_2
 (26 5)  (788 277)  (788 277)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 277)  (790 277)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 277)  (792 277)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 277)  (794 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (796 277)  (796 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_2
 (35 5)  (797 277)  (797 277)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.input_2_2
 (36 5)  (798 277)  (798 277)  LC_2 Logic Functioning bit
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (41 5)  (803 277)  (803 277)  LC_2 Logic Functioning bit
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 278)  (785 278)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g1_7
 (28 6)  (790 278)  (790 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 278)  (791 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 278)  (792 278)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 278)  (793 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_5 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (37 6)  (799 278)  (799 278)  LC_3 Logic Functioning bit
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (41 6)  (803 278)  (803 278)  LC_3 Logic Functioning bit
 (45 6)  (807 278)  (807 278)  LC_3 Logic Functioning bit
 (50 6)  (812 278)  (812 278)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (814 278)  (814 278)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (776 279)  (776 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (15 7)  (777 279)  (777 279)  routing T_15_17.top_op_4 <X> T_15_17.lc_trk_g1_4
 (17 7)  (779 279)  (779 279)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 279)  (792 279)  routing T_15_17.lc_trk_g2_6 <X> T_15_17.wire_logic_cluster/lc_3/in_1
 (38 7)  (800 279)  (800 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (42 7)  (804 279)  (804 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (15 8)  (777 280)  (777 280)  routing T_15_17.sp4_v_t_28 <X> T_15_17.lc_trk_g2_1
 (16 8)  (778 280)  (778 280)  routing T_15_17.sp4_v_t_28 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 9)  (784 281)  (784 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (21 10)  (783 282)  (783 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (785 282)  (785 282)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (25 10)  (787 282)  (787 282)  routing T_15_17.wire_logic_cluster/lc_6/out <X> T_15_17.lc_trk_g2_6
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (797 282)  (797 282)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_5
 (36 10)  (798 282)  (798 282)  LC_5 Logic Functioning bit
 (41 10)  (803 282)  (803 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (43 10)  (805 282)  (805 282)  LC_5 Logic Functioning bit
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (783 283)  (783 283)  routing T_15_17.sp4_v_t_26 <X> T_15_17.lc_trk_g2_7
 (22 11)  (784 283)  (784 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 283)  (793 283)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 283)  (794 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (795 283)  (795 283)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_5
 (35 11)  (797 283)  (797 283)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.input_2_5
 (36 11)  (798 283)  (798 283)  LC_5 Logic Functioning bit
 (38 11)  (800 283)  (800 283)  LC_5 Logic Functioning bit
 (41 11)  (803 283)  (803 283)  LC_5 Logic Functioning bit
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (28 12)  (790 284)  (790 284)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 284)  (793 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g1_4 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (50 12)  (812 284)  (812 284)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 285)  (789 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 285)  (790 285)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (0 14)  (762 286)  (762 286)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 286)  (777 286)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (17 14)  (779 286)  (779 286)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (785 286)  (785 286)  routing T_15_17.sp12_v_b_23 <X> T_15_17.lc_trk_g3_7
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (780 287)  (780 287)  routing T_15_17.tnl_op_5 <X> T_15_17.lc_trk_g3_5
 (21 15)  (783 287)  (783 287)  routing T_15_17.sp12_v_b_23 <X> T_15_17.lc_trk_g3_7


LogicTile_16_17

 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (42 0)  (858 272)  (858 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (11 1)  (827 273)  (827 273)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_h_r_2
 (22 1)  (838 273)  (838 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 273)  (839 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (24 1)  (840 273)  (840 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (25 1)  (841 273)  (841 273)  routing T_16_17.sp4_h_r_2 <X> T_16_17.lc_trk_g0_2
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g0_2 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (16 3)  (832 275)  (832 275)  routing T_16_17.sp12_h_r_12 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_12 lc_trk_g0_4
 (12 4)  (828 276)  (828 276)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_h_r_5
 (13 5)  (829 277)  (829 277)  routing T_16_17.sp4_h_l_39 <X> T_16_17.sp4_h_r_5
 (21 10)  (837 282)  (837 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (21 11)  (837 283)  (837 283)  routing T_16_17.sp4_h_l_34 <X> T_16_17.lc_trk_g2_7
 (9 13)  (825 285)  (825 285)  routing T_16_17.sp4_v_t_47 <X> T_16_17.sp4_v_b_10
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (839 285)  (839 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2
 (24 13)  (840 285)  (840 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.sp4_h_l_15 <X> T_16_17.lc_trk_g3_2


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.sp4_h_l_5 <X> T_17_17.lc_trk_g0_0
 (14 1)  (888 273)  (888 273)  routing T_17_17.sp4_h_l_5 <X> T_17_17.lc_trk_g0_0
 (15 1)  (889 273)  (889 273)  routing T_17_17.sp4_h_l_5 <X> T_17_17.lc_trk_g0_0
 (16 1)  (890 273)  (890 273)  routing T_17_17.sp4_h_l_5 <X> T_17_17.lc_trk_g0_0
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (25 4)  (899 276)  (899 276)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (22 5)  (896 277)  (896 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (897 277)  (897 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (24 5)  (898 277)  (898 277)  routing T_17_17.sp4_h_r_10 <X> T_17_17.lc_trk_g1_2
 (3 6)  (877 278)  (877 278)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_v_t_23
 (22 6)  (896 278)  (896 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (897 278)  (897 278)  routing T_17_17.sp12_h_l_12 <X> T_17_17.lc_trk_g1_7
 (8 7)  (882 279)  (882 279)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_v_t_41
 (9 7)  (883 279)  (883 279)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_v_t_41
 (10 7)  (884 279)  (884 279)  routing T_17_17.sp4_h_r_10 <X> T_17_17.sp4_v_t_41
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 280)  (905 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (38 8)  (912 280)  (912 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (41 8)  (915 280)  (915 280)  LC_4 Logic Functioning bit
 (42 8)  (916 280)  (916 280)  LC_4 Logic Functioning bit
 (26 9)  (900 281)  (900 281)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g1_7 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 281)  (904 281)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 281)  (905 281)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (906 281)  (906 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (910 281)  (910 281)  LC_4 Logic Functioning bit
 (39 9)  (913 281)  (913 281)  LC_4 Logic Functioning bit
 (42 9)  (916 281)  (916 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (14 10)  (888 282)  (888 282)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (21 10)  (895 282)  (895 282)  routing T_17_17.sp4_h_r_39 <X> T_17_17.lc_trk_g2_7
 (22 10)  (896 282)  (896 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (897 282)  (897 282)  routing T_17_17.sp4_h_r_39 <X> T_17_17.lc_trk_g2_7
 (24 10)  (898 282)  (898 282)  routing T_17_17.sp4_h_r_39 <X> T_17_17.lc_trk_g2_7
 (26 10)  (900 282)  (900 282)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (31 10)  (905 282)  (905 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 282)  (906 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 282)  (907 282)  routing T_17_17.lc_trk_g2_4 <X> T_17_17.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 282)  (911 282)  LC_5 Logic Functioning bit
 (38 10)  (912 282)  (912 282)  LC_5 Logic Functioning bit
 (39 10)  (913 282)  (913 282)  LC_5 Logic Functioning bit
 (40 10)  (914 282)  (914 282)  LC_5 Logic Functioning bit
 (50 10)  (924 282)  (924 282)  Cascade bit: LH_LC05_inmux02_5

 (5 11)  (879 283)  (879 283)  routing T_17_17.sp4_h_l_43 <X> T_17_17.sp4_v_t_43
 (14 11)  (888 283)  (888 283)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (16 11)  (890 283)  (890 283)  routing T_17_17.sp4_v_b_36 <X> T_17_17.lc_trk_g2_4
 (17 11)  (891 283)  (891 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (900 283)  (900 283)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 283)  (902 283)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 283)  (903 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 283)  (910 283)  LC_5 Logic Functioning bit
 (38 11)  (912 283)  (912 283)  LC_5 Logic Functioning bit
 (39 11)  (913 283)  (913 283)  LC_5 Logic Functioning bit
 (41 11)  (915 283)  (915 283)  LC_5 Logic Functioning bit
 (8 12)  (882 284)  (882 284)  routing T_17_17.sp4_h_l_47 <X> T_17_17.sp4_h_r_10
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 284)  (907 284)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 284)  (914 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (50 12)  (924 284)  (924 284)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (901 285)  (901 285)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g1_2 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 285)  (905 285)  routing T_17_17.lc_trk_g2_7 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 285)  (910 285)  LC_6 Logic Functioning bit
 (39 13)  (913 285)  (913 285)  LC_6 Logic Functioning bit
 (40 13)  (914 285)  (914 285)  LC_6 Logic Functioning bit
 (42 13)  (916 285)  (916 285)  LC_6 Logic Functioning bit
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (10 15)  (884 287)  (884 287)  routing T_17_17.sp4_h_l_40 <X> T_17_17.sp4_v_t_47
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5


LogicTile_20_17

 (13 5)  (1049 277)  (1049 277)  routing T_20_17.sp4_v_t_37 <X> T_20_17.sp4_h_r_5


LogicTile_21_17

 (13 1)  (1103 273)  (1103 273)  routing T_21_17.sp4_v_t_44 <X> T_21_17.sp4_h_r_2


LogicTile_22_17

 (21 2)  (1165 274)  (1165 274)  routing T_22_17.sp4_h_l_2 <X> T_22_17.lc_trk_g0_7
 (22 2)  (1166 274)  (1166 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (1167 274)  (1167 274)  routing T_22_17.sp4_h_l_2 <X> T_22_17.lc_trk_g0_7
 (24 2)  (1168 274)  (1168 274)  routing T_22_17.sp4_h_l_2 <X> T_22_17.lc_trk_g0_7
 (26 2)  (1170 274)  (1170 274)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 274)  (1171 274)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 274)  (1173 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 274)  (1174 274)  routing T_22_17.lc_trk_g1_5 <X> T_22_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 274)  (1176 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (1178 274)  (1178 274)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (1180 274)  (1180 274)  LC_1 Logic Functioning bit
 (37 2)  (1181 274)  (1181 274)  LC_1 Logic Functioning bit
 (38 2)  (1182 274)  (1182 274)  LC_1 Logic Functioning bit
 (39 2)  (1183 274)  (1183 274)  LC_1 Logic Functioning bit
 (41 2)  (1185 274)  (1185 274)  LC_1 Logic Functioning bit
 (43 2)  (1187 274)  (1187 274)  LC_1 Logic Functioning bit
 (26 3)  (1170 275)  (1170 275)  routing T_22_17.lc_trk_g0_7 <X> T_22_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 275)  (1173 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 275)  (1175 275)  routing T_22_17.lc_trk_g1_3 <X> T_22_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (1180 275)  (1180 275)  LC_1 Logic Functioning bit
 (38 3)  (1182 275)  (1182 275)  LC_1 Logic Functioning bit
 (22 4)  (1166 276)  (1166 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (1167 276)  (1167 276)  routing T_22_17.sp12_h_l_16 <X> T_22_17.lc_trk_g1_3
 (28 4)  (1172 276)  (1172 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1173 276)  (1173 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1174 276)  (1174 276)  routing T_22_17.lc_trk_g2_5 <X> T_22_17.wire_logic_cluster/lc_2/in_1
 (32 4)  (1176 276)  (1176 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (1177 276)  (1177 276)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (1183 276)  (1183 276)  LC_2 Logic Functioning bit
 (40 4)  (1184 276)  (1184 276)  LC_2 Logic Functioning bit
 (50 4)  (1194 276)  (1194 276)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (1165 277)  (1165 277)  routing T_22_17.sp12_h_l_16 <X> T_22_17.lc_trk_g1_3
 (26 5)  (1170 277)  (1170 277)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1171 277)  (1171 277)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1172 277)  (1172 277)  routing T_22_17.lc_trk_g3_3 <X> T_22_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1173 277)  (1173 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1175 277)  (1175 277)  routing T_22_17.lc_trk_g2_3 <X> T_22_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1181 277)  (1181 277)  LC_2 Logic Functioning bit
 (39 5)  (1183 277)  (1183 277)  LC_2 Logic Functioning bit
 (40 5)  (1184 277)  (1184 277)  LC_2 Logic Functioning bit
 (41 5)  (1185 277)  (1185 277)  LC_2 Logic Functioning bit
 (42 5)  (1186 277)  (1186 277)  LC_2 Logic Functioning bit
 (43 5)  (1187 277)  (1187 277)  LC_2 Logic Functioning bit
 (15 6)  (1159 278)  (1159 278)  routing T_22_17.sp4_h_r_5 <X> T_22_17.lc_trk_g1_5
 (16 6)  (1160 278)  (1160 278)  routing T_22_17.sp4_h_r_5 <X> T_22_17.lc_trk_g1_5
 (17 6)  (1161 278)  (1161 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (1162 279)  (1162 279)  routing T_22_17.sp4_h_r_5 <X> T_22_17.lc_trk_g1_5
 (21 8)  (1165 280)  (1165 280)  routing T_22_17.rgt_op_3 <X> T_22_17.lc_trk_g2_3
 (22 8)  (1166 280)  (1166 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1168 280)  (1168 280)  routing T_22_17.rgt_op_3 <X> T_22_17.lc_trk_g2_3
 (15 10)  (1159 282)  (1159 282)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g2_5
 (16 10)  (1160 282)  (1160 282)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g2_5
 (17 10)  (1161 282)  (1161 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (1162 283)  (1162 283)  routing T_22_17.sp4_h_l_16 <X> T_22_17.lc_trk_g2_5
 (10 12)  (1154 284)  (1154 284)  routing T_22_17.sp4_v_t_40 <X> T_22_17.sp4_h_r_10
 (21 12)  (1165 284)  (1165 284)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g3_3
 (22 12)  (1166 284)  (1166 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1167 284)  (1167 284)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g3_3
 (8 13)  (1152 285)  (1152 285)  routing T_22_17.sp4_h_r_10 <X> T_22_17.sp4_v_b_10
 (21 13)  (1165 285)  (1165 285)  routing T_22_17.sp4_v_t_22 <X> T_22_17.lc_trk_g3_3


LogicTile_23_17

 (3 0)  (1201 272)  (1201 272)  routing T_23_17.sp12_v_t_23 <X> T_23_17.sp12_v_b_0
 (8 1)  (1206 273)  (1206 273)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_v_b_1
 (10 1)  (1208 273)  (1208 273)  routing T_23_17.sp4_v_t_47 <X> T_23_17.sp4_v_b_1
 (21 4)  (1219 276)  (1219 276)  routing T_23_17.sp4_v_b_3 <X> T_23_17.lc_trk_g1_3
 (22 4)  (1220 276)  (1220 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (1221 276)  (1221 276)  routing T_23_17.sp4_v_b_3 <X> T_23_17.lc_trk_g1_3
 (28 6)  (1226 278)  (1226 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 278)  (1227 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1228 278)  (1228 278)  routing T_23_17.lc_trk_g2_4 <X> T_23_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1230 278)  (1230 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1232 278)  (1232 278)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1234 278)  (1234 278)  LC_3 Logic Functioning bit
 (37 6)  (1235 278)  (1235 278)  LC_3 Logic Functioning bit
 (38 6)  (1236 278)  (1236 278)  LC_3 Logic Functioning bit
 (39 6)  (1237 278)  (1237 278)  LC_3 Logic Functioning bit
 (41 6)  (1239 278)  (1239 278)  LC_3 Logic Functioning bit
 (43 6)  (1241 278)  (1241 278)  LC_3 Logic Functioning bit
 (26 7)  (1224 279)  (1224 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (1225 279)  (1225 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1226 279)  (1226 279)  routing T_23_17.lc_trk_g3_2 <X> T_23_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1227 279)  (1227 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 279)  (1229 279)  routing T_23_17.lc_trk_g1_3 <X> T_23_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1234 279)  (1234 279)  LC_3 Logic Functioning bit
 (38 7)  (1236 279)  (1236 279)  LC_3 Logic Functioning bit
 (14 11)  (1212 283)  (1212 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (15 11)  (1213 283)  (1213 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (16 11)  (1214 283)  (1214 283)  routing T_23_17.sp4_h_l_17 <X> T_23_17.lc_trk_g2_4
 (17 11)  (1215 283)  (1215 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (22 13)  (1220 285)  (1220 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (1221 285)  (1221 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (24 13)  (1222 285)  (1222 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (25 13)  (1223 285)  (1223 285)  routing T_23_17.sp4_h_l_15 <X> T_23_17.lc_trk_g3_2
 (6 14)  (1204 286)  (1204 286)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_v_t_44
 (5 15)  (1203 287)  (1203 287)  routing T_23_17.sp4_v_b_6 <X> T_23_17.sp4_v_t_44


LogicTile_24_17

 (22 0)  (1274 272)  (1274 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (1273 273)  (1273 273)  routing T_24_17.sp4_r_v_b_32 <X> T_24_17.lc_trk_g0_3
 (14 3)  (1266 275)  (1266 275)  routing T_24_17.sp4_r_v_b_28 <X> T_24_17.lc_trk_g0_4
 (17 3)  (1269 275)  (1269 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 4)  (1274 276)  (1274 276)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 4)  (1278 276)  (1278 276)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 276)  (1283 276)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 276)  (1285 276)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 276)  (1286 276)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (1289 276)  (1289 276)  LC_2 Logic Functioning bit
 (40 4)  (1292 276)  (1292 276)  LC_2 Logic Functioning bit
 (42 4)  (1294 276)  (1294 276)  LC_2 Logic Functioning bit
 (14 5)  (1266 277)  (1266 277)  routing T_24_17.sp4_r_v_b_24 <X> T_24_17.lc_trk_g1_0
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (22 5)  (1274 277)  (1274 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 277)  (1279 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (1282 277)  (1282 277)  routing T_24_17.lc_trk_g0_3 <X> T_24_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1283 277)  (1283 277)  routing T_24_17.lc_trk_g3_6 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (1284 277)  (1284 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1285 277)  (1285 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_2
 (35 5)  (1287 277)  (1287 277)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_2
 (36 5)  (1288 277)  (1288 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (40 5)  (1292 277)  (1292 277)  LC_2 Logic Functioning bit
 (41 5)  (1293 277)  (1293 277)  LC_2 Logic Functioning bit
 (43 5)  (1295 277)  (1295 277)  LC_2 Logic Functioning bit
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g0_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 278)  (1285 278)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 278)  (1288 278)  LC_3 Logic Functioning bit
 (38 6)  (1290 278)  (1290 278)  LC_3 Logic Functioning bit
 (40 6)  (1292 278)  (1292 278)  LC_3 Logic Functioning bit
 (41 6)  (1293 278)  (1293 278)  LC_3 Logic Functioning bit
 (50 6)  (1302 278)  (1302 278)  Cascade bit: LH_LC03_inmux02_5

 (27 7)  (1279 279)  (1279 279)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g3_0 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (1289 279)  (1289 279)  LC_3 Logic Functioning bit
 (38 7)  (1290 279)  (1290 279)  LC_3 Logic Functioning bit
 (40 7)  (1292 279)  (1292 279)  LC_3 Logic Functioning bit
 (41 7)  (1293 279)  (1293 279)  LC_3 Logic Functioning bit
 (21 8)  (1273 280)  (1273 280)  routing T_24_17.sp4_h_r_43 <X> T_24_17.lc_trk_g2_3
 (22 8)  (1274 280)  (1274 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1275 280)  (1275 280)  routing T_24_17.sp4_h_r_43 <X> T_24_17.lc_trk_g2_3
 (24 8)  (1276 280)  (1276 280)  routing T_24_17.sp4_h_r_43 <X> T_24_17.lc_trk_g2_3
 (25 8)  (1277 280)  (1277 280)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g2_2
 (26 8)  (1278 280)  (1278 280)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 280)  (1280 280)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 280)  (1281 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 280)  (1284 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 280)  (1286 280)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (1289 280)  (1289 280)  LC_4 Logic Functioning bit
 (40 8)  (1292 280)  (1292 280)  LC_4 Logic Functioning bit
 (42 8)  (1294 280)  (1294 280)  LC_4 Logic Functioning bit
 (21 9)  (1273 281)  (1273 281)  routing T_24_17.sp4_h_r_43 <X> T_24_17.lc_trk_g2_3
 (22 9)  (1274 281)  (1274 281)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1275 281)  (1275 281)  routing T_24_17.sp4_v_b_26 <X> T_24_17.lc_trk_g2_2
 (26 9)  (1278 281)  (1278 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 281)  (1279 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 281)  (1280 281)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 281)  (1281 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 281)  (1282 281)  routing T_24_17.lc_trk_g2_3 <X> T_24_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 281)  (1283 281)  routing T_24_17.lc_trk_g1_2 <X> T_24_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 281)  (1284 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1285 281)  (1285 281)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_4
 (35 9)  (1287 281)  (1287 281)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.input_2_4
 (36 9)  (1288 281)  (1288 281)  LC_4 Logic Functioning bit
 (39 9)  (1291 281)  (1291 281)  LC_4 Logic Functioning bit
 (40 9)  (1292 281)  (1292 281)  LC_4 Logic Functioning bit
 (41 9)  (1293 281)  (1293 281)  LC_4 Logic Functioning bit
 (43 9)  (1295 281)  (1295 281)  LC_4 Logic Functioning bit
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (27 10)  (1279 282)  (1279 282)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 282)  (1281 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 282)  (1284 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 282)  (1285 282)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 282)  (1288 282)  LC_5 Logic Functioning bit
 (38 10)  (1290 282)  (1290 282)  LC_5 Logic Functioning bit
 (40 10)  (1292 282)  (1292 282)  LC_5 Logic Functioning bit
 (41 10)  (1293 282)  (1293 282)  LC_5 Logic Functioning bit
 (50 10)  (1302 282)  (1302 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (1267 283)  (1267 283)  routing T_24_17.tnr_op_4 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (1279 283)  (1279 283)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 283)  (1281 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 283)  (1282 283)  routing T_24_17.lc_trk_g1_3 <X> T_24_17.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 283)  (1283 283)  routing T_24_17.lc_trk_g2_2 <X> T_24_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 283)  (1288 283)  LC_5 Logic Functioning bit
 (39 11)  (1291 283)  (1291 283)  LC_5 Logic Functioning bit
 (40 11)  (1292 283)  (1292 283)  LC_5 Logic Functioning bit
 (41 11)  (1293 283)  (1293 283)  LC_5 Logic Functioning bit
 (17 13)  (1269 285)  (1269 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 14)  (1273 286)  (1273 286)  routing T_24_17.sp4_h_r_39 <X> T_24_17.lc_trk_g3_7
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp4_h_r_39 <X> T_24_17.lc_trk_g3_7
 (24 14)  (1276 286)  (1276 286)  routing T_24_17.sp4_h_r_39 <X> T_24_17.lc_trk_g3_7
 (26 14)  (1278 286)  (1278 286)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 286)  (1279 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 286)  (1280 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 286)  (1282 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 286)  (1283 286)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 286)  (1285 286)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 286)  (1288 286)  LC_7 Logic Functioning bit
 (38 14)  (1290 286)  (1290 286)  LC_7 Logic Functioning bit
 (22 15)  (1274 287)  (1274 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (1280 287)  (1280 287)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 287)  (1282 287)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (36 15)  (1288 287)  (1288 287)  LC_7 Logic Functioning bit
 (37 15)  (1289 287)  (1289 287)  LC_7 Logic Functioning bit
 (38 15)  (1290 287)  (1290 287)  LC_7 Logic Functioning bit
 (39 15)  (1291 287)  (1291 287)  LC_7 Logic Functioning bit
 (40 15)  (1292 287)  (1292 287)  LC_7 Logic Functioning bit
 (42 15)  (1294 287)  (1294 287)  LC_7 Logic Functioning bit


RAM_Tile_25_17

 (19 0)  (1325 272)  (1325 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 3)  (1309 275)  (1309 275)  routing T_25_17.sp12_v_b_0 <X> T_25_17.sp12_h_l_23
 (8 6)  (1314 278)  (1314 278)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_h_l_41
 (9 6)  (1315 278)  (1315 278)  routing T_25_17.sp4_v_t_41 <X> T_25_17.sp4_h_l_41
 (13 6)  (1319 278)  (1319 278)  routing T_25_17.sp4_v_b_5 <X> T_25_17.sp4_v_t_40
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 280)  (1336 280)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (36 8)  (1342 280)  (1342 280)  Enable bit of Mux _out_links/OutMux8_4 => wire_bram/ram/RDATA_11 sp4_h_r_40
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_7 <X> T_25_17.wire_bram/ram/WDATA_11
 (5 10)  (1311 282)  (1311 282)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (21 10)  (1327 282)  (1327 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (22 10)  (1328 282)  (1328 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 282)  (1329 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (24 10)  (1330 282)  (1330 282)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (4 11)  (1310 283)  (1310 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (6 11)  (1312 283)  (1312 283)  routing T_25_17.sp4_v_t_37 <X> T_25_17.sp4_h_l_43
 (21 11)  (1327 283)  (1327 283)  routing T_25_17.sp4_h_r_47 <X> T_25_17.lc_trk_g2_7
 (8 13)  (1314 285)  (1314 285)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_v_b_10
 (10 13)  (1316 285)  (1316 285)  routing T_25_17.sp4_v_t_42 <X> T_25_17.sp4_v_b_10
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (4 14)  (1310 286)  (1310 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (6 14)  (1312 286)  (1312 286)  routing T_25_17.sp4_v_b_1 <X> T_25_17.sp4_v_t_44
 (16 14)  (1322 286)  (1322 286)  routing T_25_17.sp4_v_t_24 <X> T_25_17.lc_trk_g3_5
 (17 14)  (1323 286)  (1323 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 286)  (1324 286)  routing T_25_17.sp4_v_t_24 <X> T_25_17.lc_trk_g3_5
 (0 15)  (1306 287)  (1306 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g3_5 <X> T_25_17.wire_bram/ram/RE
 (18 15)  (1324 287)  (1324 287)  routing T_25_17.sp4_v_t_24 <X> T_25_17.lc_trk_g3_5


LogicTile_29_17

 (12 0)  (1522 272)  (1522 272)  routing T_29_17.sp4_v_t_39 <X> T_29_17.sp4_h_r_2


LogicTile_30_17

 (3 4)  (1567 276)  (1567 276)  routing T_30_17.sp12_v_t_23 <X> T_30_17.sp12_h_r_0


LogicTile_32_17

 (3 6)  (1675 278)  (1675 278)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23
 (4 6)  (1676 278)  (1676 278)  routing T_32_17.sp4_v_b_3 <X> T_32_17.sp4_v_t_38
 (3 7)  (1675 279)  (1675 279)  routing T_32_17.sp12_h_r_0 <X> T_32_17.sp12_v_t_23


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (17 1)  (1743 273)  (1743 273)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (4 4)  (1730 276)  (1730 276)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (10 4)  (1736 276)  (1736 276)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (1741 276)  (1741 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (17 4)  (1743 276)  (1743 276)  IOB_0 IO Functioning bit
 (4 5)  (1730 277)  (1730 277)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (5 5)  (1731 277)  (1731 277)  routing T_33_17.span12_horz_4 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (10 5)  (1736 277)  (1736 277)  routing T_33_17.lc_trk_g0_7 <X> T_33_17.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 277)  (1737 277)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (14 5)  (1740 277)  (1740 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (15 5)  (1741 277)  (1741 277)  routing T_33_17.lc_trk_g1_4 <X> T_33_17.wire_gbuf/in
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (5 6)  (1731 278)  (1731 278)  routing T_33_17.span4_horz_39 <X> T_33_17.lc_trk_g0_7
 (6 6)  (1732 278)  (1732 278)  routing T_33_17.span4_horz_39 <X> T_33_17.lc_trk_g0_7
 (7 6)  (1733 278)  (1733 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 278)  (1734 278)  routing T_33_17.span4_horz_39 <X> T_33_17.lc_trk_g0_7
 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0

 (4 12)  (1730 284)  (1730 284)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (5 13)  (1731 285)  (1731 285)  routing T_33_17.span4_vert_b_12 <X> T_33_17.lc_trk_g1_4
 (7 13)  (1733 285)  (1733 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (14 13)  (1740 285)  (1740 285)  routing T_33_17.span4_vert_t_15 <X> T_33_17.span4_vert_b_3


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_6_16

 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0


LogicTile_9_16

 (0 2)  (438 258)  (438 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (1 2)  (439 258)  (439 258)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (440 258)  (440 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (459 258)  (459 258)  routing T_9_16.sp4_h_l_10 <X> T_9_16.lc_trk_g0_7
 (22 2)  (460 258)  (460 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (461 258)  (461 258)  routing T_9_16.sp4_h_l_10 <X> T_9_16.lc_trk_g0_7
 (24 2)  (462 258)  (462 258)  routing T_9_16.sp4_h_l_10 <X> T_9_16.lc_trk_g0_7
 (21 3)  (459 259)  (459 259)  routing T_9_16.sp4_h_l_10 <X> T_9_16.lc_trk_g0_7
 (0 4)  (438 260)  (438 260)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (439 260)  (439 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (439 261)  (439 261)  routing T_9_16.lc_trk_g2_2 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (31 8)  (469 264)  (469 264)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 264)  (470 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (474 264)  (474 264)  LC_4 Logic Functioning bit
 (37 8)  (475 264)  (475 264)  LC_4 Logic Functioning bit
 (38 8)  (476 264)  (476 264)  LC_4 Logic Functioning bit
 (39 8)  (477 264)  (477 264)  LC_4 Logic Functioning bit
 (45 8)  (483 264)  (483 264)  LC_4 Logic Functioning bit
 (51 8)  (489 264)  (489 264)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (460 265)  (460 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 265)  (461 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (24 9)  (462 265)  (462 265)  routing T_9_16.sp4_v_b_42 <X> T_9_16.lc_trk_g2_2
 (31 9)  (469 265)  (469 265)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_4/in_3
 (36 9)  (474 265)  (474 265)  LC_4 Logic Functioning bit
 (37 9)  (475 265)  (475 265)  LC_4 Logic Functioning bit
 (38 9)  (476 265)  (476 265)  LC_4 Logic Functioning bit
 (39 9)  (477 265)  (477 265)  LC_4 Logic Functioning bit
 (9 12)  (447 268)  (447 268)  routing T_9_16.sp4_v_t_47 <X> T_9_16.sp4_h_r_10
 (1 14)  (439 270)  (439 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_2 wire_logic_cluster/lc_7/s_r
 (0 15)  (438 271)  (438 271)  routing T_9_16.glb_netwk_2 <X> T_9_16.wire_logic_cluster/lc_7/s_r


LogicTile_10_16

 (22 1)  (514 257)  (514 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (21 2)  (513 258)  (513 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (515 258)  (515 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (26 2)  (518 258)  (518 258)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (519 258)  (519 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 258)  (520 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 258)  (521 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (522 258)  (522 258)  routing T_10_16.lc_trk_g3_5 <X> T_10_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (523 258)  (523 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 258)  (524 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (526 258)  (526 258)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 258)  (527 258)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.input_2_1
 (36 2)  (528 258)  (528 258)  LC_1 Logic Functioning bit
 (37 2)  (529 258)  (529 258)  LC_1 Logic Functioning bit
 (40 2)  (532 258)  (532 258)  LC_1 Logic Functioning bit
 (41 2)  (533 258)  (533 258)  LC_1 Logic Functioning bit
 (42 2)  (534 258)  (534 258)  LC_1 Logic Functioning bit
 (43 2)  (535 258)  (535 258)  LC_1 Logic Functioning bit
 (52 2)  (544 258)  (544 258)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (14 3)  (506 259)  (506 259)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g0_4
 (15 3)  (507 259)  (507 259)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g0_4
 (17 3)  (509 259)  (509 259)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (21 3)  (513 259)  (513 259)  routing T_10_16.sp4_h_l_10 <X> T_10_16.lc_trk_g0_7
 (26 3)  (518 259)  (518 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 259)  (520 259)  routing T_10_16.lc_trk_g2_7 <X> T_10_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 259)  (521 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 259)  (523 259)  routing T_10_16.lc_trk_g1_7 <X> T_10_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (524 259)  (524 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (526 259)  (526 259)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.input_2_1
 (36 3)  (528 259)  (528 259)  LC_1 Logic Functioning bit
 (37 3)  (529 259)  (529 259)  LC_1 Logic Functioning bit
 (38 3)  (530 259)  (530 259)  LC_1 Logic Functioning bit
 (40 3)  (532 259)  (532 259)  LC_1 Logic Functioning bit
 (41 3)  (533 259)  (533 259)  LC_1 Logic Functioning bit
 (42 3)  (534 259)  (534 259)  LC_1 Logic Functioning bit
 (43 3)  (535 259)  (535 259)  LC_1 Logic Functioning bit
 (26 4)  (518 260)  (518 260)  routing T_10_16.lc_trk_g0_4 <X> T_10_16.wire_logic_cluster/lc_2/in_0
 (36 4)  (528 260)  (528 260)  LC_2 Logic Functioning bit
 (37 4)  (529 260)  (529 260)  LC_2 Logic Functioning bit
 (39 4)  (531 260)  (531 260)  LC_2 Logic Functioning bit
 (40 4)  (532 260)  (532 260)  LC_2 Logic Functioning bit
 (42 4)  (534 260)  (534 260)  LC_2 Logic Functioning bit
 (43 4)  (535 260)  (535 260)  LC_2 Logic Functioning bit
 (50 4)  (542 260)  (542 260)  Cascade bit: LH_LC02_inmux02_5

 (29 5)  (521 261)  (521 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (528 261)  (528 261)  LC_2 Logic Functioning bit
 (37 5)  (529 261)  (529 261)  LC_2 Logic Functioning bit
 (38 5)  (530 261)  (530 261)  LC_2 Logic Functioning bit
 (41 5)  (533 261)  (533 261)  LC_2 Logic Functioning bit
 (42 5)  (534 261)  (534 261)  LC_2 Logic Functioning bit
 (43 5)  (535 261)  (535 261)  LC_2 Logic Functioning bit
 (14 6)  (506 262)  (506 262)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g1_4
 (22 6)  (514 262)  (514 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 262)  (516 262)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g1_7
 (26 6)  (518 262)  (518 262)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 262)  (519 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 262)  (520 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 262)  (521 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 262)  (522 262)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (524 262)  (524 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (38 6)  (530 262)  (530 262)  LC_3 Logic Functioning bit
 (41 6)  (533 262)  (533 262)  LC_3 Logic Functioning bit
 (43 6)  (535 262)  (535 262)  LC_3 Logic Functioning bit
 (50 6)  (542 262)  (542 262)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (507 263)  (507 263)  routing T_10_16.lft_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (513 263)  (513 263)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g1_7
 (26 7)  (518 263)  (518 263)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 263)  (521 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 263)  (522 263)  routing T_10_16.lc_trk_g3_7 <X> T_10_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (523 263)  (523 263)  routing T_10_16.lc_trk_g0_2 <X> T_10_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 263)  (528 263)  LC_3 Logic Functioning bit
 (37 7)  (529 263)  (529 263)  LC_3 Logic Functioning bit
 (39 7)  (531 263)  (531 263)  LC_3 Logic Functioning bit
 (40 7)  (532 263)  (532 263)  LC_3 Logic Functioning bit
 (42 7)  (534 263)  (534 263)  LC_3 Logic Functioning bit
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 264)  (520 264)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 264)  (525 264)  routing T_10_16.lc_trk_g2_5 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 264)  (528 264)  LC_4 Logic Functioning bit
 (38 8)  (530 264)  (530 264)  LC_4 Logic Functioning bit
 (43 8)  (535 264)  (535 264)  LC_4 Logic Functioning bit
 (50 8)  (542 264)  (542 264)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (544 264)  (544 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (506 265)  (506 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (15 9)  (507 265)  (507 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (16 9)  (508 265)  (508 265)  routing T_10_16.sp4_h_r_24 <X> T_10_16.lc_trk_g2_0
 (17 9)  (509 265)  (509 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (28 9)  (520 265)  (520 265)  routing T_10_16.lc_trk_g2_0 <X> T_10_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 265)  (521 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 265)  (522 265)  routing T_10_16.lc_trk_g3_2 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (36 9)  (528 265)  (528 265)  LC_4 Logic Functioning bit
 (37 9)  (529 265)  (529 265)  LC_4 Logic Functioning bit
 (38 9)  (530 265)  (530 265)  LC_4 Logic Functioning bit
 (15 10)  (507 266)  (507 266)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g2_5
 (16 10)  (508 266)  (508 266)  routing T_10_16.sp4_v_t_32 <X> T_10_16.lc_trk_g2_5
 (17 10)  (509 266)  (509 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (514 266)  (514 266)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (516 266)  (516 266)  routing T_10_16.tnr_op_7 <X> T_10_16.lc_trk_g2_7
 (25 12)  (517 268)  (517 268)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g3_2
 (22 13)  (514 269)  (514 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (515 269)  (515 269)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g3_2
 (25 13)  (517 269)  (517 269)  routing T_10_16.sp4_v_t_23 <X> T_10_16.lc_trk_g3_2
 (15 14)  (507 270)  (507 270)  routing T_10_16.tnr_op_5 <X> T_10_16.lc_trk_g3_5
 (17 14)  (509 270)  (509 270)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (21 14)  (513 270)  (513 270)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g3_7
 (22 14)  (514 270)  (514 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (515 270)  (515 270)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g3_7
 (21 15)  (513 271)  (513 271)  routing T_10_16.sp4_v_t_26 <X> T_10_16.lc_trk_g3_7


LogicTile_11_16

 (15 0)  (561 256)  (561 256)  routing T_11_16.lft_op_1 <X> T_11_16.lc_trk_g0_1
 (17 0)  (563 256)  (563 256)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (564 256)  (564 256)  routing T_11_16.lft_op_1 <X> T_11_16.lc_trk_g0_1
 (29 4)  (575 260)  (575 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 260)  (577 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 260)  (578 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 260)  (579 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 260)  (580 260)  routing T_11_16.lc_trk_g3_4 <X> T_11_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 260)  (582 260)  LC_2 Logic Functioning bit
 (38 4)  (584 260)  (584 260)  LC_2 Logic Functioning bit
 (40 4)  (586 260)  (586 260)  LC_2 Logic Functioning bit
 (41 4)  (587 260)  (587 260)  LC_2 Logic Functioning bit
 (42 4)  (588 260)  (588 260)  LC_2 Logic Functioning bit
 (43 4)  (589 260)  (589 260)  LC_2 Logic Functioning bit
 (36 5)  (582 261)  (582 261)  LC_2 Logic Functioning bit
 (38 5)  (584 261)  (584 261)  LC_2 Logic Functioning bit
 (40 5)  (586 261)  (586 261)  LC_2 Logic Functioning bit
 (41 5)  (587 261)  (587 261)  LC_2 Logic Functioning bit
 (42 5)  (588 261)  (588 261)  LC_2 Logic Functioning bit
 (43 5)  (589 261)  (589 261)  LC_2 Logic Functioning bit
 (53 5)  (599 261)  (599 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 15)  (560 271)  (560 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (15 15)  (561 271)  (561 271)  routing T_11_16.tnl_op_4 <X> T_11_16.lc_trk_g3_4
 (17 15)  (563 271)  (563 271)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_12_16

 (5 2)  (605 258)  (605 258)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37
 (4 3)  (604 259)  (604 259)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37
 (6 3)  (606 259)  (606 259)  routing T_12_16.sp4_v_t_43 <X> T_12_16.sp4_h_l_37
 (3 8)  (603 264)  (603 264)  routing T_12_16.sp12_v_t_22 <X> T_12_16.sp12_v_b_1
 (8 14)  (608 270)  (608 270)  routing T_12_16.sp4_v_t_47 <X> T_12_16.sp4_h_l_47
 (9 14)  (609 270)  (609 270)  routing T_12_16.sp4_v_t_47 <X> T_12_16.sp4_h_l_47


LogicTile_18_16

 (3 7)  (931 263)  (931 263)  routing T_18_16.sp12_h_l_23 <X> T_18_16.sp12_v_t_23


LogicTile_22_16

 (13 5)  (1157 261)  (1157 261)  routing T_22_16.sp4_v_t_37 <X> T_22_16.sp4_h_r_5


LogicTile_23_16

 (26 0)  (1224 256)  (1224 256)  routing T_23_16.lc_trk_g0_4 <X> T_23_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (1225 256)  (1225 256)  routing T_23_16.lc_trk_g1_0 <X> T_23_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 256)  (1227 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1229 256)  (1229 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (1230 256)  (1230 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 256)  (1231 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (1232 256)  (1232 256)  routing T_23_16.lc_trk_g3_4 <X> T_23_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (1238 256)  (1238 256)  LC_0 Logic Functioning bit
 (48 0)  (1246 256)  (1246 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (51 0)  (1249 256)  (1249 256)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (29 1)  (1227 257)  (1227 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (1230 257)  (1230 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (1231 257)  (1231 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.input_2_0
 (35 1)  (1233 257)  (1233 257)  routing T_23_16.lc_trk_g2_2 <X> T_23_16.input_2_0
 (14 2)  (1212 258)  (1212 258)  routing T_23_16.sp4_v_t_1 <X> T_23_16.lc_trk_g0_4
 (14 3)  (1212 259)  (1212 259)  routing T_23_16.sp4_v_t_1 <X> T_23_16.lc_trk_g0_4
 (16 3)  (1214 259)  (1214 259)  routing T_23_16.sp4_v_t_1 <X> T_23_16.lc_trk_g0_4
 (17 3)  (1215 259)  (1215 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (14 4)  (1212 260)  (1212 260)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (14 5)  (1212 261)  (1212 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (15 5)  (1213 261)  (1213 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (16 5)  (1214 261)  (1214 261)  routing T_23_16.sp4_h_l_5 <X> T_23_16.lc_trk_g1_0
 (17 5)  (1215 261)  (1215 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 9)  (1220 265)  (1220 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (1223 265)  (1223 265)  routing T_23_16.sp4_r_v_b_34 <X> T_23_16.lc_trk_g2_2
 (14 15)  (1212 271)  (1212 271)  routing T_23_16.sp12_v_b_20 <X> T_23_16.lc_trk_g3_4
 (16 15)  (1214 271)  (1214 271)  routing T_23_16.sp12_v_b_20 <X> T_23_16.lc_trk_g3_4
 (17 15)  (1215 271)  (1215 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_24_16

 (22 3)  (1274 259)  (1274 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 259)  (1277 259)  routing T_24_16.sp4_r_v_b_30 <X> T_24_16.lc_trk_g0_6
 (26 4)  (1278 260)  (1278 260)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (28 4)  (1280 260)  (1280 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 260)  (1281 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (1282 260)  (1282 260)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 260)  (1284 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 260)  (1285 260)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 260)  (1286 260)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_2/in_3
 (41 4)  (1293 260)  (1293 260)  LC_2 Logic Functioning bit
 (52 4)  (1304 260)  (1304 260)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (17 5)  (1269 261)  (1269 261)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (26 5)  (1278 261)  (1278 261)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 261)  (1281 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (1284 261)  (1284 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (1285 261)  (1285 261)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_2
 (35 5)  (1287 261)  (1287 261)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_2
 (25 8)  (1277 264)  (1277 264)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (26 8)  (1278 264)  (1278 264)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (28 8)  (1280 264)  (1280 264)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 264)  (1281 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 264)  (1282 264)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 264)  (1284 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 264)  (1285 264)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 264)  (1286 264)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_4/in_3
 (52 8)  (1304 264)  (1304 264)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (1274 265)  (1274 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (1275 265)  (1275 265)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (25 9)  (1277 265)  (1277 265)  routing T_24_16.sp4_v_t_23 <X> T_24_16.lc_trk_g2_2
 (26 9)  (1278 265)  (1278 265)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 265)  (1281 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (1284 265)  (1284 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (1285 265)  (1285 265)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_4
 (35 9)  (1287 265)  (1287 265)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.input_2_4
 (41 9)  (1293 265)  (1293 265)  LC_4 Logic Functioning bit
 (52 9)  (1304 265)  (1304 265)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (1267 266)  (1267 266)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (16 10)  (1268 266)  (1268 266)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (17 10)  (1269 266)  (1269 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (1273 266)  (1273 266)  routing T_24_16.sp4_h_r_39 <X> T_24_16.lc_trk_g2_7
 (22 10)  (1274 266)  (1274 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (1275 266)  (1275 266)  routing T_24_16.sp4_h_r_39 <X> T_24_16.lc_trk_g2_7
 (24 10)  (1276 266)  (1276 266)  routing T_24_16.sp4_h_r_39 <X> T_24_16.lc_trk_g2_7
 (28 10)  (1280 266)  (1280 266)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 266)  (1281 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 266)  (1283 266)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 266)  (1284 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 266)  (1287 266)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.input_2_5
 (39 10)  (1291 266)  (1291 266)  LC_5 Logic Functioning bit
 (18 11)  (1270 267)  (1270 267)  routing T_24_16.sp4_h_l_16 <X> T_24_16.lc_trk_g2_5
 (27 11)  (1279 267)  (1279 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 267)  (1280 267)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 267)  (1281 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 267)  (1282 267)  routing T_24_16.lc_trk_g2_2 <X> T_24_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 267)  (1283 267)  routing T_24_16.lc_trk_g0_6 <X> T_24_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 267)  (1284 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (1285 267)  (1285 267)  routing T_24_16.lc_trk_g2_5 <X> T_24_16.input_2_5
 (52 11)  (1304 267)  (1304 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (14 12)  (1266 268)  (1266 268)  routing T_24_16.sp4_v_b_24 <X> T_24_16.lc_trk_g3_0
 (22 12)  (1274 268)  (1274 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (1275 268)  (1275 268)  routing T_24_16.sp4_v_t_30 <X> T_24_16.lc_trk_g3_3
 (24 12)  (1276 268)  (1276 268)  routing T_24_16.sp4_v_t_30 <X> T_24_16.lc_trk_g3_3
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 268)  (1282 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 268)  (1286 268)  routing T_24_16.lc_trk_g1_0 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (51 12)  (1303 268)  (1303 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (16 13)  (1268 269)  (1268 269)  routing T_24_16.sp4_v_b_24 <X> T_24_16.lc_trk_g3_0
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (26 13)  (1278 269)  (1278 269)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 269)  (1279 269)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g3_3 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 269)  (1282 269)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (36 13)  (1288 269)  (1288 269)  LC_6 Logic Functioning bit
 (38 13)  (1290 269)  (1290 269)  LC_6 Logic Functioning bit


RAM_Tile_25_16

 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (25 0)  (1331 256)  (1331 256)  routing T_25_16.lft_op_2 <X> T_25_16.lc_trk_g0_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 257)  (1328 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (1330 257)  (1330 257)  routing T_25_16.lft_op_2 <X> T_25_16.lc_trk_g0_2
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (12 2)  (1318 258)  (1318 258)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_h_l_39
 (19 2)  (1325 258)  (1325 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (22 2)  (1328 258)  (1328 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 258)  (1329 258)  routing T_25_16.sp4_v_t_10 <X> T_25_16.lc_trk_g0_7
 (24 2)  (1330 258)  (1330 258)  routing T_25_16.sp4_v_t_10 <X> T_25_16.lc_trk_g0_7
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (11 3)  (1317 259)  (1317 259)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_h_l_39
 (13 3)  (1319 259)  (1319 259)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_h_l_39
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g0_2 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_v_b_4
 (13 5)  (1319 261)  (1319 261)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_h_r_5
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (15 6)  (1321 262)  (1321 262)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (16 6)  (1322 262)  (1322 262)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (17 6)  (1323 262)  (1323 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (18 7)  (1324 263)  (1324 263)  routing T_25_16.sp4_h_r_5 <X> T_25_16.lc_trk_g1_5
 (11 8)  (1317 264)  (1317 264)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_v_b_8
 (13 8)  (1319 264)  (1319 264)  routing T_25_16.sp4_v_t_37 <X> T_25_16.sp4_v_b_8
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g0_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (41 8)  (1347 264)  (1347 264)  Enable bit of Mux _out_links/OutMuxb_4 => wire_bram/ram/RDATA_3 sp4_r_v_b_41
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g0_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/WE
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g1_5 <X> T_25_16.wire_bram/ram/WE


LogicTile_30_16

 (9 12)  (1573 268)  (1573 268)  routing T_30_16.sp4_v_t_47 <X> T_30_16.sp4_h_r_10


IO_Tile_33_16

 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (4 10)  (1730 266)  (1730 266)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (10 10)  (1736 266)  (1736 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 266)  (1737 266)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 266)  (1738 266)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (5 11)  (1731 267)  (1731 267)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (6 11)  (1732 267)  (1732 267)  routing T_33_16.span4_horz_34 <X> T_33_16.lc_trk_g1_2
 (7 11)  (1733 267)  (1733 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_34 lc_trk_g1_2
 (10 11)  (1736 267)  (1736 267)  routing T_33_16.lc_trk_g1_7 <X> T_33_16.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 267)  (1737 267)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 267)  (1738 267)  routing T_33_16.lc_trk_g1_2 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (5 14)  (1731 270)  (1731 270)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7
 (7 14)  (1733 270)  (1733 270)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 270)  (1743 270)  IOB_1 IO Functioning bit
 (8 15)  (1734 271)  (1734 271)  routing T_33_16.span4_vert_b_7 <X> T_33_16.lc_trk_g1_7


LogicTile_5_15

 (3 8)  (237 248)  (237 248)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1
 (3 9)  (237 249)  (237 249)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1


LogicTile_17_15

 (3 10)  (877 250)  (877 250)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_l_22


RAM_Tile_25_15

 (19 0)  (1325 240)  (1325 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 243)  (1315 243)  routing T_25_15.sp4_v_b_1 <X> T_25_15.sp4_v_t_36
 (13 6)  (1319 246)  (1319 246)  routing T_25_15.sp4_v_b_5 <X> T_25_15.sp4_v_t_40
 (15 6)  (1321 246)  (1321 246)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g1_5
 (16 6)  (1322 246)  (1322 246)  routing T_25_15.sp4_v_t_8 <X> T_25_15.lc_trk_g1_5
 (17 6)  (1323 246)  (1323 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (27 8)  (1333 248)  (1333 248)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_2 wire_bram/ram/WDATA_11
 (39 8)  (1345 248)  (1345 248)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 249)  (1336 249)  routing T_25_15.lc_trk_g3_2 <X> T_25_15.wire_bram/ram/WDATA_11
 (22 13)  (1328 253)  (1328 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_31 lc_trk_g3_2
 (23 13)  (1329 253)  (1329 253)  routing T_25_15.sp4_v_t_31 <X> T_25_15.lc_trk_g3_2
 (24 13)  (1330 253)  (1330 253)  routing T_25_15.sp4_v_t_31 <X> T_25_15.lc_trk_g3_2
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 255)  (1306 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g1_5 <X> T_25_15.wire_bram/ram/RE


LogicTile_23_14

 (9 5)  (1207 229)  (1207 229)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_v_b_4
 (4 13)  (1202 237)  (1202 237)  routing T_23_14.sp4_v_t_41 <X> T_23_14.sp4_h_r_9


LogicTile_24_14

 (3 4)  (1255 228)  (1255 228)  routing T_24_14.sp12_v_t_23 <X> T_24_14.sp12_h_r_0


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (21 4)  (1327 228)  (1327 228)  routing T_25_14.sp12_h_l_0 <X> T_25_14.lc_trk_g1_3
 (22 4)  (1328 228)  (1328 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 228)  (1330 228)  routing T_25_14.sp12_h_l_0 <X> T_25_14.lc_trk_g1_3
 (0 5)  (1306 229)  (1306 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g1_3 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (21 5)  (1327 229)  (1327 229)  routing T_25_14.sp12_h_l_0 <X> T_25_14.lc_trk_g1_3
 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (15 8)  (1321 232)  (1321 232)  routing T_25_14.sp4_h_l_20 <X> T_25_14.lc_trk_g2_1
 (16 8)  (1322 232)  (1322 232)  routing T_25_14.sp4_h_l_20 <X> T_25_14.lc_trk_g2_1
 (17 8)  (1323 232)  (1323 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 232)  (1324 232)  routing T_25_14.sp4_h_l_20 <X> T_25_14.lc_trk_g2_1
 (28 8)  (1334 232)  (1334 232)  routing T_25_14.lc_trk_g2_1 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (36 9)  (1342 233)  (1342 233)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_3 sp4_h_r_8
 (13 10)  (1319 234)  (1319 234)  routing T_25_14.sp4_h_r_8 <X> T_25_14.sp4_v_t_45
 (14 10)  (1320 234)  (1320 234)  routing T_25_14.sp4_v_b_28 <X> T_25_14.lc_trk_g2_4
 (12 11)  (1318 235)  (1318 235)  routing T_25_14.sp4_h_r_8 <X> T_25_14.sp4_v_t_45
 (16 11)  (1322 235)  (1322 235)  routing T_25_14.sp4_v_b_28 <X> T_25_14.lc_trk_g2_4
 (17 11)  (1323 235)  (1323 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (8 13)  (1314 237)  (1314 237)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_v_b_10
 (10 13)  (1316 237)  (1316 237)  routing T_25_14.sp4_v_t_42 <X> T_25_14.sp4_v_b_10
 (0 14)  (1306 238)  (1306 238)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (11 14)  (1317 238)  (1317 238)  routing T_25_14.sp4_v_b_8 <X> T_25_14.sp4_v_t_46
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g2_4 <X> T_25_14.wire_bram/ram/WE
 (12 15)  (1318 239)  (1318 239)  routing T_25_14.sp4_v_b_8 <X> T_25_14.sp4_v_t_46


LogicTile_5_13

 (3 0)  (237 208)  (237 208)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_v_b_0


LogicTile_22_13

 (9 12)  (1153 220)  (1153 220)  routing T_22_13.sp4_v_t_47 <X> T_22_13.sp4_h_r_10


LogicTile_23_13

 (6 6)  (1204 214)  (1204 214)  routing T_23_13.sp4_v_b_0 <X> T_23_13.sp4_v_t_38
 (5 7)  (1203 215)  (1203 215)  routing T_23_13.sp4_v_b_0 <X> T_23_13.sp4_v_t_38
 (4 10)  (1202 218)  (1202 218)  routing T_23_13.sp4_h_r_0 <X> T_23_13.sp4_v_t_43
 (6 10)  (1204 218)  (1204 218)  routing T_23_13.sp4_h_r_0 <X> T_23_13.sp4_v_t_43
 (5 11)  (1203 219)  (1203 219)  routing T_23_13.sp4_h_r_0 <X> T_23_13.sp4_v_t_43


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 211)  (1315 211)  routing T_25_13.sp4_v_b_1 <X> T_25_13.sp4_v_t_36
 (6 6)  (1312 214)  (1312 214)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_38
 (13 6)  (1319 214)  (1319 214)  routing T_25_13.sp4_v_b_5 <X> T_25_13.sp4_v_t_40
 (5 7)  (1311 215)  (1311 215)  routing T_25_13.sp4_v_b_0 <X> T_25_13.sp4_v_t_38
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (37 9)  (1343 217)  (1343 217)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (21 10)  (1327 218)  (1327 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_47 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (21 11)  (1327 219)  (1327 219)  routing T_25_13.sp4_h_r_47 <X> T_25_13.lc_trk_g2_7
 (9 13)  (1315 221)  (1315 221)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_v_b_10
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_v_b_45 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_v_b_45 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE


LogicTile_32_13

 (4 6)  (1676 214)  (1676 214)  routing T_32_13.sp4_v_b_7 <X> T_32_13.sp4_v_t_38
 (6 6)  (1678 214)  (1678 214)  routing T_32_13.sp4_v_b_7 <X> T_32_13.sp4_v_t_38


IO_Tile_33_13

 (14 13)  (1740 221)  (1740 221)  routing T_33_13.span4_vert_t_15 <X> T_33_13.span4_vert_b_3


LogicTile_23_12

 (6 4)  (1204 196)  (1204 196)  routing T_23_12.sp4_v_t_37 <X> T_23_12.sp4_v_b_3
 (5 5)  (1203 197)  (1203 197)  routing T_23_12.sp4_v_t_37 <X> T_23_12.sp4_v_b_3


RAM_Tile_25_12

 (6 0)  (1312 192)  (1312 192)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_0
 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 192)  (1317 192)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_v_b_2
 (5 1)  (1311 193)  (1311 193)  routing T_25_12.sp4_v_t_44 <X> T_25_12.sp4_v_b_0
 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 193)  (1318 193)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_v_b_2
 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 194)  (1328 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 194)  (1329 194)  routing T_25_12.sp4_v_t_10 <X> T_25_12.lc_trk_g0_7
 (24 2)  (1330 194)  (1330 194)  routing T_25_12.sp4_v_t_10 <X> T_25_12.lc_trk_g0_7
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 195)  (1320 195)  routing T_25_12.sp4_h_r_4 <X> T_25_12.lc_trk_g0_4
 (15 3)  (1321 195)  (1321 195)  routing T_25_12.sp4_h_r_4 <X> T_25_12.lc_trk_g0_4
 (16 3)  (1322 195)  (1322 195)  routing T_25_12.sp4_h_r_4 <X> T_25_12.lc_trk_g0_4
 (17 3)  (1323 195)  (1323 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (9 4)  (1315 196)  (1315 196)  routing T_25_12.sp4_v_t_41 <X> T_25_12.sp4_h_r_4
 (21 4)  (1327 196)  (1327 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (22 4)  (1328 196)  (1328 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1329 196)  (1329 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (24 4)  (1330 196)  (1330 196)  routing T_25_12.sp4_h_r_11 <X> T_25_12.lc_trk_g1_3
 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g1_3 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 197)  (1315 197)  routing T_25_12.sp4_v_t_41 <X> T_25_12.sp4_v_b_4
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (13 8)  (1319 200)  (1319 200)  routing T_25_12.sp4_v_t_45 <X> T_25_12.sp4_v_b_8
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (12 12)  (1318 204)  (1318 204)  routing T_25_12.sp4_v_t_46 <X> T_25_12.sp4_h_r_11
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g0_4 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (6 0)  (11 176)  (11 176)  routing T_0_11.span12_horz_17 <X> T_0_11.lc_trk_g0_1
 (7 0)  (10 176)  (10 176)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 177)  (9 177)  routing T_0_11.span12_horz_17 <X> T_0_11.lc_trk_g0_1
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_4_11

 (3 10)  (183 186)  (183 186)  routing T_4_11.sp12_v_t_22 <X> T_4_11.sp12_h_l_22


LogicTile_24_11

 (3 6)  (1255 182)  (1255 182)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23
 (3 7)  (1255 183)  (1255 183)  routing T_24_11.sp12_h_r_0 <X> T_24_11.sp12_v_t_23


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 179)  (1315 179)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_36
 (10 3)  (1316 179)  (1316 179)  routing T_25_11.sp4_v_b_5 <X> T_25_11.sp4_v_t_36
 (15 6)  (1321 182)  (1321 182)  routing T_25_11.sp4_v_t_8 <X> T_25_11.lc_trk_g1_5
 (16 6)  (1322 182)  (1322 182)  routing T_25_11.sp4_v_t_8 <X> T_25_11.lc_trk_g1_5
 (17 6)  (1323 182)  (1323 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 184)  (1336 184)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (38 8)  (1344 184)  (1344 184)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (30 9)  (1336 185)  (1336 185)  routing T_25_11.lc_trk_g2_7 <X> T_25_11.wire_bram/ram/WDATA_11
 (22 10)  (1328 186)  (1328 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_34 lc_trk_g2_7
 (23 10)  (1329 186)  (1329 186)  routing T_25_11.sp4_v_t_34 <X> T_25_11.lc_trk_g2_7
 (24 10)  (1330 186)  (1330 186)  routing T_25_11.sp4_v_t_34 <X> T_25_11.lc_trk_g2_7
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE


IO_Tile_33_11

 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (17 5)  (1743 181)  (1743 181)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_23_10

 (8 9)  (1206 169)  (1206 169)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_v_b_7
 (10 9)  (1208 169)  (1208 169)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_v_b_7
 (4 13)  (1202 173)  (1202 173)  routing T_23_10.sp4_v_t_41 <X> T_23_10.sp4_h_r_9


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g2_2 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (4 8)  (1310 168)  (1310 168)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_6
 (6 8)  (1312 168)  (1312 168)  routing T_25_10.sp4_v_t_47 <X> T_25_10.sp4_v_b_6
 (15 8)  (1321 168)  (1321 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (16 8)  (1322 168)  (1322 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (17 8)  (1323 168)  (1323 168)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_20 lc_trk_g2_1
 (18 8)  (1324 168)  (1324 168)  routing T_25_10.sp4_h_l_20 <X> T_25_10.lc_trk_g2_1
 (25 8)  (1331 168)  (1331 168)  routing T_25_10.sp4_v_b_26 <X> T_25_10.lc_trk_g2_2
 (28 8)  (1334 168)  (1334 168)  routing T_25_10.lc_trk_g2_1 <X> T_25_10.wire_bram/ram/WDATA_3
 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (39 8)  (1345 168)  (1345 168)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 169)  (1328 169)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 169)  (1329 169)  routing T_25_10.sp4_v_b_26 <X> T_25_10.lc_trk_g2_2
 (11 10)  (1317 170)  (1317 170)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_v_t_45
 (14 10)  (1320 170)  (1320 170)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g2_4
 (12 11)  (1318 171)  (1318 171)  routing T_25_10.sp4_v_b_5 <X> T_25_10.sp4_v_t_45
 (16 11)  (1322 171)  (1322 171)  routing T_25_10.sp4_v_b_28 <X> T_25_10.lc_trk_g2_4
 (17 11)  (1323 171)  (1323 171)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g2_4 <X> T_25_10.wire_bram/ram/WE


LogicTile_26_10

 (3 6)  (1351 166)  (1351 166)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23
 (3 7)  (1351 167)  (1351 167)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_v_t_23


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (19 9)  (253 153)  (253 153)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9

 (7 11)  (445 155)  (445 155)  Column buffer control bit: LH_colbuf_cntl_2

 (7 15)  (445 159)  (445 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9

 (3 0)  (1201 144)  (1201 144)  routing T_23_9.sp12_v_t_23 <X> T_23_9.sp12_v_b_0
 (4 2)  (1202 146)  (1202 146)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_37
 (5 3)  (1203 147)  (1203 147)  routing T_23_9.sp4_h_r_0 <X> T_23_9.sp4_v_t_37
 (3 4)  (1201 148)  (1201 148)  routing T_23_9.sp12_v_t_23 <X> T_23_9.sp12_h_r_0


LogicTile_24_9



RAM_Tile_25_9

 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (8 1)  (1314 145)  (1314 145)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_1
 (10 1)  (1316 145)  (1316 145)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_v_b_1
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 147)  (1315 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (10 3)  (1316 147)  (1316 147)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_36
 (3 6)  (1309 150)  (1309 150)  routing T_25_9.sp12_v_b_0 <X> T_25_9.sp12_v_t_23
 (14 6)  (1320 150)  (1320 150)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g1_4
 (14 7)  (1320 151)  (1320 151)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g1_4
 (15 7)  (1321 151)  (1321 151)  routing T_25_9.sp12_h_l_3 <X> T_25_9.lc_trk_g1_4
 (17 7)  (1323 151)  (1323 151)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 8)  (1333 152)  (1333 152)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.wire_bram/ram/WDATA_11
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 152)  (1336 152)  routing T_25_9.lc_trk_g1_4 <X> T_25_9.wire_bram/ram/WDATA_11
 (37 9)  (1343 153)  (1343 153)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 158)  (1321 158)  routing T_25_9.sp4_v_b_45 <X> T_25_9.lc_trk_g3_5
 (16 14)  (1322 158)  (1322 158)  routing T_25_9.sp4_v_b_45 <X> T_25_9.lc_trk_g3_5
 (17 14)  (1323 158)  (1323 158)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 159)  (1306 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g3_5 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9

 (19 11)  (1583 155)  (1583 155)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_31_9



LogicTile_32_9

 (8 11)  (1680 155)  (1680 155)  routing T_32_9.sp4_v_b_4 <X> T_32_9.sp4_v_t_42
 (10 11)  (1682 155)  (1682 155)  routing T_32_9.sp4_v_b_4 <X> T_32_9.sp4_v_t_42


IO_Tile_33_9

 (14 13)  (1740 157)  (1740 157)  routing T_33_9.span4_vert_t_15 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (11 12)  (1209 140)  (1209 140)  routing T_23_8.sp4_v_t_38 <X> T_23_8.sp4_v_b_11
 (13 12)  (1211 140)  (1211 140)  routing T_23_8.sp4_v_t_38 <X> T_23_8.sp4_v_b_11


LogicTile_24_8

 (3 4)  (1255 132)  (1255 132)  routing T_24_8.sp12_v_t_23 <X> T_24_8.sp12_h_r_0


RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 131)  (1320 131)  routing T_25_8.sp4_h_r_4 <X> T_25_8.lc_trk_g0_4
 (15 3)  (1321 131)  (1321 131)  routing T_25_8.sp4_h_r_4 <X> T_25_8.lc_trk_g0_4
 (16 3)  (1322 131)  (1322 131)  routing T_25_8.sp4_h_r_4 <X> T_25_8.lc_trk_g0_4
 (17 3)  (1323 131)  (1323 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (6 4)  (1312 132)  (1312 132)  routing T_25_8.sp4_v_t_37 <X> T_25_8.sp4_v_b_3
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (9 4)  (1315 132)  (1315 132)  routing T_25_8.sp4_v_t_41 <X> T_25_8.sp4_h_r_4
 (21 4)  (1327 132)  (1327 132)  routing T_25_8.sp12_h_l_0 <X> T_25_8.lc_trk_g1_3
 (22 4)  (1328 132)  (1328 132)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_0 lc_trk_g1_3
 (24 4)  (1330 132)  (1330 132)  routing T_25_8.sp12_h_l_0 <X> T_25_8.lc_trk_g1_3
 (0 5)  (1306 133)  (1306 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g1_3 <X> T_25_8.wire_bram/ram/WCLKE
 (5 5)  (1311 133)  (1311 133)  routing T_25_8.sp4_v_t_37 <X> T_25_8.sp4_v_b_3
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 133)  (1315 133)  routing T_25_8.sp4_v_t_45 <X> T_25_8.sp4_v_b_4
 (10 5)  (1316 133)  (1316 133)  routing T_25_8.sp4_v_t_45 <X> T_25_8.sp4_v_b_4
 (21 5)  (1327 133)  (1327 133)  routing T_25_8.sp12_h_l_0 <X> T_25_8.lc_trk_g1_3
 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 6)  (1320 134)  (1320 134)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g1_4
 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (14 7)  (1320 135)  (1320 135)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g1_4
 (16 7)  (1322 135)  (1322 135)  routing T_25_8.sp4_v_t_1 <X> T_25_8.lc_trk_g1_4
 (17 7)  (1323 135)  (1323 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (13 8)  (1319 136)  (1319 136)  routing T_25_8.sp4_v_t_45 <X> T_25_8.sp4_v_b_8
 (27 8)  (1333 136)  (1333 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 136)  (1336 136)  routing T_25_8.lc_trk_g1_4 <X> T_25_8.wire_bram/ram/WDATA_3
 (39 8)  (1345 136)  (1345 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g0_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (19 11)  (1583 139)  (1583 139)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_5_7

 (19 9)  (253 121)  (253 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 118)  (1309 118)  routing T_25_7.sp12_v_b_0 <X> T_25_7.sp12_v_t_23
 (15 6)  (1321 118)  (1321 118)  routing T_25_7.sp4_v_t_8 <X> T_25_7.lc_trk_g1_5
 (16 6)  (1322 118)  (1322 118)  routing T_25_7.sp4_v_t_8 <X> T_25_7.lc_trk_g1_5
 (17 6)  (1323 118)  (1323 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_t_8 lc_trk_g1_5
 (22 8)  (1328 120)  (1328 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 120)  (1329 120)  routing T_25_7.sp4_v_b_43 <X> T_25_7.lc_trk_g2_3
 (24 8)  (1330 120)  (1330 120)  routing T_25_7.sp4_v_b_43 <X> T_25_7.lc_trk_g2_3
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (39 8)  (1345 120)  (1345 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 121)  (1336 121)  routing T_25_7.lc_trk_g2_3 <X> T_25_7.wire_bram/ram/WDATA_11
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (12 5)  (5 101)  (5 101)  routing T_0_6.lc_trk_g1_3 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (5 10)  (12 106)  (12 106)  routing T_0_6.span4_horz_43 <X> T_0_6.lc_trk_g1_3
 (6 10)  (11 106)  (11 106)  routing T_0_6.span4_horz_43 <X> T_0_6.lc_trk_g1_3
 (7 10)  (10 106)  (10 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (9 106)  (9 106)  routing T_0_6.span4_horz_43 <X> T_0_6.lc_trk_g1_3
 (8 11)  (9 107)  (9 107)  routing T_0_6.span4_horz_43 <X> T_0_6.lc_trk_g1_3


LogicTile_1_6

 (5 10)  (23 106)  (23 106)  routing T_1_6.sp4_h_r_3 <X> T_1_6.sp4_h_l_43
 (4 11)  (22 107)  (22 107)  routing T_1_6.sp4_h_r_3 <X> T_1_6.sp4_h_l_43


LogicTile_5_6

 (5 6)  (239 102)  (239 102)  routing T_5_6.sp4_v_t_44 <X> T_5_6.sp4_h_l_38
 (4 7)  (238 103)  (238 103)  routing T_5_6.sp4_v_t_44 <X> T_5_6.sp4_h_l_38
 (6 7)  (240 103)  (240 103)  routing T_5_6.sp4_v_t_44 <X> T_5_6.sp4_h_l_38


LogicTile_12_6

 (19 11)  (619 107)  (619 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_23_6

 (4 4)  (1202 100)  (1202 100)  routing T_23_6.sp4_v_t_42 <X> T_23_6.sp4_v_b_3
 (6 4)  (1204 100)  (1204 100)  routing T_23_6.sp4_v_t_42 <X> T_23_6.sp4_v_b_3
 (9 8)  (1207 104)  (1207 104)  routing T_23_6.sp4_v_t_42 <X> T_23_6.sp4_h_r_7


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 100)  (1306 100)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (1306 101)  (1306 101)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g3_3 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (4 8)  (1310 104)  (1310 104)  routing T_25_6.sp4_v_t_43 <X> T_25_6.sp4_v_b_6
 (28 8)  (1334 104)  (1334 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g2_7 <X> T_25_6.wire_bram/ram/WDATA_3
 (14 10)  (1320 106)  (1320 106)  routing T_25_6.sp4_v_b_28 <X> T_25_6.lc_trk_g2_4
 (22 10)  (1328 106)  (1328 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_18 lc_trk_g2_7
 (23 10)  (1329 106)  (1329 106)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g2_7
 (24 10)  (1330 106)  (1330 106)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g2_7
 (16 11)  (1322 107)  (1322 107)  routing T_25_6.sp4_v_b_28 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (21 11)  (1327 107)  (1327 107)  routing T_25_6.sp4_h_l_18 <X> T_25_6.lc_trk_g2_7
 (21 12)  (1327 108)  (1327 108)  routing T_25_6.sp4_v_t_14 <X> T_25_6.lc_trk_g3_3
 (22 12)  (1328 108)  (1328 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1329 108)  (1329 108)  routing T_25_6.sp4_v_t_14 <X> T_25_6.lc_trk_g3_3
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_30_6

 (12 12)  (1576 108)  (1576 108)  routing T_30_6.sp4_v_t_46 <X> T_30_6.sp4_h_r_11


IO_Tile_33_6

 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 98)  (1731 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 98)  (1734 98)  routing T_33_6.span4_horz_35 <X> T_33_6.lc_trk_g0_3
 (10 10)  (1736 106)  (1736 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit


LogicTile_17_5

 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23


LogicTile_23_5

 (3 4)  (1201 84)  (1201 84)  routing T_23_5.sp12_v_t_23 <X> T_23_5.sp12_h_r_0
 (19 10)  (1217 90)  (1217 90)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (9 1)  (1315 81)  (1315 81)  routing T_25_5.sp4_v_t_36 <X> T_25_5.sp4_v_b_1
 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_v_b_0 <X> T_25_5.sp12_v_t_23
 (14 6)  (1320 86)  (1320 86)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (14 7)  (1320 87)  (1320 87)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (15 7)  (1321 87)  (1321 87)  routing T_25_5.sp12_h_l_3 <X> T_25_5.lc_trk_g1_4
 (17 7)  (1323 87)  (1323 87)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g1_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (40 9)  (1346 89)  (1346 89)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (1306 94)  (1306 94)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 94)  (1321 94)  routing T_25_5.sp4_v_b_45 <X> T_25_5.lc_trk_g3_5
 (16 14)  (1322 94)  (1322 94)  routing T_25_5.sp4_v_b_45 <X> T_25_5.lc_trk_g3_5
 (17 14)  (1323 94)  (1323 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_45 lc_trk_g3_5
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g3_5 <X> T_25_5.wire_bram/ram/RE


LogicTile_30_5

 (10 4)  (1574 84)  (1574 84)  routing T_30_5.sp4_v_t_46 <X> T_30_5.sp4_h_r_4


LogicTile_32_5

 (8 7)  (1680 87)  (1680 87)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_41
 (9 7)  (1681 87)  (1681 87)  routing T_32_5.sp4_h_r_4 <X> T_32_5.sp4_v_t_41


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (0 9)  (1726 89)  (1726 89)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (5 10)  (1731 90)  (1731 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (6 10)  (1732 90)  (1732 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (7 10)  (1733 90)  (1733 90)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_43 lc_trk_g1_3
 (8 10)  (1734 90)  (1734 90)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (11 10)  (1737 90)  (1737 90)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 90)  (1738 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (8 11)  (1734 91)  (1734 91)  routing T_33_5.span4_horz_43 <X> T_33_5.lc_trk_g1_3
 (10 11)  (1736 91)  (1736 91)  routing T_33_5.lc_trk_g1_3 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (6 13)  (1732 93)  (1732 93)  routing T_33_5.span4_horz_28 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_28 lc_trk_g1_4
 (11 13)  (1737 93)  (1737 93)  routing T_33_5.span4_vert_t_15 <X> T_33_5.span4_horz_43
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 76)  (13 76)  routing T_0_4.span4_horz_44 <X> T_0_4.lc_trk_g1_4
 (4 13)  (13 77)  (13 77)  routing T_0_4.span4_horz_44 <X> T_0_4.lc_trk_g1_4
 (5 13)  (12 77)  (12 77)  routing T_0_4.span4_horz_44 <X> T_0_4.lc_trk_g1_4
 (6 13)  (11 77)  (11 77)  routing T_0_4.span4_horz_44 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_44 lc_trk_g1_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_1_4

 (6 15)  (24 79)  (24 79)  routing T_1_4.sp4_h_r_9 <X> T_1_4.sp4_h_l_44


LogicTile_5_4

 (5 14)  (239 78)  (239 78)  routing T_5_4.sp4_v_t_44 <X> T_5_4.sp4_h_l_44
 (6 15)  (240 79)  (240 79)  routing T_5_4.sp4_v_t_44 <X> T_5_4.sp4_h_l_44


LogicTile_23_4

 (19 4)  (1217 68)  (1217 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (12 12)  (1210 76)  (1210 76)  routing T_23_4.sp4_v_t_46 <X> T_23_4.sp4_h_r_11


RAM_Tile_25_4

 (4 0)  (1310 64)  (1310 64)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_0
 (6 0)  (1312 64)  (1312 64)  routing T_25_4.sp4_v_t_41 <X> T_25_4.sp4_v_b_0
 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (14 2)  (1320 66)  (1320 66)  routing T_25_4.sp4_v_b_4 <X> T_25_4.lc_trk_g0_4
 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (16 3)  (1322 67)  (1322 67)  routing T_25_4.sp4_v_b_4 <X> T_25_4.lc_trk_g0_4
 (17 3)  (1323 67)  (1323 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC05_inmux00_bram_cbit_5

 (0 5)  (1306 69)  (1306 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g3_3 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (9 5)  (1315 69)  (1315 69)  routing T_25_4.sp4_v_t_45 <X> T_25_4.sp4_v_b_4
 (10 5)  (1316 69)  (1316 69)  routing T_25_4.sp4_v_t_45 <X> T_25_4.sp4_v_b_4
 (3 6)  (1309 70)  (1309 70)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_v_t_23
 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC04_inmux00_bram_cbit_7

 (14 6)  (1320 70)  (1320 70)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g1_4
 (3 7)  (1309 71)  (1309 71)  routing T_25_4.sp12_h_r_0 <X> T_25_4.sp12_v_t_23
 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (14 7)  (1320 71)  (1320 71)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g1_4
 (16 7)  (1322 71)  (1322 71)  routing T_25_4.sp4_v_t_1 <X> T_25_4.lc_trk_g1_4
 (17 7)  (1323 71)  (1323 71)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_3
 (30 8)  (1336 72)  (1336 72)  routing T_25_4.lc_trk_g1_4 <X> T_25_4.wire_bram/ram/WDATA_3
 (37 8)  (1343 72)  (1343 72)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (21 12)  (1327 76)  (1327 76)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g3_3
 (22 12)  (1328 76)  (1328 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1329 76)  (1329 76)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g3_3
 (24 12)  (1330 76)  (1330 76)  routing T_25_4.sp4_h_r_35 <X> T_25_4.lc_trk_g3_3
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g0_4 <X> T_25_4.wire_bram/ram/WE


LogicTile_12_3

 (9 9)  (609 57)  (609 57)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_v_b_7
 (10 9)  (610 57)  (610 57)  routing T_12_3.sp4_v_t_46 <X> T_12_3.sp4_v_b_7


RAM_Tile_25_3

 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (16 6)  (1322 54)  (1322 54)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (1324 54)  (1324 54)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (18 7)  (1324 55)  (1324 55)  routing T_25_3.sp4_v_b_13 <X> T_25_3.lc_trk_g1_5
 (22 8)  (1328 56)  (1328 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_b_43 lc_trk_g2_3
 (23 8)  (1329 56)  (1329 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (24 8)  (1330 56)  (1330 56)  routing T_25_3.sp4_v_b_43 <X> T_25_3.lc_trk_g2_3
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_3 <X> T_25_3.wire_bram/ram/WDATA_11
 (40 9)  (1346 57)  (1346 57)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE


LogicTile_23_2

 (5 4)  (1203 36)  (1203 36)  routing T_23_2.sp4_v_t_38 <X> T_23_2.sp4_h_r_3
 (9 12)  (1207 44)  (1207 44)  routing T_23_2.sp4_v_t_47 <X> T_23_2.sp4_h_r_10


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g2_2 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC05_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC04_inmux00_bram_cbit_6

 (22 8)  (1328 40)  (1328 40)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (1329 40)  (1329 40)  routing T_25_2.sp4_h_r_27 <X> T_25_2.lc_trk_g2_3
 (24 8)  (1330 40)  (1330 40)  routing T_25_2.sp4_h_r_27 <X> T_25_2.lc_trk_g2_3
 (25 8)  (1331 40)  (1331 40)  routing T_25_2.sp4_h_r_34 <X> T_25_2.lc_trk_g2_2
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_3
 (21 9)  (1327 41)  (1327 41)  routing T_25_2.sp4_h_r_27 <X> T_25_2.lc_trk_g2_3
 (22 9)  (1328 41)  (1328 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 41)  (1329 41)  routing T_25_2.sp4_h_r_34 <X> T_25_2.lc_trk_g2_2
 (24 9)  (1330 41)  (1330 41)  routing T_25_2.sp4_h_r_34 <X> T_25_2.lc_trk_g2_2
 (30 9)  (1336 41)  (1336 41)  routing T_25_2.lc_trk_g2_3 <X> T_25_2.wire_bram/ram/WDATA_3
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (14 10)  (1320 42)  (1320 42)  routing T_25_2.sp4_v_b_28 <X> T_25_2.lc_trk_g2_4
 (16 11)  (1322 43)  (1322 43)  routing T_25_2.sp4_v_b_28 <X> T_25_2.lc_trk_g2_4
 (17 11)  (1323 43)  (1323 43)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_28 lc_trk_g2_4
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g2_4 <X> T_25_2.wire_bram/ram/WE


LogicTile_5_1

 (3 4)  (237 20)  (237 20)  routing T_5_1.sp12_v_t_23 <X> T_5_1.sp12_h_r_0


LogicTile_9_1

 (2 0)  (440 16)  (440 16)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_12_1

 (13 4)  (613 20)  (613 20)  routing T_12_1.sp4_h_l_40 <X> T_12_1.sp4_v_b_5
 (12 5)  (612 21)  (612 21)  routing T_12_1.sp4_h_l_40 <X> T_12_1.sp4_v_b_5


LogicTile_23_1

 (4 13)  (1202 29)  (1202 29)  routing T_23_1.sp4_v_t_41 <X> T_23_1.sp4_h_r_9


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 8)  (1321 24)  (1321 24)  routing T_25_1.sp4_h_r_33 <X> T_25_1.lc_trk_g2_1
 (16 8)  (1322 24)  (1322 24)  routing T_25_1.sp4_h_r_33 <X> T_25_1.lc_trk_g2_1
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 24)  (1324 24)  routing T_25_1.sp4_h_r_33 <X> T_25_1.lc_trk_g2_1
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (40 9)  (1346 25)  (1346 25)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (16 14)  (1322 30)  (1322 30)  routing T_25_1.sp4_v_t_24 <X> T_25_1.lc_trk_g3_5
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_24 lc_trk_g3_5
 (18 14)  (1324 30)  (1324 30)  routing T_25_1.sp4_v_t_24 <X> T_25_1.lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (18 15)  (1324 31)  (1324 31)  routing T_25_1.sp4_v_t_24 <X> T_25_1.lc_trk_g3_5


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (13 3)  (635 13)  (635 13)  routing T_12_0.span4_vert_31 <X> T_12_0.span4_horz_r_1
 (6 4)  (618 11)  (618 11)  routing T_12_0.span4_vert_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_5 lc_trk_g0_5
 (8 4)  (620 11)  (620 11)  routing T_12_0.span4_vert_5 <X> T_12_0.lc_trk_g0_5
 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_15_0

 (16 0)  (766 15)  (766 15)  IOB_0 IO Functioning bit
 (17 3)  (767 13)  (767 13)  IOB_0 IO Functioning bit
 (12 4)  (796 11)  (796 11)  routing T_15_0.lc_trk_g1_5 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (797 11)  (797 11)  routing T_15_0.lc_trk_g1_5 <X> T_15_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (766 11)  (766 11)  IOB_0 IO Functioning bit
 (13 5)  (797 10)  (797 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (5 12)  (779 3)  (779 3)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g1_5
 (7 12)  (781 3)  (781 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_13 lc_trk_g1_5
 (8 12)  (782 3)  (782 3)  routing T_15_0.span4_horz_r_13 <X> T_15_0.lc_trk_g1_5


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


