** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:07:45 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Compiling module dma
-- Compiling module mmu
-- Compiling module top
-- Compiling module tb_top

Top level modules:
	tb_top
End time: 22:07:46 on Nov 21,2025, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c -onfinish exit work.tb_top -do "run -all; quit" 
# Start time: 22:07:47 on Nov 21,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.top
# Loading work.mmu
# Loading work.dma
# run -all
# SIM DONE
# ** Note: $finish    : C:/Users/waric/Documents/gpu/sim/tb_top.sv(49)
#    Time: 1210 ns  Iteration: 0  Instance: /tb_top
# End time: 22:07:48 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:08:25 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Skipping module dma
-- Skipping module mmu
-- Skipping module top
-- Skipping module tb_top

Top level modules:
	tb_top
End time: 22:08:25 on Nov 21,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c -onfinish exit work.tb_top -do "run -all; quit" 
# Start time: 22:08:26 on Nov 21,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.top
# Loading work.mmu
# Loading work.dma
# run -all
# SIM DONE
# ** Note: $finish    : C:/Users/waric/Documents/gpu/sim/tb_top.sv(49)
#    Time: 1210 ns  Iteration: 0  Instance: /tb_top
# End time: 22:08:27 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:11:51 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Skipping module dma
-- Skipping module mmu
-- Skipping module top
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(41): near "task": syntax error, unexpected task.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(44): (vlog-2730) Undefined variable: 'addr'.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(45): (vlog-2730) Undefined variable: 'data'.
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(53): near "endtask": syntax error, unexpected endtask.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(58): Illegal declaration after the statement near line '56'.  Declarations must precede statements.  Look for stray semicolons.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(60): (vlog-2730) Undefined variable: 'addr'.
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(72): near "endfunction": syntax error, unexpected endfunction.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(88): 'i' is an invalid type in Generate loop. Must be a genvar.
** Error (suppressible): C:\Users\waric\Documents\gpu\sim\tb_top.sv(89): (vlog-2720) A generate begin/end pair has been found outside of generate construct.
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(89): near "=": syntax error, unexpected '='.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(89): (vlog-13205) Syntax error found in the scope following 'r'. Is there a missing '::'?
End time: 22:11:52 on Nov 21,2025, Elapsed time: 0:00:01
Errors: 11, Warnings: 0
** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:12:38 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Skipping module dma
-- Skipping module mmu
-- Skipping module top
** Warning: C:\Users\waric\Documents\gpu\sim\tb_top.sv(85): (vlog-2244) Variable 'timeout' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(88): Illegal declaration after the statement near line '82'.  Declarations must precede statements.  Look for stray semicolons.
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(88): near ")": syntax error, unexpected ')', expecting ';'.
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(99): (vlog-13161) unexpected '$display', expecting elaboration system task $fatal/$error/$warning/$info.
** Error: (vlog-13069) C:\Users\waric\Documents\gpu\sim\tb_top.sv(101): near "end": syntax error, unexpected end.
End time: 22:12:38 on Nov 21,2025, Elapsed time: 0:00:00
Errors: 4, Warnings: 1
** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:13:02 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Skipping module dma
-- Skipping module mmu
-- Skipping module top
-- Compiling module tb_top
** Error: C:\Users\waric\Documents\gpu\sim\tb_top.sv(46): (vlog-13114) Timing control in function is illegal.
End time: 22:13:02 on Nov 21,2025, Elapsed time: 0:00:00
Errors: 1, Warnings: 0
** Warning: (vlib-34) Library already exists at "work".
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 22:13:28 on Nov 21,2025
vlog -incr -work work -sv C:\Users\waric\Documents\gpu\rtl\dma.sv C:\Users\waric\Documents\gpu\rtl\mmu.sv C:\Users\waric\Documents\gpu\rtl\top.sv C:\Users\waric\Documents\gpu\sim\tb_top.sv 
-- Skipping module dma
-- Skipping module mmu
-- Skipping module top
-- Compiling module tb_top

Top level modules:
	tb_top
End time: 22:13:28 on Nov 21,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 2020.1

# vsim -c -onfinish exit work.tb_top -do "run -all; quit" 
# Start time: 22:13:30 on Nov 21,2025
# Loading sv_std.std
# Loading work.tb_top
# Loading work.top
# Loading work.mmu
# Loading work.dma
# run -all
# TEST PASS: DMA done seen at cycle 6
# SIM DONE
# ** Note: $finish    : C:/Users/waric/Documents/gpu/sim/tb_top.sv(94)
#    Time: 515 ns  Iteration: 1  Instance: /tb_top
# End time: 22:13:31 on Nov 21,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
