{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687462017355 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462017357 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:26:57 2023 " "Processing started: Thu Jun 22 16:26:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462017357 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462017357 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpriscv_g4 -c tpriscv_g4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462017357 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687462017999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687462018000 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ras_ctrl.v(40) " "Verilog HDL information at ras_ctrl.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462028766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ras_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file ras_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ras_ctrl " "Found entity 1: ras_ctrl" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "pc_mux.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jmp_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file jmp_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmp_ctrl " "Found entity 1: jmp_ctrl" {  } { { "jmp_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/jmp_ctrl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "haltnpipe_control.v 1 1 " "Found 1 design units, including 1 entities, in source file haltnpipe_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 haltnpipe_control " "Found entity 1: haltnpipe_control" {  } { { "haltnpipe_control.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/haltnpipe_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "util.v 0 0 " "Found 0 design units, including 0 entities, in source file util.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028777 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decoder.v(15) " "Verilog HDL information at decoder.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462028778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpriscv_g4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tpriscv_g4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tpriscv_g4 " "Found entity 1: tpriscv_g4" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Found entity 1: reg_bank" {  } { { "reg_bank.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/reg_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028782 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(22) " "Verilog HDL information at alu.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462028784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028784 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "stage_latch.v(16) " "Verilog HDL information at stage_latch.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "stage_latch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_latch.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1687462028786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_latch " "Found entity 1: stage_latch" {  } { { "stage_latch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum4.v 1 1 " "Found 1 design units, including 1 entities, in source file sum4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum4 " "Found entity 1: sum4" {  } { { "sum4.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/sum4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_async.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "rom_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/rom_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_ifid " "Found entity 1: stage_ifid" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_idex.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_idex " "Found entity 1: stage_idex" {  } { { "stage_idex.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_idex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_exma.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_exma.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_exma " "Found entity 1: stage_exma" {  } { { "stage_exma.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_exma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_async.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_async " "Found entity 1: ram_async" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "addr_gen.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/addr_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_mawb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_mawb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_mawb " "Found entity 1: stage_mawb" {  } { { "stage_mawb.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_mawb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_control " "Found entity 1: mem_control" {  } { { "mem_control.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mem_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_config.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_config " "Found entity 1: pll_config" {  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_clk " "Found entity 1: mux_clk" {  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tpriscv_g4 " "Elaborating entity \"tpriscv_g4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687462028862 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ena " "Pin \"ena\" not connected" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 -880 -712 -112 "ena" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1687462028865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_control mem_control:inst13 " "Elaborating entity \"mem_control\" for hierarchy \"mem_control:inst13\"" {  } { { "tpriscv_g4.bdf" "inst13" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 224 2496 2760 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_exma stage_exma:inst8 " "Elaborating entity \"stage_exma\" for hierarchy \"stage_exma:inst8\"" {  } { { "tpriscv_g4.bdf" "inst8" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 2008 2232 240 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_clk mux_clk:inst18 " "Elaborating entity \"mux_clk\" for hierarchy \"mux_clk:inst18\"" {  } { { "tpriscv_g4.bdf" "inst18" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -560 -296 -216 -480 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_clk.v" "LPM_MUX_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_clk:inst18\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028902 ""}  } { { "mux_clk.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux_clk.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462028902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_7rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462028944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462028944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_config pll_config:inst17 " "Elaborating entity \"pll_config\" for hierarchy \"pll_config:inst17\"" {  } { { "tpriscv_g4.bdf" "inst17" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -600 -760 -392 -408 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_config:inst17\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_config:inst17\|altpll:altpll_component\"" {  } { { "pll_config.v" "altpll_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_config:inst17\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_config:inst17\|altpll:altpll_component\"" {  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462028983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_config:inst17\|altpll:altpll_component " "Instantiated megafunction \"pll_config:inst17\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40000 " "Parameter \"clk0_divide_by\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_config " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_config\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462028983 ""}  } { { "pll_config.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pll_config.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462028983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_config_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_config_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_config_altpll " "Found entity 1: pll_config_altpll" {  } { { "db/pll_config_altpll.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462029029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_config_altpll pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated " "Elaborating entity \"pll_config_altpll\" for hierarchy \"pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "haltnpipe_control haltnpipe_control:inst11 " "Elaborating entity \"haltnpipe_control\" for hierarchy \"haltnpipe_control:inst11\"" {  } { { "tpriscv_g4.bdf" "inst11" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -536 1160 1360 -392 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst7 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst7\"" {  } { { "tpriscv_g4.bdf" "inst7" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 16 304 528 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029033 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ras_flag decoder.v(14) " "Verilog HDL or VHDL warning at decoder.v(14): object \"ras_flag\" assigned a value but never read" {  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687462029034 "|tpriscv_g4|Decoder:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_ifid stage_ifid:inst3 " "Elaborating entity \"stage_ifid\" for hierarchy \"stage_ifid:inst3\"" {  } { { "tpriscv_g4.bdf" "inst3" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -16 -48 160 96 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async rom_async:inst1 " "Elaborating entity \"rom_async\" for hierarchy \"rom_async:inst1\"" {  } { { "tpriscv_g4.bdf" "inst1" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 256 -656 -472 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst2 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst2\"" {  } { { "tpriscv_g4.bdf" "inst2" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 24 -728 -504 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux pc_mux:inst15 " "Elaborating entity \"pc_mux\" for hierarchy \"pc_mux:inst15\"" {  } { { "tpriscv_g4.bdf" "inst15" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -248 -464 -264 -104 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"alu:inst6\"" {  } { { "tpriscv_g4.bdf" "inst6" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 1584 1776 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029041 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_aux1 alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"abs_aux1\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462029042 "|tpriscv_g4|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "abs_aux2 alu.v(22) " "Verilog HDL Always Construct warning at alu.v(22): inferring latch(es) for variable \"abs_aux2\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462029042 "|tpriscv_g4|alu:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(136) " "Verilog HDL assignment warning at alu.v(136): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/alu.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687462029042 "|tpriscv_g4|alu:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_idex stage_idex:inst5 " "Elaborating entity \"stage_idex\" for hierarchy \"stage_idex:inst5\"" {  } { { "tpriscv_g4.bdf" "inst5" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 1144 1368 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank reg_bank:inst4 " "Elaborating entity \"reg_bank\" for hierarchy \"reg_bank:inst4\"" {  } { { "tpriscv_g4.bdf" "inst4" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -48 816 1040 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stage_mawb stage_mawb:inst10 " "Elaborating entity \"stage_mawb\" for hierarchy \"stage_mawb:inst10\"" {  } { { "tpriscv_g4.bdf" "inst10" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 32 2952 3168 208 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst19 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst19\"" {  } { { "tpriscv_g4.bdf" "inst19" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 120 3296 3488 232 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst19\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst19\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst19\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst19\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029143 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst19\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst19\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462029144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462029144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462029144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687462029144 ""}  } { { "mux2.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687462029144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687462029183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc mux2:inst19\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"mux2:inst19\|lpm_mux:LPM_MUX_component\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/programas-ext/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_async ram_async:inst9 " "Elaborating entity \"ram_async\" for hierarchy \"ram_async:inst9\"" {  } { { "tpriscv_g4.bdf" "inst9" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2960 3144 32 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029185 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_async.v(20) " "Verilog HDL Case Statement information at ram_async.v(20): all case item expressions in this case statement are onehot" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 20 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687462029215 "|tpriscv_g4|ram_async:inst9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ram_async.v(54) " "Verilog HDL Case Statement information at ram_async.v(54): all case item expressions in this case statement are onehot" {  } { { "ram_async.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ram_async.v" 54 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687462029215 "|tpriscv_g4|ram_async:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ras_ctrl ras_ctrl:inst21 " "Elaborating entity \"ras_ctrl\" for hierarchy \"ras_ctrl:inst21\"" {  } { { "tpriscv_g4.bdf" "inst21" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 192 672 880 336 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029216 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode ras_ctrl.v(45) " "Verilog HDL Always Construct warning at ras_ctrl.v(45): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(48) " "Verilog HDL Always Construct warning at ras_ctrl.v(48): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(51) " "Verilog HDL Always Construct warning at ras_ctrl.v(51): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(51) " "Verilog HDL Always Construct warning at ras_ctrl.v(51): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(52) " "Verilog HDL Always Construct warning at ras_ctrl.v(52): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(52) " "Verilog HDL Always Construct warning at ras_ctrl.v(52): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(53) " "Verilog HDL Always Construct warning at ras_ctrl.v(53): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(59) " "Verilog HDL Always Construct warning at ras_ctrl.v(59): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(65) " "Verilog HDL Always Construct warning at ras_ctrl.v(65): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(65) " "Verilog HDL Always Construct warning at ras_ctrl.v(65): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029218 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(67) " "Verilog HDL Always Construct warning at ras_ctrl.v(67): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(69) " "Verilog HDL Always Construct warning at ras_ctrl.v(69): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(69) " "Verilog HDL Always Construct warning at ras_ctrl.v(69): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(70) " "Verilog HDL Always Construct warning at ras_ctrl.v(70): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(74) " "Verilog HDL Always Construct warning at ras_ctrl.v(74): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(74) " "Verilog HDL Always Construct warning at ras_ctrl.v(74): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(78) " "Verilog HDL Always Construct warning at ras_ctrl.v(78): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(82) " "Verilog HDL Always Construct warning at ras_ctrl.v(82): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(82) " "Verilog HDL Always Construct warning at ras_ctrl.v(82): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(85) " "Verilog HDL Always Construct warning at ras_ctrl.v(85): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(87) " "Verilog HDL Always Construct warning at ras_ctrl.v(87): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(87) " "Verilog HDL Always Construct warning at ras_ctrl.v(87): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(88) " "Verilog HDL Always Construct warning at ras_ctrl.v(88): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rd ras_ctrl.v(93) " "Verilog HDL Always Construct warning at ras_ctrl.v(93): variable \"rd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(93) " "Verilog HDL Always Construct warning at ras_ctrl.v(93): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "imm_in ras_ctrl.v(96) " "Verilog HDL Always Construct warning at ras_ctrl.v(96): variable \"imm_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 ras_ctrl.v(96) " "Verilog HDL Always Construct warning at ras_ctrl.v(96): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(97) " "Verilog HDL Always Construct warning at ras_ctrl.v(97): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tos ras_ctrl.v(98) " "Verilog HDL Always Construct warning at ras_ctrl.v(98): variable \"tos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(99) " "Verilog HDL Always Construct warning at ras_ctrl.v(99): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pc_in ras_ctrl.v(108) " "Verilog HDL Always Construct warning at ras_ctrl.v(108): variable \"pc_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_jmp_ ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"pc_jmp_\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tos ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"tos\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux ras_ctrl.v(40) " "Verilog HDL Always Construct warning at ras_ctrl.v(40): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[0\] ras_ctrl.v(115) " "Inferred latch for \"tos\[0\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[1\] ras_ctrl.v(115) " "Inferred latch for \"tos\[1\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[2\] ras_ctrl.v(115) " "Inferred latch for \"tos\[2\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029219 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[3\] ras_ctrl.v(115) " "Inferred latch for \"tos\[3\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[4\] ras_ctrl.v(115) " "Inferred latch for \"tos\[4\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[5\] ras_ctrl.v(115) " "Inferred latch for \"tos\[5\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[6\] ras_ctrl.v(115) " "Inferred latch for \"tos\[6\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[7\] ras_ctrl.v(115) " "Inferred latch for \"tos\[7\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[8\] ras_ctrl.v(115) " "Inferred latch for \"tos\[8\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[9\] ras_ctrl.v(115) " "Inferred latch for \"tos\[9\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[10\] ras_ctrl.v(115) " "Inferred latch for \"tos\[10\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[11\] ras_ctrl.v(115) " "Inferred latch for \"tos\[11\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[12\] ras_ctrl.v(115) " "Inferred latch for \"tos\[12\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[13\] ras_ctrl.v(115) " "Inferred latch for \"tos\[13\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[14\] ras_ctrl.v(115) " "Inferred latch for \"tos\[14\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[15\] ras_ctrl.v(115) " "Inferred latch for \"tos\[15\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[16\] ras_ctrl.v(115) " "Inferred latch for \"tos\[16\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[17\] ras_ctrl.v(115) " "Inferred latch for \"tos\[17\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[18\] ras_ctrl.v(115) " "Inferred latch for \"tos\[18\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[19\] ras_ctrl.v(115) " "Inferred latch for \"tos\[19\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[20\] ras_ctrl.v(115) " "Inferred latch for \"tos\[20\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[21\] ras_ctrl.v(115) " "Inferred latch for \"tos\[21\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[22\] ras_ctrl.v(115) " "Inferred latch for \"tos\[22\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[23\] ras_ctrl.v(115) " "Inferred latch for \"tos\[23\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[24\] ras_ctrl.v(115) " "Inferred latch for \"tos\[24\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[25\] ras_ctrl.v(115) " "Inferred latch for \"tos\[25\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[26\] ras_ctrl.v(115) " "Inferred latch for \"tos\[26\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[27\] ras_ctrl.v(115) " "Inferred latch for \"tos\[27\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[28\] ras_ctrl.v(115) " "Inferred latch for \"tos\[28\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[29\] ras_ctrl.v(115) " "Inferred latch for \"tos\[29\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[30\] ras_ctrl.v(115) " "Inferred latch for \"tos\[30\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tos\[31\] ras_ctrl.v(115) " "Inferred latch for \"tos\[31\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[0\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[0\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[1\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[1\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[2\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[2\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[3\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[3\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[4\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[4\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[5\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[5\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[6\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[6\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[7\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[7\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[8\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[8\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[9\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[9\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029220 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[10\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[10\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[11\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[11\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[12\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[12\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[13\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[13\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[14\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[14\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[15\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[15\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[16\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[16\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[17\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[17\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[18\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[18\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[19\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[19\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[20\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[20\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[21\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[21\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[22\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[22\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[23\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[23\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[24\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[24\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[25\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[25\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[26\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[26\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[27\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[27\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[28\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[28\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[29\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[29\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[30\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[30\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_jmp_\[31\] ras_ctrl.v(115) " "Inferred latch for \"pc_jmp_\[31\]\" at ras_ctrl.v(115)" {  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462029221 "|tpriscv_g4|ras_ctrl:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum4 sum4:inst " "Elaborating entity \"sum4\" for hierarchy \"sum4:inst\"" {  } { { "tpriscv_g4.bdf" "inst" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -688 -488 -16 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmp_ctrl jmp_ctrl:inst14 " "Elaborating entity \"jmp_ctrl\" for hierarchy \"jmp_ctrl:inst14\"" {  } { { "tpriscv_g4.bdf" "inst14" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 216 1592 1800 328 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462029223 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[7\] " "Latch ras_ctrl:inst21\|pc_jmp_\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038532 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[6\] " "Latch ras_ctrl:inst21\|pc_jmp_\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038532 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[5\] " "Latch ras_ctrl:inst21\|pc_jmp_\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038532 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[4\] " "Latch ras_ctrl:inst21\|pc_jmp_\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038532 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[0\] " "Latch ras_ctrl:inst21\|pc_jmp_\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[1\] " "Latch ras_ctrl:inst21\|pc_jmp_\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[2\] " "Latch ras_ctrl:inst21\|pc_jmp_\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[3\] " "Latch ras_ctrl:inst21\|pc_jmp_\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[31\] " "Latch ras_ctrl:inst21\|pc_jmp_\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[30\] " "Latch ras_ctrl:inst21\|pc_jmp_\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[29\] " "Latch ras_ctrl:inst21\|pc_jmp_\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[28\] " "Latch ras_ctrl:inst21\|pc_jmp_\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[27\] " "Latch ras_ctrl:inst21\|pc_jmp_\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[26\] " "Latch ras_ctrl:inst21\|pc_jmp_\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[25\] " "Latch ras_ctrl:inst21\|pc_jmp_\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[24\] " "Latch ras_ctrl:inst21\|pc_jmp_\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[23\] " "Latch ras_ctrl:inst21\|pc_jmp_\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038533 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[22\] " "Latch ras_ctrl:inst21\|pc_jmp_\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[21\] " "Latch ras_ctrl:inst21\|pc_jmp_\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[20\] " "Latch ras_ctrl:inst21\|pc_jmp_\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[19\] " "Latch ras_ctrl:inst21\|pc_jmp_\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[18\] " "Latch ras_ctrl:inst21\|pc_jmp_\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[17\] " "Latch ras_ctrl:inst21\|pc_jmp_\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[16\] " "Latch ras_ctrl:inst21\|pc_jmp_\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[15\] " "Latch ras_ctrl:inst21\|pc_jmp_\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[14\] " "Latch ras_ctrl:inst21\|pc_jmp_\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[13\] " "Latch ras_ctrl:inst21\|pc_jmp_\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[12\] " "Latch ras_ctrl:inst21\|pc_jmp_\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[11\] " "Latch ras_ctrl:inst21\|pc_jmp_\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[10\] " "Latch ras_ctrl:inst21\|pc_jmp_\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038534 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038534 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[9\] " "Latch ras_ctrl:inst21\|pc_jmp_\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038535 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038535 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ras_ctrl:inst21\|pc_jmp_\[8\] " "Latch ras_ctrl:inst21\|pc_jmp_\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stage_ifid:inst3\|inst\[0\] " "Ports D and ENA on the latch are fed by the same signal stage_ifid:inst3\|inst\[0\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687462038535 ""}  } { { "ras_ctrl.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/ras_ctrl.v" 115 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687462038535 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "num_bytes_MA\[0\] GND " "Pin \"num_bytes_MA\[0\]\" is stuck at GND" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -184 2424 2693 -168 "num_bytes_MA\[2..0\]" "" } { -72 2832 3005 -49 "num_bytes_MA\[2..0\]" "" } { 248 2760 2981 271 "num_bytes_MA\[2..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462043225 "|tpriscv_g4|num_bytes_MA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_ID\[1\] VCC " "Pin \"opcode_ID\[1\]\" is stuck at VCC" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID\[6..0\]" "" } { 112 528 1144 135 "opcode_ID\[6..0\]" "" } { 208 533 672 231 "opcode_ID\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462043225 "|tpriscv_g4|opcode_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "opcode_ID\[0\] VCC " "Pin \"opcode_ID\[0\]\" is stuck at VCC" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID\[6..0\]" "" } { 112 528 1144 135 "opcode_ID\[6..0\]" "" } { 208 533 672 231 "opcode_ID\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1687462043225 "|tpriscv_g4|opcode_ID[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1687462043225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687462043611 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg " "Generated suppressed messages file C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462057573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687462058121 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687462058121 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "266 " "Design contains 266 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[4\] " "Pin \"rd_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[3\] " "Pin \"rd_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[2\] " "Pin \"rd_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[1\] " "Pin \"rd_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_ID\[0\] " "Pin \"rd_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 320 504 -96 "rd_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[31\] " "Pin \"inst_IF\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[30\] " "Pin \"inst_IF\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[29\] " "Pin \"inst_IF\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[28\] " "Pin \"inst_IF\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[27\] " "Pin \"inst_IF\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[26\] " "Pin \"inst_IF\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[25\] " "Pin \"inst_IF\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[24\] " "Pin \"inst_IF\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[23\] " "Pin \"inst_IF\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[22\] " "Pin \"inst_IF\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[21\] " "Pin \"inst_IF\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[20\] " "Pin \"inst_IF\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[19\] " "Pin \"inst_IF\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[18\] " "Pin \"inst_IF\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[17\] " "Pin \"inst_IF\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[16\] " "Pin \"inst_IF\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[15\] " "Pin \"inst_IF\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[14\] " "Pin \"inst_IF\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[13\] " "Pin \"inst_IF\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[12\] " "Pin \"inst_IF\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[11\] " "Pin \"inst_IF\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[10\] " "Pin \"inst_IF\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[9\] " "Pin \"inst_IF\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[8\] " "Pin \"inst_IF\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[7\] " "Pin \"inst_IF\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[6\] " "Pin \"inst_IF\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[5\] " "Pin \"inst_IF\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[4\] " "Pin \"inst_IF\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[3\] " "Pin \"inst_IF\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[2\] " "Pin \"inst_IF\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[1\] " "Pin \"inst_IF\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "inst_IF\[0\] " "Pin \"inst_IF\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 -40 161 -56 "inst_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[31\] " "Pin \"PC_IF\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[30\] " "Pin \"PC_IF\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[29\] " "Pin \"PC_IF\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[28\] " "Pin \"PC_IF\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[27\] " "Pin \"PC_IF\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[26\] " "Pin \"PC_IF\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[25\] " "Pin \"PC_IF\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[24\] " "Pin \"PC_IF\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[23\] " "Pin \"PC_IF\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[22\] " "Pin \"PC_IF\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[21\] " "Pin \"PC_IF\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[20\] " "Pin \"PC_IF\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[19\] " "Pin \"PC_IF\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[18\] " "Pin \"PC_IF\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[17\] " "Pin \"PC_IF\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[16\] " "Pin \"PC_IF\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[15\] " "Pin \"PC_IF\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[14\] " "Pin \"PC_IF\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[13\] " "Pin \"PC_IF\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[12\] " "Pin \"PC_IF\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[11\] " "Pin \"PC_IF\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[10\] " "Pin \"PC_IF\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[9\] " "Pin \"PC_IF\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[8\] " "Pin \"PC_IF\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[7\] " "Pin \"PC_IF\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[6\] " "Pin \"PC_IF\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[5\] " "Pin \"PC_IF\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[4\] " "Pin \"PC_IF\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[3\] " "Pin \"PC_IF\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[2\] " "Pin \"PC_IF\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[1\] " "Pin \"PC_IF\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "PC_IF\[0\] " "Pin \"PC_IF\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 -40 159 -80 "PC_IF" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[31\] " "Pin \"busC_MA\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[30\] " "Pin \"busC_MA\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[29\] " "Pin \"busC_MA\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[28\] " "Pin \"busC_MA\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[27\] " "Pin \"busC_MA\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[26\] " "Pin \"busC_MA\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[25\] " "Pin \"busC_MA\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[24\] " "Pin \"busC_MA\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[23\] " "Pin \"busC_MA\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[22\] " "Pin \"busC_MA\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[21\] " "Pin \"busC_MA\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[20\] " "Pin \"busC_MA\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[19\] " "Pin \"busC_MA\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[18\] " "Pin \"busC_MA\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[17\] " "Pin \"busC_MA\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[16\] " "Pin \"busC_MA\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[15\] " "Pin \"busC_MA\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[14\] " "Pin \"busC_MA\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[13\] " "Pin \"busC_MA\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[12\] " "Pin \"busC_MA\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[11\] " "Pin \"busC_MA\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[10\] " "Pin \"busC_MA\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[9\] " "Pin \"busC_MA\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[8\] " "Pin \"busC_MA\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[7\] " "Pin \"busC_MA\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[6\] " "Pin \"busC_MA\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[5\] " "Pin \"busC_MA\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[4\] " "Pin \"busC_MA\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[3\] " "Pin \"busC_MA\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[2\] " "Pin \"busC_MA\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[1\] " "Pin \"busC_MA\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busC_MA\[0\] " "Pin \"busC_MA\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -112 2424 2653 -96 "busC_MA" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[4\] " "Pin \"rs1_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[3\] " "Pin \"rs1_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[2\] " "Pin \"rs1_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[1\] " "Pin \"rs1_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs1_ID\[0\] " "Pin \"rs1_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 320 512 -144 "rs1_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[4\] " "Pin \"rs2_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[3\] " "Pin \"rs2_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[2\] " "Pin \"rs2_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[1\] " "Pin \"rs2_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rs2_ID\[0\] " "Pin \"rs2_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -136 320 512 -120 "rs2_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[31\] " "Pin \"data_WB\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[30\] " "Pin \"data_WB\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[29\] " "Pin \"data_WB\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[28\] " "Pin \"data_WB\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[27\] " "Pin \"data_WB\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[26\] " "Pin \"data_WB\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[25\] " "Pin \"data_WB\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[24\] " "Pin \"data_WB\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[23\] " "Pin \"data_WB\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[22\] " "Pin \"data_WB\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[21\] " "Pin \"data_WB\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[20\] " "Pin \"data_WB\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[19\] " "Pin \"data_WB\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[18\] " "Pin \"data_WB\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[17\] " "Pin \"data_WB\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[16\] " "Pin \"data_WB\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[15\] " "Pin \"data_WB\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[14\] " "Pin \"data_WB\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[13\] " "Pin \"data_WB\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[12\] " "Pin \"data_WB\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[11\] " "Pin \"data_WB\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[10\] " "Pin \"data_WB\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[9\] " "Pin \"data_WB\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[8\] " "Pin \"data_WB\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[7\] " "Pin \"data_WB\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[6\] " "Pin \"data_WB\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[5\] " "Pin \"data_WB\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[4\] " "Pin \"data_WB\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[3\] " "Pin \"data_WB\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[2\] " "Pin \"data_WB\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[1\] " "Pin \"data_WB\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "data_WB\[0\] " "Pin \"data_WB\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -160 3248 3472 -144 "data_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[4\] " "Pin \"rd_WB\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[3\] " "Pin \"rd_WB\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[2\] " "Pin \"rd_WB\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[1\] " "Pin \"rd_WB\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_WB\[0\] " "Pin \"rd_WB\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 3248 3441 -112 "rd_WB" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[2\] " "Pin \"funct3_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[1\] " "Pin \"funct3_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "funct3_ID\[0\] " "Pin \"funct3_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -80 320 532 -64 "funct3_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[31\] " "Pin \"imm_out_ID\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[30\] " "Pin \"imm_out_ID\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[29\] " "Pin \"imm_out_ID\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[28\] " "Pin \"imm_out_ID\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[27\] " "Pin \"imm_out_ID\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[26\] " "Pin \"imm_out_ID\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[25\] " "Pin \"imm_out_ID\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[24\] " "Pin \"imm_out_ID\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[23\] " "Pin \"imm_out_ID\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[22\] " "Pin \"imm_out_ID\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[21\] " "Pin \"imm_out_ID\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[20\] " "Pin \"imm_out_ID\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[19\] " "Pin \"imm_out_ID\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[18\] " "Pin \"imm_out_ID\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[17\] " "Pin \"imm_out_ID\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[16\] " "Pin \"imm_out_ID\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[15\] " "Pin \"imm_out_ID\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[14\] " "Pin \"imm_out_ID\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[13\] " "Pin \"imm_out_ID\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[12\] " "Pin \"imm_out_ID\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[11\] " "Pin \"imm_out_ID\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[10\] " "Pin \"imm_out_ID\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[9\] " "Pin \"imm_out_ID\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[8\] " "Pin \"imm_out_ID\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[7\] " "Pin \"imm_out_ID\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[6\] " "Pin \"imm_out_ID\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[5\] " "Pin \"imm_out_ID\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[4\] " "Pin \"imm_out_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[3\] " "Pin \"imm_out_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[2\] " "Pin \"imm_out_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[1\] " "Pin \"imm_out_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "imm_out_ID\[0\] " "Pin \"imm_out_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -56 320 572 -40 "imm_out_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[6\] " "Pin \"opcode_ID\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[5\] " "Pin \"opcode_ID\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[4\] " "Pin \"opcode_ID\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[3\] " "Pin \"opcode_ID\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[2\] " "Pin \"opcode_ID\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[1\] " "Pin \"opcode_ID\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_ID\[0\] " "Pin \"opcode_ID\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -32 320 546 -16 "opcode_ID" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[31\] " "Pin \"busA_EX\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[30\] " "Pin \"busA_EX\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[29\] " "Pin \"busA_EX\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[28\] " "Pin \"busA_EX\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[27\] " "Pin \"busA_EX\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[26\] " "Pin \"busA_EX\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[25\] " "Pin \"busA_EX\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[24\] " "Pin \"busA_EX\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[23\] " "Pin \"busA_EX\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[22\] " "Pin \"busA_EX\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[21\] " "Pin \"busA_EX\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[20\] " "Pin \"busA_EX\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[19\] " "Pin \"busA_EX\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[18\] " "Pin \"busA_EX\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[17\] " "Pin \"busA_EX\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[16\] " "Pin \"busA_EX\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[15\] " "Pin \"busA_EX\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[14\] " "Pin \"busA_EX\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[13\] " "Pin \"busA_EX\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[12\] " "Pin \"busA_EX\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[11\] " "Pin \"busA_EX\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[10\] " "Pin \"busA_EX\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[9\] " "Pin \"busA_EX\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[8\] " "Pin \"busA_EX\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[7\] " "Pin \"busA_EX\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[6\] " "Pin \"busA_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[5\] " "Pin \"busA_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[4\] " "Pin \"busA_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[3\] " "Pin \"busA_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[2\] " "Pin \"busA_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[1\] " "Pin \"busA_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busA_EX\[0\] " "Pin \"busA_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -144 1512 1737 -128 "busA_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[31\] " "Pin \"busB_EX\[31\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[30\] " "Pin \"busB_EX\[30\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[29\] " "Pin \"busB_EX\[29\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[28\] " "Pin \"busB_EX\[28\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[27\] " "Pin \"busB_EX\[27\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[26\] " "Pin \"busB_EX\[26\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[25\] " "Pin \"busB_EX\[25\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[24\] " "Pin \"busB_EX\[24\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[23\] " "Pin \"busB_EX\[23\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[22\] " "Pin \"busB_EX\[22\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[21\] " "Pin \"busB_EX\[21\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[20\] " "Pin \"busB_EX\[20\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[19\] " "Pin \"busB_EX\[19\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[18\] " "Pin \"busB_EX\[18\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[17\] " "Pin \"busB_EX\[17\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[16\] " "Pin \"busB_EX\[16\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[15\] " "Pin \"busB_EX\[15\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[14\] " "Pin \"busB_EX\[14\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[13\] " "Pin \"busB_EX\[13\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[12\] " "Pin \"busB_EX\[12\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[11\] " "Pin \"busB_EX\[11\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[10\] " "Pin \"busB_EX\[10\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[9\] " "Pin \"busB_EX\[9\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[8\] " "Pin \"busB_EX\[8\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[7\] " "Pin \"busB_EX\[7\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[6\] " "Pin \"busB_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[5\] " "Pin \"busB_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[4\] " "Pin \"busB_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[3\] " "Pin \"busB_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[2\] " "Pin \"busB_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[1\] " "Pin \"busB_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "busB_EX\[0\] " "Pin \"busB_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -120 1512 1737 -104 "busB_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[6\] " "Pin \"opcode_EX\[6\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[5\] " "Pin \"opcode_EX\[5\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[4\] " "Pin \"opcode_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[3\] " "Pin \"opcode_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[2\] " "Pin \"opcode_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[1\] " "Pin \"opcode_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "opcode_EX\[0\] " "Pin \"opcode_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -96 1512 1747 -80 "opcode_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[4\] " "Pin \"rd_EX\[4\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[3\] " "Pin \"rd_EX\[3\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[2\] " "Pin \"rd_EX\[2\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[1\] " "Pin \"rd_EX\[1\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "rd_EX\[0\] " "Pin \"rd_EX\[0\]\" is virtual output pin" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -72 1512 1701 -56 "rd_EX" "" } } } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1687462058434 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1687462058434 ""}
{ "Warning" "WCUT_CUT_IGNORE_WARNINGS" "40 " "Ignored 40 Virtual Pin logic option assignments" { { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "data_MA " "Ignored Virtual Pin assignment to \"data_MA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress19 " "Ignored Virtual Pin assignment to \"memAddress19\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PCin " "Ignored Virtual Pin assignment to \"PCin\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress29 " "Ignored Virtual Pin assignment to \"memAddress29\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress25 " "Ignored Virtual Pin assignment to \"memAddress25\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busA_ID " "Ignored Virtual Pin assignment to \"busA_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress15 " "Ignored Virtual Pin assignment to \"memAddress15\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress11 " "Ignored Virtual Pin assignment to \"memAddress11\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "write_ena_WB " "Ignored Virtual Pin assignment to \"write_ena_WB\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busB_ID " "Ignored Virtual Pin assignment to \"busB_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress30 " "Ignored Virtual Pin assignment to \"memAddress30\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "busC_EX " "Ignored Virtual Pin assignment to \"busC_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "ena_ifid " "Ignored Virtual Pin assignment to \"ena_ifid\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress16 " "Ignored Virtual Pin assignment to \"memAddress16\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "rd_MA " "Ignored Virtual Pin assignment to \"rd_MA\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress22 " "Ignored Virtual Pin assignment to \"memAddress22\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress21 " "Ignored Virtual Pin assignment to \"memAddress21\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress24 " "Ignored Virtual Pin assignment to \"memAddress24\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "bytes_sg " "Ignored Virtual Pin assignment to \"bytes_sg\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress9 " "Ignored Virtual Pin assignment to \"memAddress9\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress17 " "Ignored Virtual Pin assignment to \"memAddress17\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress28 " "Ignored Virtual Pin assignment to \"memAddress28\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "funct3_EX " "Ignored Virtual Pin assignment to \"funct3_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress14 " "Ignored Virtual Pin assignment to \"memAddress14\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress23 " "Ignored Virtual Pin assignment to \"memAddress23\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "imm_out_EX " "Ignored Virtual Pin assignment to \"imm_out_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress10 " "Ignored Virtual Pin assignment to \"memAddress10\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress27 " "Ignored Virtual Pin assignment to \"memAddress27\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress8 " "Ignored Virtual Pin assignment to \"memAddress8\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress13 " "Ignored Virtual Pin assignment to \"memAddress13\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC_EX " "Ignored Virtual Pin assignment to \"PC_EX\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress " "Ignored Virtual Pin assignment to \"memAddress\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "inst_ID " "Ignored Virtual Pin assignment to \"inst_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "PC_ID " "Ignored Virtual Pin assignment to \"PC_ID\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "nextPC " "Ignored Virtual Pin assignment to \"nextPC\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress20 " "Ignored Virtual Pin assignment to \"memAddress20\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress12 " "Ignored Virtual Pin assignment to \"memAddress12\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress26 " "Ignored Virtual Pin assignment to \"memAddress26\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress18 " "Ignored Virtual Pin assignment to \"memAddress18\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""} { "Warning" "WCUT_CUT_IGNORE_NO_MATCH_VIRTUAL_IO" "memAddress31 " "Ignored Virtual Pin assignment to \"memAddress31\"." {  } {  } 0 15751 "Ignored Virtual Pin assignment to \"%1!s!\"." 0 0 "Design Software" 0 -1 1687462058476 ""}  } {  } 0 15752 "Ignored %1!d! Virtual Pin logic option assignments" 0 0 "Analysis & Synthesis" 0 -1 1687462058476 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ena " "No output dependent on input pin \"ena\"" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { -128 -880 -712 -112 "ena" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1687462059005 "|tpriscv_g4|ena"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1687462059005 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12390 " "Implemented 12390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687462059005 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687462059005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12344 " "Implemented 12344 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687462059005 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1687462059005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687462059005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462059066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:27:39 2023 " "Processing ended: Thu Jun 22 16:27:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462059066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462059066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462059066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687462059066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687462060323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462060324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:27:40 2023 " "Processing started: Thu Jun 22 16:27:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462060324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687462060324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687462060324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687462060401 ""}
{ "Info" "0" "" "Project  = tpriscv_g4" {  } {  } 0 0 "Project  = tpriscv_g4" 0 0 "Fitter" 0 0 1687462060402 ""}
{ "Info" "0" "" "Revision = tpriscv_g4" {  } {  } 0 0 "Revision = tpriscv_g4" 0 0 "Fitter" 0 0 1687462060402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687462060684 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687462060684 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tpriscv_g4 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"tpriscv_g4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687462060774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687462060821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687462060821 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|wire_pll1_clk\[0\] 1 40000 0 0 " "Implementing clock multiplication of 1, clock division of 40000, and phase shift of 0 degrees (0 ps) for pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_config_altpll.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1687462060870 ""}  } { { "db/pll_config_altpll.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1687462060870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687462061049 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687462061058 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687462061249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687462061249 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687462061249 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687462061249 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687462061285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687462061285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687462061285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687462061285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programas-ext/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687462061285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687462061285 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687462061294 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 45 " "No exact pin location assignment(s) for 35 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1687462062200 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1061 " "The Timing Analyzer is analyzing 1061 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687462063634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpriscv_g4.sdc " "Synopsys Design Constraints File file not found: 'tpriscv_g4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687462063650 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687462063651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687462063672 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector22~0  from: datad  to: combout " "Cell: inst7\|Selector22~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector23~1  from: datad  to: combout " "Cell: inst7\|Selector23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~1  from: datac  to: combout " "Cell: inst7\|Selector24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~4  from: datad  to: combout " "Cell: inst7\|Selector24~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~0  from: datac  to: combout " "Cell: inst7\|Selector25~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~1  from: datad  to: combout " "Cell: inst7\|Selector25~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector26~1  from: datad  to: combout " "Cell: inst7\|Selector26~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector27~2  from: datad  to: combout " "Cell: inst7\|Selector27~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector28~3  from: datab  to: combout " "Cell: inst7\|Selector28~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462063729 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1687462063729 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687462063817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687462063817 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687462063825 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node pll_config:inst17\|altpll:altpll_component\|pll_config_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064465 ""}  } { { "db/pll_config_altpll.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/pll_config_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\|result_node\[0\]~0  " "Automatically promoted node mux_clk:inst18\|lpm_mux:LPM_MUX_component\|mux_7rc:auto_generated\|result_node\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[1\] " "Destination node stage_ifid:inst3\|inst\[1\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[2\] " "Destination node stage_ifid:inst3\|inst\[2\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[4\] " "Destination node stage_ifid:inst3\|inst\[4\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[5\] " "Destination node stage_ifid:inst3\|inst\[5\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[6\] " "Destination node stage_ifid:inst3\|inst\[6\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[7\] " "Destination node stage_ifid:inst3\|inst\[7\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[8\] " "Destination node stage_ifid:inst3\|inst\[8\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[9\] " "Destination node stage_ifid:inst3\|inst\[9\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[10\] " "Destination node stage_ifid:inst3\|inst\[10\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_ifid:inst3\|inst\[12\] " "Destination node stage_ifid:inst3\|inst\[12\]" {  } { { "stage_ifid.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_ifid.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 5845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1687462064465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687462064465 ""}  } { { "db/mux_7rc.tdf" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/db/mux_7rc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 6081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder:inst7\|Selector0~6  " "Automatically promoted node Decoder:inst7\|Selector0~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_mux:inst15\|to_pc\[0\]~0 " "Destination node pc_mux:inst15\|to_pc\[0\]~0" {  } { { "pc_mux.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fetch:inst2\|currPC\[1\]~1 " "Destination node fetch:inst2\|currPC\[1\]~1" {  } { { "fetch.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/fetch.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_mux:inst15\|to_pc\[1\]~16 " "Destination node pc_mux:inst15\|to_pc\[1\]~16" {  } { { "pc_mux.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/pc_mux.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stage_idex:inst5\|ras_ena~0 " "Destination node stage_idex:inst5\|ras_ena~0" {  } { { "stage_idex.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/stage_idex.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 8762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~32 " "Destination node rtl~32" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 17743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rtl~33 " "Destination node rtl~33" {  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 17769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ras_ena_ID~output " "Destination node ras_ena_ID~output" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 328 304 495 344 "ras_ena_ID" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "take_ras_ID~output " "Destination node take_ras_ID~output" {  } { { "tpriscv_g4.bdf" "" { Schematic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/tpriscv_g4.bdf" { { 400 872 1068 416 "take_ras_ID" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 18264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "decoder.v" "" { Text "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/decoder.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~10  " "Automatically promoted node rtl~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~11  " "Automatically promoted node rtl~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~12  " "Automatically promoted node rtl~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~13  " "Automatically promoted node rtl~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~14  " "Automatically promoted node rtl~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~15  " "Automatically promoted node rtl~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~16  " "Automatically promoted node rtl~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064466 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064466 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~17  " "Automatically promoted node rtl~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~18  " "Automatically promoted node rtl~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~19  " "Automatically promoted node rtl~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~20  " "Automatically promoted node rtl~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~21  " "Automatically promoted node rtl~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~22  " "Automatically promoted node rtl~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~23  " "Automatically promoted node rtl~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687462064467 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 0 { 0 ""} 0 7150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687462064467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687462065784 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687462065819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687462065823 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687462065904 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687462065938 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687462065959 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687462065959 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687462065969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687462066768 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687462066780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687462066780 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 1 34 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 1 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1687462066789 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1687462066789 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1687462066789 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 7 7 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 1 15 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 4 20 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1687462066790 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1687462066790 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1687462066790 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687462067848 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687462067871 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687462069604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687462074416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687462074502 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687462106501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687462106501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687462108368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 9.4% " "4e+03 ns of routing delay (approximately 9.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1687462116786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Router estimated average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687462120452 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687462120452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687462154848 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687462154848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:45 " "Fitter routing operations ending: elapsed time is 00:00:45" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687462154851 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.02 " "Total time spent on timing analysis during the Fitter is 11.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687462155225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687462155288 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687462156955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687462156961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687462158285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687462160158 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1687462161032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.fit.smsg " "Generated suppressed messages file C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/output_files/tpriscv_g4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687462161580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5396 " "Peak virtual memory: 5396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462163303 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:29:23 2023 " "Processing ended: Thu Jun 22 16:29:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462163303 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:43 " "Elapsed time: 00:01:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462163303 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462163303 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687462163303 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687462164610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462164611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:29:24 2023 " "Processing started: Thu Jun 22 16:29:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462164611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687462164611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687462164611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687462165004 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687462165833 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687462165873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462166080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:29:26 2023 " "Processing ended: Thu Jun 22 16:29:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462166080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462166080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462166080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687462166080 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687462166798 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687462167344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462167345 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:29:27 2023 " "Processing started: Thu Jun 22 16:29:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462167345 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462167345 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tpriscv_g4 -c tpriscv_g4 " "Command: quartus_sta tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462167345 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687462167483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687462167766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687462167766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462167811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462167811 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1061 " "The Timing Analyzer is analyzing 1061 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687462168254 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tpriscv_g4.sdc " "Synopsys Design Constraints File file not found: 'tpriscv_g4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687462168594 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462168594 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_core1 clk_core1 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk_core1 clk_core1" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687462168615 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40000 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst17\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 40000 -duty_cycle 50.00 -name \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1687462168615 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462168615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462168615 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stage_ifid:inst3\|inst\[0\] stage_ifid:inst3\|inst\[0\] " "create_clock -period 1.000 -name stage_ifid:inst3\|inst\[0\] stage_ifid:inst3\|inst\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687462168623 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462168623 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector22~0  from: datad  to: combout " "Cell: inst7\|Selector22~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector23~1  from: datad  to: combout " "Cell: inst7\|Selector23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~1  from: datac  to: combout " "Cell: inst7\|Selector24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~4  from: datab  to: combout " "Cell: inst7\|Selector24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~0  from: dataa  to: combout " "Cell: inst7\|Selector25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~1  from: dataa  to: combout " "Cell: inst7\|Selector25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector26~1  from: dataa  to: combout " "Cell: inst7\|Selector26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector27~2  from: dataa  to: combout " "Cell: inst7\|Selector27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector28~3  from: datac  to: combout " "Cell: inst7\|Selector28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462168670 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462168670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687462168712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462168717 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687462168728 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687462168737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462169272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462169272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.215 " "Worst-case setup slack is -9.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.215           -5486.784 stage_ifid:inst3\|inst\[0\]  " "   -9.215           -5486.784 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.973            -308.313 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.973            -308.313 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462169275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.170 " "Worst-case hold slack is -4.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.170             -11.961 stage_ifid:inst3\|inst\[0\]  " "   -4.170             -11.961 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.159 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.159              -0.159 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462169328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462169337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462169340 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.847 " "Worst-case minimum pulse width slack is -2.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.847          -10973.982 stage_ifid:inst3\|inst\[0\]  " "   -2.847          -10973.982 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 clk_core1  " "    9.835               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.762               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.762               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462169349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462169349 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687462169634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687462169667 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687462171264 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector22~0  from: datad  to: combout " "Cell: inst7\|Selector22~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector23~1  from: datad  to: combout " "Cell: inst7\|Selector23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~1  from: datac  to: combout " "Cell: inst7\|Selector24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~4  from: datab  to: combout " "Cell: inst7\|Selector24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~0  from: dataa  to: combout " "Cell: inst7\|Selector25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~1  from: dataa  to: combout " "Cell: inst7\|Selector25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector26~1  from: dataa  to: combout " "Cell: inst7\|Selector26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector27~2  from: dataa  to: combout " "Cell: inst7\|Selector27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector28~3  from: datac  to: combout " "Cell: inst7\|Selector28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462171691 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462171691 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462171696 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462171832 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462171832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.163 " "Worst-case setup slack is -8.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.163           -5035.394 stage_ifid:inst3\|inst\[0\]  " "   -8.163           -5035.394 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412            -255.589 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.412            -255.589 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462171836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.628 " "Worst-case hold slack is -3.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.628              -7.049 stage_ifid:inst3\|inst\[0\]  " "   -3.628              -7.049 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.139 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.139              -0.139 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462171916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462171927 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462171941 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.353 " "Worst-case minimum pulse width slack is -2.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.353           -9662.013 stage_ifid:inst3\|inst\[0\]  " "   -2.353           -9662.013 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.818               0.000 clk_core1  " "    9.818               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.716               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.716               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462171965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462171965 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687462172365 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector22~0  from: datad  to: combout " "Cell: inst7\|Selector22~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector23~1  from: datad  to: combout " "Cell: inst7\|Selector23~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~1  from: datac  to: combout " "Cell: inst7\|Selector24~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector24~4  from: datab  to: combout " "Cell: inst7\|Selector24~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~0  from: dataa  to: combout " "Cell: inst7\|Selector25~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector25~1  from: dataa  to: combout " "Cell: inst7\|Selector25~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector26~1  from: dataa  to: combout " "Cell: inst7\|Selector26~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector27~2  from: dataa  to: combout " "Cell: inst7\|Selector27~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst7\|Selector28~3  from: datac  to: combout " "Cell: inst7\|Selector28~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1687462172666 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1687462172666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687462172671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687462172725 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687462172725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.829 " "Worst-case setup slack is -4.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.829           -3043.974 stage_ifid:inst3\|inst\[0\]  " "   -4.829           -3043.974 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.338            -171.278 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.338            -171.278 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462172730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.312 " "Worst-case hold slack is -2.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.312              -6.501 stage_ifid:inst3\|inst\[0\]  " "   -2.312              -6.501 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.290              -0.488 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.290              -0.488 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462172788 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462172797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687462172803 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.582 " "Worst-case minimum pulse width slack is -1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582           -5107.784 stage_ifid:inst3\|inst\[0\]  " "   -1.582           -5107.784 stage_ifid:inst3\|inst\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.587               0.000 clk_core1  " "    9.587               0.000 clk_core1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "399999.664               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "399999.664               0.000 inst17\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687462172815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687462172815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687462173518 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687462173526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4883 " "Peak virtual memory: 4883 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462173679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:29:33 2023 " "Processing ended: Thu Jun 22 16:29:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462173679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462173679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462173679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687462173679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687462174990 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687462174991 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 22 16:29:34 2023 " "Processing started: Thu Jun 22 16:29:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687462174991 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687462174991 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tpriscv_g4 -c tpriscv_g4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687462174991 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687462175585 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tpriscv_g4.vo C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/simulation/questa/ simulation " "Generated file tpriscv_g4.vo in folder \"C:/Users/Enrique/Desktop/5-1/Electro5/TPs/tpriscv_g4/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687462177629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4696 " "Peak virtual memory: 4696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687462177745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 22 16:29:37 2023 " "Processing ended: Thu Jun 22 16:29:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687462177745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687462177745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687462177745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687462177745 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus Prime Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687462178451 ""}
