{
  "Top": "filter",
  "RtlTop": "filter",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -version=1.0.0"
    ]},
  "Args": {"x": {
      "index": "0",
      "type": {
        "dataType": "uint16",
        "dataWidth": "16",
        "interfaceRef": "x"
      }
    }},
  "Return": {
    "dataType": "uint16",
    "dataWidth": "16",
    "interfaceRef": "ap_return"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "113",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter",
    "Version": "1.0",
    "DisplayName": "Filter",
    "Revision": "0",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/..\/src\/lpf.c"],
    "Vhdl": [
      "impl\/vhdl\/filter_mac_muladdcud.vhd",
      "impl\/vhdl\/filter_mul_mul_16bkb.vhd",
      "impl\/vhdl\/filter_x_ant.vhd",
      "impl\/vhdl\/filter_x_coefs.vhd",
      "impl\/vhdl\/filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/filter_mac_muladdcud.v",
      "impl\/verilog\/filter_mul_mul_16bkb.v",
      "impl\/verilog\/filter_x_ant.v",
      "impl\/verilog\/filter_x_ant_ram.dat",
      "impl\/verilog\/filter_x_coefs.v",
      "impl\/verilog\/filter_x_coefs_rom.dat",
      "impl\/verilog\/filter.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/tomas\/oscilloscope_fpga\/filters\/hls\/proj\/filters\/solution1\/.autopilot\/db\/filter.design.xml",
    "DebugDir": "\/home\/tomas\/oscilloscope_fpga\/filters\/hls\/proj\/filters\/solution1\/.debug",
    "ProtoInst": ["\/home\/tomas\/oscilloscope_fpga\/filters\/hls\/proj\/filters\/solution1\/.debug\/filter.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "ap_return",
      "bundle_role": "default"
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "x": {
      "type": "data",
      "dir": "in",
      "width": "16",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "16"
        }},
      "bundle_name": "x",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "16"
    },
    "x": {
      "dir": "in",
      "width": "16"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "filter"},
    "Info": {"filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"filter": {
        "Latency": {
          "LatencyBest": "113",
          "LatencyAvg": "113",
          "LatencyWorst": "113",
          "PipelineII": "114",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.380"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "28",
            "Latency": "111",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "2",
          "FF": "170",
          "LUT": "194",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "filter",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-05-02 18:57:24 WEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
