// Seed: 1972381003
`timescale 1ps / 1ps `timescale 1 ps / 1ps `timescale 1ps / 1ps
module module_0 (
    output logic id_0
    , id_5,
    output logic id_1,
    output logic id_2,
    output logic id_3,
    input  logic id_4
);
  assign id_2 = 1;
endmodule
