--- 

+++ 

@@ -31,7 +31,7 @@

   reg tx_done;
   assign M_AXIS_TVALID = axis_tvalid_delay;
   assign M_AXIS_TDATA = stream_data_out;
-  assign M_AXIS_TLAST = axis_tlast_delay;
+  assign M_AXIS_TLAST = ~axis_tlast_delay;
   assign M_AXIS_TSTRB = { C_M_AXIS_TDATA_WIDTH / 8{ 1'b1 } };
 
   always @(posedge M_AXIS_ACLK) if(!M_AXIS_ARESETN) begin