{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 27 16:42:36 2013 " "Info: Processing started: Fri Dec 27 16:42:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pulse_picker -c pulse_picker" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" pulse_picker_div.vhd(167) " "Error (10500): VHDL syntax error at pulse_picker_div.vhd(167) near text \"PROCESS\";  expecting \"if\"" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 167 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \":=\", or \"<=\" pulse_picker_div.vhd(177) " "Error (10500): VHDL syntax error at pulse_picker_div.vhd(177) near text \"begin\";  expecting \":=\", or \"<=\"" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 177 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" pulse_picker_div.vhd(184) " "Error (10500): VHDL syntax error at pulse_picker_div.vhd(184) near text \"process\";  expecting \"if\"" {  } { { "pulse_picker_div.vhd" "" { Text "D:/github/workrepo/FBLASER/CPLD/pulse_picker_div.vhd" 184 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker_div.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file pulse_picker_div.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_picker.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pulse_picker.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_picker " "Info: Found entity 1: pulse_picker" {  } { { "pulse_picker.bdf" "" { Schematic "D:/github/workrepo/FBLASER/CPLD/pulse_picker.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Error: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 27 16:42:37 2013 " "Error: Processing ended: Fri Dec 27 16:42:37 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
