[[parameter-list-of-the-memory-controller]]
==== Parameter List of the Memory Controller

[[software-visible-parameter-list-of-the-memory-controller]]
.Software-visible parameter list of the memory controller
[%header,cols="9*1m"]
|===
d|Offset
|63:55
|55:48
|47:40
|39:32
|31:24
|23:16
|15:8
|7:0

9+s|PHY

|0x0000
|
|
|
|
|
|
2+|version(RD)

|0x0008
|
|
|x4_mode
|ddr3_mode
|
|
2+|capability(RD)

|0x0010
|
|
|
|
|
|
|dram_init(RD)
|init_start

|0x0018
|
|
|
|
|
|
|
|

|0x0020
|
|
|
|
|
|
|preamble2
|rdfifo_valid

|0x0028
|
3+|rdfifo_empty(RD)
|
3+|Overflow(RD)

|0x0030
|
|dll_value(RD)
|dll_init_done(RD)
|dll_lock_mode
|dll_bypass
|dll_adjj_cnt
|dll_increment
|dll_start_point

|0x0038
|
|
|
|dll_dbl_fix
|
|
|dll_close_disable
|dll_ck

|0x0040
|
|
|
|dbl_ctrl_ckca
|
|
|
|dll_dbl_ckca

|0x0048
4+|pll_ctrl_ckca
|pll_lock_ckca(RD)
|dll_lock_ckca(RD)
|clken_ckca
|clksel_ckca

|0x0050
|
|
|
|dbl_ctrl_ds_0
|
|
|
|dll_dbl_ds_0

|0x0058
4+|pll_ctrl_ds_0
|pll_lock_ds_0(RD)
|dll_lock_ds_0(RD)
|clken_ds_0
|clksel_ds_0

|0x0060
|
|
|
|dbl_ctrl_ds_1
|
|
|
|dll_dbl_ds_1

|0x0068
4+|pll_ctrl_ds_1
|pll_lock_ds_1(RD)
|dll_lock_ds_1(RD)
|clken_ds_1
|clksel_ds_1

|0x0070
|
|
|
|dbl_ctrl_ds_2
|
|
|
|dll_dbl_ds_2

|0x0078
4+|pll_ctrl_ds_2
|pll_lock_ds_2(RD)
|dll_lock_ds_2(RD)
|clken_ds_2
|clksel_ds_2

|0x0080
|
|
|
|dbl_ctrl_ds_3
|
|
|
|dll_dbl_ds_3

|0x0088
4+|pll_ctrl_ds_3
|pll_lock_ds_3(RD)
|dll_lock_ds_3(RD)
|clken_ds_3
|clksel_ds_3

|0x0090
|
|
|
|dbl_ctrl_ds_4
|
|
|
|dll_dbl_ds_4

|0x0098
4+|pll_ctrl_ds_4
|pll_lock_ds_4(RD)
|dll_lock_ds_4(RD)
|clken_ds_4
|clksel_ds_4

|0x00a0
|
|
|
|dbl_ctrl_ds_5
|
|
|
|dll_dbl_ds_5

|0x00a8
4+|pll_ctrl_ds_5
|pll_lock_ds_5(RD)
|dll_lock_ds_5(RD)
|clken_ds_5
|clksel_ds_5

|0x00b0
|
|
|
|dbl_ctrl_ds_6
|
|
|
|dll_dbl_ds_6

|0x00b8
4+|pll_ctrl_ds_6
|pll_lock_ds_6(RD)
|dll_lock_ds_6(RD)
|clken_ds_6
|clksel_ds_6

|0x00c0
|
|
|
|dbl_ctrl_ds_7
|
|
|
|dll_dbl_ds_7

|0x00c8
4+|pll_ctrl_ds_7
|pll_lock_ds_7(RD)
|dll_lock_ds_7(RD)
|clken_ds_7
|clksel_ds_7

|0x00d0
|
|
|
|dbl_ctrl_ds_8
|
|
|
|dll_dbl_ds_8

|0x00d8
4+|pll_ctrl_ds_8
|pll_lock_ds_8(RD)
|dll_lock_ds_8(RD)
|clken_ds_8
|clksel_ds_8

|0x00e0
|
|
|vrefclk_inv
2+|vref_sample
|vref_num
|vref_dly
|dll_vref

d|......
|
|
|
|
|
|
|
|

|0x0100
|
|
|
|
|dll_1xdly_0
|dll_1xgen_0
|dll_wrdqs_0
|dll_wrdq_0

|0x0108
|
|
|
|
|
|dll_gate_0
|dll_rddqs1_0
|dll_rddqs0_0

|0x0110
|rdodt_ctrl_0
|rdgate_len_0
|rdgate_mode_0
|rdgate_ctrl_0
|
|
|dqs_oe_ctrl_0
|dq_oe_ctrl_0

|0x0118
|
|
|
|
|
|dly_2x_0
|redge_sel_0
|rddqs_phase_0(RD)

|0x0120
|w_bdly0_0[31:28]
|w_bdly0_0[27:24]
|w_bdly0_0[23:20]
|w_bdly0_0[19:16]
|w_bdly0_0[15:12]
|w_bdly0_0[11:8]
|w_bdly0_0[7:4]
|w_bdly0_0[3:0]

|0x0128
|
|w_bdly0_0[59:56]
|w_bdly0_0[55:52]
|w_bdly0_0[51:48]
|w_bdly0_0[47:44]
|w_bdly0_0[43:40]
|w_bdly0_0[39:36]
|w_bdly0_0[35:32]

|0x0130
|w_bdly1_0[24:21]
|w_bdly1_0[20:18]
|w_bdly1_0[17:15]
|w_bdly1_0[14:12]
|w_bdly1_0[11:9]
|w_bdly1_0[8:6]
|w_bdly1_0[5:3]
|w_bdly1_0[2:0]

|0x0138
|
|
|
|
|
|
|
|w_bdly1_0[27:26]

|0x0140
|
|
|
|
|
|
|rg_bdly_0[7:4]
|rg_bdly_0[3:0]

|0x0148
|
|
|
|
|
|
|
|

|0x0150
|rdqsp_bdly_0[31:28]
|rdqsp_bdly_0[27:24]
|rdqsp_bdly_0[23:20]
|rdqsp_bdly_0[19:16]
|rdqsp_bdly_0[15:12]
|rdqsp_bdly_0[11:8]
|rdqsp_bdly_0[7:4]
|rdqsp_bdly_0[3:0]

|0x0158
|
|
|
|
|
|
|
|rdqsp_bdly_0[35:32]

|0x0160
|rdqsn_bdly_0[31:28]
|rdqsn_bdly_0[27:24]
|rdqsn_bdly_0[23:20]
|rdqsn_bdly_0[19:16]
|rdqsn_bdly_0[15:12]
|rdqsn_bdly_0[11:8]
|rdqsn_bdly_0[7:4]
|rdqsn_bdly_0[3:0]

|0x0168
|
|
|
|
|
|
|
|rdqsn_bdly_0[35:32]

|0x0170
|rdq_bdly_0[24:21]
|rdq_bdly_0[20:18]
|rdq_bdly_0[17:15]
|rdq_bdly_0[14:12]
|rdq_bdly_0[11:9]
|rdq_bdly_0[8:6]
|rdq_bdly_0[5:3]
|rdq_bdly_0[2:0]

|0x0178
|
|
|
|
|
|
|
|rdq_bdly_0[27:26]

|0x0180
|
|
|
|
|dll_1xdly_1
|dll_1xgen_1
|dll_wrdqs_1
|dll_wrdq_1

|0x0188
|
|
|
|
|
|dll_gate_1
|dll_rddqs1_1
|dll_rddqs0_1

|0x0190
|rdodt_ctrl_1
|rdgate_len_1
|rdgate_mode_1
|rdgate_ctrl_1
|
|
|dqs_oe_ctrl_1
|dq_oe_ctrl_1

|0x0198
|
|
|
|
|
|dly_2x_1
|redge_sel_1
|rddqs_phase_1(RD)

|0x01a0
|w_bdly0_1[31:28]
|w_bdly0_1[27:24]
|w_bdly0_1[23:20]
|w_bdly0_1[19:16]
|w_bdly0_1[15:12]
|w_bdly0_1[11:8]
|w_bdly0_1[7:4]
|w_bdly0_1[3:0]

|0x01a8
|
|w_bdly0_1[59:56]
|w_bdly0_1[55:52]
|w_bdly0_1[51:48]
|w_bdly0_1[47:44]
|w_bdly0_1[43:40]
|w_bdly0_1[39:36]
|w_bdly0_1[35:32]

|0x01b0
|w_bdly1_1[24:21]
|w_bdly1_1[20:18]
|w_bdly1_1[17:15]
|w_bdly1_1[14:12]
|w_bdly1_1[11:9]
|w_bdly1_1[8:6]
|w_bdly1_1[5:3]
|w_bdly1_1[2:0]

|0x01b8
|
|
|
|
|
|
|
|w_bdly1_1[27:26]

|0x01c0
|
|
|
|
|
|
|rg_bdly_1[7:4]
|rg_bdly_1[3:0]

|0x01c8
|
|
|
|
|
|
|
|

|0x01d0
|rdqsp_bdly_1[31:28]
|rdqsp_bdly_1[27:24]
|rdqsp_bdly_1[23:20]
|rdqsp_bdly_1[19:16]
|rdqsp_bdly_1[15:12]
|rdqsp_bdly_1[11:8]
|rdqsp_bdly_1[7:4]
|rdqsp_bdly_1[3:0]

|0x01d8
|
|
|
|
|
|
|
|rdqsp_bdly_1[35:32]

|0x01e0
|rdqsn_bdly_1[31:28]
|rdqsn_bdly_1[27:24]
|rdqsn_bdly_1[23:20]
|rdqsn_bdly_1[19:16]
|rdqsn_bdly_1[15:12]
|rdqsn_bdly_1[11:8]
|rdqsn_bdly_1[7:4]
|rdqsn_bdly_1[3:0]

|0x01e8
|
|
|
|
|
|
|
|rdqsn_bdly_1[35:32]

|0x01f0
|rdq_bdly_1[24:21]
|rdq_bdly_1[20:18]
|rdq_bdly_1[17:15]
|rdq_bdly_1[14:12]
|rdq_bdly_1[11:9]
|rdq_bdly_1[8:6]
|rdq_bdly_1[5:3]
|rdq_bdly_1[2:0]

|0x01f8
|
|
|
|
|
|
|
|rdq_bdly_1[27:26]

|0x0200
|
|
|
|
|dll_1xdly_2
|dll_1xgen_2
|dll_wrdqs_2
|dll_wrdq_2

|0x0208
|
|
|
|
|
|dll_gate_2
|dll_rddqs1_2
|dll_rddqs0_2

|0x0210
|rdodt_ctrl_2
|rdgate_len_2
|rdgate_mode_2
|rdgate_ctrl_2
|
|
|dqs_oe_ctrl_2
|dq_oe_ctrl_2

|0x0218
|
|
|
|
|
|dly_2x_2
|redge_sel_2
|rddqs_phase_2(RD)

|0x0220
|w_bdly0_2[31:28]
|w_bdly0_2[27:24]
|w_bdly0_2[23:20]
|w_bdly0_2[19:16]
|w_bdly0_2[15:12]
|w_bdly0_2[11:8]
|w_bdly0_2[7:4]
|w_bdly0_2[3:0]

|0x0228
|
|w_bdly0_2[59:56]
|w_bdly0_2[55:52]
|w_bdly0_2[51:48]
|w_bdly0_2[47:44]
|w_bdly0_2[43:40]
|w_bdly0_2[39:36]
|w_bdly0_2[35:32]

|0x0230
|w_bdly1_2[24:21]
|w_bdly1_2[20:18]
|w_bdly1_2[17:15]
|w_bdly1_2[14:12]
|w_bdly1_2[11:9]
|w_bdly1_2[8:6]
|w_bdly1_2[5:3]
|w_bdly1_2[2:0]

|0x0238
|
|
|
|
|
|
|
|w_bdly1_2[27:26]

|0x0240
|
|
|
|
|
|
|rg_bdly_2[7:4]
|rg_bdly_2[3:0]

|0x0248
|
|
|
|
|
|
|
|

|0x0250
|rdqsp_bdly_2[31:28]
|rdqsp_bdly_2[27:24]
|rdqsp_bdly_2[23:20]
|rdqsp_bdly_2[19:16]
|rdqsp_bdly_2[15:12]
|rdqsp_bdly_2[11:8]
|rdqsp_bdly_2[7:4]
|rdqsp_bdly_2[3:0]

|0x0258
|
|
|
|
|
|
|
|rdqsp_bdly_2[35:32]

|0x0260
|rdqsn_bdly_2[31:28]
|rdqsn_bdly_2[27:24]
|rdqsn_bdly_2[23:20]
|rdqsn_bdly_2[19:16]
|rdqsn_bdly_2[15:12]
|rdqsn_bdly_2[11:8]
|rdqsn_bdly_2[7:4]
|rdqsn_bdly_2[3:0]

|0x0268
|
|
|
|
|
|
|
|rdqsn_bdly_2[35:32]

|0x0270
|rdq_bdly_2[24:21]
|rdq_bdly_2[20:18]
|rdq_bdly_2[17:15]
|rdq_bdly_2[14:12]
|rdq_bdly_2[11:9]
|rdq_bdly_2[8:6]
|rdq_bdly_2[5:3]
|rdq_bdly_2[2:0]

|0x0278
|
|
|
|
|
|
|
|rdq_bdly_2[27:26]

|0x0280
|
|
|
|
|dll_1xdly_3
|dll_1xgen_3
|dll_wrdqs_3
|dll_wrdq_3

|0x0288
|
|
|
|
|
|dll_gate_3
|dll_rddqs1_3
|dll_rddqs0_3

|0x0290
|rdodt_ctrl_3
|rdgate_len_3
|rdgate_mode_3
|rdgate_ctrl_3
|
|
|dqs_oe_ctrl_3
|dq_oe_ctrl_3

|0x0298
|
|
|
|
|
|dly_2x_3
|redge_sel_3
|rddqs_phase_3(RD)

|0x02a0
|w_bdly0_3[31:28]
|w_bdly0_3[27:24]
|w_bdly0_3[23:20]
|w_bdly0_3[19:16]
|w_bdly0_3[15:12]
|w_bdly0_3[11:8]
|w_bdly0_3[7:4]
|w_bdly0_3[3:0]

|0x02a8
|
|w_bdly0_3[59:56]
|w_bdly0_3[55:52]
|w_bdly0_3[51:48]
|w_bdly0_3[47:44]
|w_bdly0_3[43:40]
|w_bdly0_3[39:36]
|w_bdly0_3[35:32]

|0x02b0
|w_bdly1_3[24:21]
|w_bdly1_3[20:18]
|w_bdly1_3[17:15]
|w_bdly1_3[14:12]
|w_bdly1_3[11:9]
|w_bdly1_3[8:6]
|w_bdly1_3[5:3]
|w_bdly1_3[2:0]

|0x02b8
|
|
|
|
|
|
|
|w_bdly1_3[27:26]

|0x02c0
|
|
|
|
|
|
|rg_bdly_3[7:4]
|rg_bdly_3[3:0]

|0x02c8
|
|
|
|
|
|
|
|

|0x02d0
|rdqsp_bdly_3[31:28]
|rdqsp_bdly_3[27:24]
|rdqsp_bdly_3[23:20]
|rdqsp_bdly_3[19:16]
|rdqsp_bdly_3[15:12]
|rdqsp_bdly_3[11:8]
|rdqsp_bdly_3[7:4]
|rdqsp_bdly_3[3:0]

|0x02d8
|
|
|
|
|
|
|
|rdqsp_bdly_3[35:32]

|0x02e0
|rdqsn_bdly_3[31:28]
|rdqsn_bdly_3[27:24]
|rdqsn_bdly_3[23:20]
|rdqsn_bdly_3[19:16]
|rdqsn_bdly_3[15:12]
|rdqsn_bdly_3[11:8]
|rdqsn_bdly_3[7:4]
|rdqsn_bdly_3[3:0]

|0x02e8
|
|
|
|
|
|
|
|rdqsn_bdly_3[35:32]

|0x02f0
|rdq_bdly_3[24:21]
|rdq_bdly_3[20:18]
|rdq_bdly_3[17:15]
|rdq_bdly_3[14:12]
|rdq_bdly_3[11:9]
|rdq_bdly_3[8:6]
|rdq_bdly_3[5:3]
|rdq_bdly_3[2:0]

|0x02f8
|
|
|
|
|
|
|
|rdq_bdly_3[27:26]

|0x0300
|
|
|
|
|dll_1xdly_4
|dll_1xgen_4
|dll_wrdqs_4
|dll_wrdq_4

|0x0308
|
|
|
|
|
|dll_gate_4
|dll_rddqs1_4
|dll_rddqs0_4

|0x0310
|rdodt_ctrl_4
|rdgate_len_4
|rdgate_mode_4
|rdgate_ctrl_4
|
|
|dqs_oe_ctrl_4
|dq_oe_ctrl_4

|0x0318
|
|
|
|
|
|dly_2x_4
|redge_sel_4
|rddqs_phase_4(RD)

|0x0320
|w_bdly0_4[31:28]
|w_bdly0_4[27:24]
|w_bdly0_4[23:20]
|w_bdly0_4[19:16]
|w_bdly0_4[15:12]
|w_bdly0_4[11:8]
|w_bdly0_4[7:4]
|w_bdly0_4[3:0]

|0x0328
|
|w_bdly0_4[59:56]
|w_bdly0_4[55:52]
|w_bdly0_4[51:48]
|w_bdly0_4[47:44]
|w_bdly0_4[43:40]
|w_bdly0_4[39:36]
|w_bdly0_4[35:32]

|0x0330
|w_bdly1_4[24:21]
|w_bdly1_4[20:18]
|w_bdly1_4[17:15]
|w_bdly1_4[14:12]
|w_bdly1_4[11:9]
|w_bdly1_4[8:6]
|w_bdly1_4[5:3]
|w_bdly1_4[2:0]

|0x0338
|
|
|
|
|
|
|
|w_bdly1_4[27:26]

|0x0340
|
|
|
|
|
|
|rg_bdly_4[7:4]
|rg_bdly_4[3:0]

|0x0348
|
|
|
|
|
|
|
|

|0x0350
|rdqsp_bdly_4[31:28]
|rdqsp_bdly_4[27:24]
|rdqsp_bdly_4[23:20]
|rdqsp_bdly_4[19:16]
|rdqsp_bdly_4[15:12]
|rdqsp_bdly_4[11:8]
|rdqsp_bdly_4[7:4]
|rdqsp_bdly_4[3:0]

|0x0358
|
|
|
|
|
|
|
|rdqsp_bdly_4[35:32]

|0x0360
|rdqsn_bdly_4[31:28]
|rdqsn_bdly_4[27:24]
|rdqsn_bdly_4[23:20]
|rdqsn_bdly_4[19:16]
|rdqsn_bdly_4[15:12]
|rdqsn_bdly_4[11:8]
|rdqsn_bdly_4[7:4]
|rdqsn_bdly_4[3:0]

|0x0368
|
|
|
|
|
|
|
|rdqsn_bdly_4[35:32]

|0x0370
|rdq_bdly_4[24:21]
|rdq_bdly_4[20:18]
|rdq_bdly_4[17:15]
|rdq_bdly_4[14:12]
|rdq_bdly_4[11:9]
|rdq_bdly_4[8:6]
|rdq_bdly_4[5:3]
|rdq_bdly_4[2:0]

|0x0378
|
|
|
|
|
|
|
|rdq_bdly_4[27:26]

|0x0380
|
|
|
|
|dll_1xdly_5
|dll_1xgen_5
|dll_wrdqs_5
|dll_wrdq_5

|0x0388
|
|
|
|
|
|dll_gate_5
|dll_rddqs1_5
|dll_rddqs0_5

|0x0390
|rdodt_ctrl_5
|rdgate_len_5
|rdgate_mode_5
|rdgate_ctrl_5
|
|
|dqs_oe_ctrl_5
|dq_oe_ctrl_5

|0x0398
|
|
|
|
|
|dly_2x_5
|redge_sel_5
|rddqs_phase_5(RD)

|0x03a0
|w_bdly0_5[31:28]
|w_bdly0_5[27:24]
|w_bdly0_5[23:20]
|w_bdly0_5[19:16]
|w_bdly0_5[15:12]
|w_bdly0_5[11:8]
|w_bdly0_5[7:4]
|w_bdly0_5[3:0]

|0x03a8
|
|w_bdly0_5[59:56]
|w_bdly0_5[55:52]
|w_bdly0_5[51:48]
|w_bdly0_5[47:44]
|w_bdly0_5[43:40]
|w_bdly0_5[39:36]
|w_bdly0_5[35:32]

|0x03b0
|w_bdly1_5[24:21]
|w_bdly1_5[20:18]
|w_bdly1_5[17:15]
|w_bdly1_5[14:12]
|w_bdly1_5[11:9]
|w_bdly1_5[8:6]
|w_bdly1_5[5:3]
|w_bdly1_5[2:0]

|0x03b8
|
|
|
|
|
|
|
|w_bdly1_5[27:26]

|0x03c0
|
|
|
|
|
|
|rg_bdly_5[7:4]
|rg_bdly_5[3:0]

|0x03c8
|
|
|
|
|
|
|
|

|0x03d0
|rdqsp_bdly_5[31:28]
|rdqsp_bdly_5[27:24]
|rdqsp_bdly_5[23:20]
|rdqsp_bdly_5[19:16]
|rdqsp_bdly_5[15:12]
|rdqsp_bdly_5[11:8]
|rdqsp_bdly_5[7:4]
|rdqsp_bdly_5[3:0]

|0x03d8
|
|
|
|
|
|
|
|rdqsp_bdly_5[35:32]

|0x03e0
|rdqsn_bdly_5[31:28]
|rdqsn_bdly_5[27:24]
|rdqsn_bdly_5[23:20]
|rdqsn_bdly_5[19:16]
|rdqsn_bdly_5[15:12]
|rdqsn_bdly_5[11:8]
|rdqsn_bdly_5[7:4]
|rdqsn_bdly_5[3:0]

|0x03e8
|
|
|
|
|
|
|
|rdqsn_bdly_5[35:32]

|0x03f0
|rdq_bdly_5[24:21]
|rdq_bdly_5[20:18]
|rdq_bdly_5[17:15]
|rdq_bdly_5[14:12]
|rdq_bdly_5[11:9]
|rdq_bdly_5[8:6]
|rdq_bdly_5[5:3]
|rdq_bdly_5[2:0]

|0x03f8
|
|
|
|
|
|
|
|rdq_bdly_5[27:26]

|0x0400
|
|
|
|
|dll_1xdly_6
|dll_1xgen_6
|dll_wrdqs_6
|dll_wrdq_6

|0x0408
|
|
|
|
|
|dll_gate_6
|dll_rddqs1_6
|dll_rddqs0_6

|0x0410
|rdodt_ctrl_6
|rdgate_len_6
|rdgate_mode_6
|rdgate_ctrl_6
|
|
|dqs_oe_ctrl_6
|dq_oe_ctrl_6

|0x0418
|
|
|
|
|
|dly_2x_6
|redge_sel_6
|rddqs_phase_6(RD)

|0x0420
|w_bdly0_6[31:28]
|w_bdly0_6[27:24]
|w_bdly0_6[23:20]
|w_bdly0_6[19:16]
|w_bdly0_6[15:12]
|w_bdly0_6[11:8]
|w_bdly0_6[7:4]
|w_bdly0_6[3:0]

|0x0428
|
|w_bdly0_6[59:56]
|w_bdly0_6[55:52]
|w_bdly0_6[51:48]
|w_bdly0_6[47:44]
|w_bdly0_6[43:40]
|w_bdly0_6[39:36]
|w_bdly0_6[35:32]

|0x0430
|w_bdly1_6[24:21]
|w_bdly1_6[20:18]
|w_bdly1_6[17:15]
|w_bdly1_6[14:12]
|w_bdly1_6[11:9]
|w_bdly1_6[8:6]
|w_bdly1_6[5:3]
|w_bdly1_6[2:0]

|0x0438
|
|
|
|
|
|
|
|w_bdly1_6[27:26]

|0x0440
|
|
|
|
|
|
|rg_bdly_6[7:4]
|rg_bdly_6[3:0]

|0x0448
|
|
|
|
|
|
|
|

|0x0450
|rdqsp_bdly_6[31:28]
|rdqsp_bdly_6[27:24]
|rdqsp_bdly_6[23:20]
|rdqsp_bdly_6[19:16]
|rdqsp_bdly_6[15:12]
|rdqsp_bdly_6[11:8]
|rdqsp_bdly_6[7:4]
|rdqsp_bdly_6[3:0]

|0x0458
|
|
|
|
|
|
|
|rdqsp_bdly_6[35:32]

|0x0460
|rdqsn_bdly_6[31:28]
|rdqsn_bdly_6[27:24]
|rdqsn_bdly_6[23:20]
|rdqsn_bdly_6[19:16]
|rdqsn_bdly_6[15:12]
|rdqsn_bdly_6[11:8]
|rdqsn_bdly_6[7:4]
|rdqsn_bdly_6[3:0]

|0x0468
|
|
|
|
|
|
|
|rdqsn_bdly_6[35:32]

|0x0470
|rdq_bdly_6[24:21]
|rdq_bdly_6[20:18]
|rdq_bdly_6[17:15]
|rdq_bdly_6[14:12]
|rdq_bdly_6[11:9]
|rdq_bdly_6[8:6]
|rdq_bdly_6[5:3]
|rdq_bdly_6[2:0]

|0x0478
|
|
|
|
|
|
|
|rdq_bdly_6[27:26]

|0x0480
|
|
|
|
|dll_1xdly_7
|dll_1xgen_7
|dll_wrdqs_7
|dll_wrdq_7

|0x0488
|
|
|
|
|
|dll_gate_7
|dll_rddqs1_7
|dll_rddqs0_7

|0x0490
|rdodt_ctrl_7
|rdgate_len_7
|rdgate_mode_7
|rdgate_ctrl_7
|
|
|dqs_oe_ctrl_7
|dq_oe_ctrl_7

|0x0498
|
|
|
|
|
|dly_2x_7
|redge_sel_7
|rddqs_phase_7(RD)

|0x04a0
|w_bdly0_7[31:28]
|w_bdly0_7[27:24]
|w_bdly0_7[23:20]
|w_bdly0_7[19:16]
|w_bdly0_7[15:12]
|w_bdly0_7[11:8]
|w_bdly0_7[7:4]
|w_bdly0_7[3:0]

|0x04a8
|
|w_bdly0_7[59:56]
|w_bdly0_7[55:52]
|w_bdly0_7[51:48]
|w_bdly0_7[47:44]
|w_bdly0_7[43:40]
|w_bdly0_7[39:36]
|w_bdly0_7[35:32]

|0x04b0
|w_bdly1_7[24:21]
|w_bdly1_7[20:18]
|w_bdly1_7[17:15]
|w_bdly1_7[14:12]
|w_bdly1_7[11:9]
|w_bdly1_7[8:6]
|w_bdly1_7[5:3]
|w_bdly1_7[2:0]

|0x04b8
|
|
|
|
|
|
|
|w_bdly1_7[27:26]

|0x04c0
|
|
|
|
|
|
|rg_bdly_7[7:4]
|rg_bdly_7[3:0]

|0x04c8
|
|
|
|
|
|
|
|

|0x04d0
|rdqsp_bdly_7[31:28]
|rdqsp_bdly_7[27:24]
|rdqsp_bdly_7[23:20]
|rdqsp_bdly_7[19:16]
|rdqsp_bdly_7[15:12]
|rdqsp_bdly_7[11:8]
|rdqsp_bdly_7[7:4]
|rdqsp_bdly_7[3:0]

|0x04d8
|
|
|
|
|
|
|
|rdqsp_bdly_7[35:32]

|0x04e0
|rdqsn_bdly_7[31:28]
|rdqsn_bdly_7[27:24]
|rdqsn_bdly_7[23:20]
|rdqsn_bdly_7[19:16]
|rdqsn_bdly_7[15:12]
|rdqsn_bdly_7[11:8]
|rdqsn_bdly_7[7:4]
|rdqsn_bdly_7[3:0]

|0x04e8
|
|
|
|
|
|
|
|rdqsn_bdly_7[35:32]

|0x04f0
|rdq_bdly_7[24:21]
|rdq_bdly_7[20:18]
|rdq_bdly_7[17:15]
|rdq_bdly_7[14:12]
|rdq_bdly_7[11:9]
|rdq_bdly_7[8:6]
|rdq_bdly_7[5:3]
|rdq_bdly_7[2:0]

|0x04f8
|
|
|
|
|
|
|
|rdq_bdly_7[27:26]

|0x0500
|
|
|
|
|dll_1xdly_8
|dll_1xgen_8
|dll_wrdqs_8
|dll_wrdq_8

|0x0508
|
|
|
|
|
|dll_gate_8
|dll_rddqs1_8
|dll_rddqs0_8

|0x0510
|rdodt_ctrl_8
|rdgate_len_8
|rdgate_mode_8
|rdgate_ctrl_8
|
|
|dqs_oe_ctrl_8
|dq_oe_ctrl_8

|0x0518
|
|
|
|
|
|dly_2x_8
|redge_sel_8
|rddqs_phase_8(RD)

|0x0520
|w_bdly0_8[31:28]
|w_bdly0_8[27:24]
|w_bdly0_8[23:20]
|w_bdly0_8[19:16]
|w_bdly0_8[15:12]
|w_bdly0_8[11:8]
|w_bdly0_8[7:4]
|w_bdly0_8[3:0]

|0x0528
|
|w_bdly0_8[59:56]
|w_bdly0_8[55:52]
|w_bdly0_8[51:48]
|w_bdly0_8[47:44]
|w_bdly0_8[43:40]
|w_bdly0_8[39:36]
|w_bdly0_8[35:32]

|0x0530
|w_bdly1_8[24:21]
|w_bdly1_8[20:18]
|w_bdly1_8[17:15]
|w_bdly1_8[14:12]
|w_bdly1_8[11:9]
|w_bdly1_8[8:6]
|w_bdly1_8[5:3]
|w_bdly1_8[2:0]

|0x0538
|
|
|
|
|
|
|
|w_bdly1_8[27:26]

|0x0540
|
|
|
|
|
|
|rg_bdly_8[7:4]
|rg_bdly_8[3:0]

|0x0548
|
|
|
|
|
|
|
|

|0x0550
|rdqsp_bdly_8[31:28]
|rdqsp_bdly_8[27:24]
|rdqsp_bdly_8[23:20]
|rdqsp_bdly_8[19:16]
|rdqsp_bdly_8[15:12]
|rdqsp_bdly_8[11:8]
|rdqsp_bdly_8[7:4]
|rdqsp_bdly_8[3:0]

|0x0558
|
|
|
|
|
|
|
|rdqsp_bdly_8[35:32]

|0x0560
|rdqsn_bdly_8[31:28]
|rdqsn_bdly_8[27:24]
|rdqsn_bdly_8[23:20]
|rdqsn_bdly_8[19:16]
|rdqsn_bdly_8[15:12]
|rdqsn_bdly_8[11:8]
|rdqsn_bdly_8[7:4]
|rdqsn_bdly_8[3:0]

|0x0568
|
|
|
|
|
|
|
|rdqsn_bdly_8[35:32]

|0x0570
|rdq_bdly_8[24:21]
|rdq_bdly_8[20:18]
|rdq_bdly_8[17:15]
|rdq_bdly_8[14:12]
|rdq_bdly_8[11:9]
|rdq_bdly_8[8:6]
|rdq_bdly_8[5:3]
|rdq_bdly_8[2:0]

|0x0578
|
|
|
|
|
|
|
|rdq_bdly_8[27:26]

d|......
|
|
|
|
|
|
|
|

|0x0700
|
|
|
|
|leveling_cs
|tLVL_DELAY
|leveling_req(WR)
|leveling_mode

|0x0708
|
|
|
|
|
|
|leveling_done(RD)
|leveling_ready(RD)

|0x0710
|leveling_resp_7
|leveling_resp_6
|leveling_resp_5
|leveling_resp_4
|leveling_resp_3
|leveling_resp_2
|leveling_resp_1
|leveling_resp_0

|0x0718
|
|
|
|
|
|
|
|leveling_resp_8

|0x0720
|
|
|
|
|
|
|
|

d|......
|
|
|
|
|
|
|
|

|0x0800
|dfe_ctrl_ds
3+|pad_ctrl_ds
|
3+|pad_ctrl_ck

|0x0808
|
|pad_reset_po
|pad_oplen_ca
|pad_opdly_ca
|
3+|pad_ctrl_ca

|0x0810
2+|vref_ctrl_ds_3
2+|vref_ctrl_ds_2
2+|vref_ctrl_ds_1
2+|vref_ctrl_ds_0

|0x0818
2+|vref_ctrl_ds_7
2+|vref_ctrl_ds_6
2+|vref_ctrl_ds_5
2+|vref_ctrl_ds_4

|0x0820
|
|
|
|
|
|
2+|vref_ctrl_ds_8

|0x0828
|
|
|
|
|
|
|
|

|0x0830
|
|
2+|pad_comp_o(RD)
|
|
2+|pad_comp_i

|0x0838
|
|
|
|
|
|
|
|

9+s|CTL

|0x1000
|
|tRP
|tWLDQSEN
|tMOD
2+|tXPR
|tCKE
|tRESET

|0x1008
|
|
|
|
|
|
|
|tODTL

|0x1010
4+|tREFretention
2+|tRFC
2+|tREF

|0x1018
|tCKESR
|tXSRD
2+|tXS
2+|tRFC_dlr
|
|tREF_IDLE

|0x1020
|
|
|
|
|tRDPDEN
|tCPDED
|tXPDLL
|tXP

|0x1028
|
|
|
|
|tZQperiod
|tZQCL
|tZQCS
|tZQ_CMD

d|......
|
|
|
|
|
|
|
|

|0x1040
|tRCD
|tRRD_S_slr
|tRRD_L_slr
|tRRD_dlr
|
|
|
|tRAS_min

|0x1048
|
|
|
|tRTP
|tWR_CRC_DM
|tWR
|tFAW_slr
|tFAW

|0x1050
|tWTR_S_CRC_DM
|tWTR_L_CRC_DM
|tWTR_S
|tWTR
|
|tCCD_dlr
|tCCD_S_slr
|tCCD_L_slr

|0x1058
|
|
|
|
|
|
|
|

|0x1060
|
|
|tPHY_WRLAT
|tWL
|
|tRDDATA
|tPHY_RDLAT
|tRL

|0x1068
|
|
|
|tCAL
|
|
|
|tPL

|0x1070
|
|
|tW2P_sameba
|tW2W_sameba
|tW2R_sameba
|tR2P_sameba
|tR2W_sameba
|tR2R_sameba

|0x1078
|
|
|tW2P_samebg
|tW2W_samebg
|tW2R_samebg
|tR2P_samebg
|tR2W_samebg
|tR2R_samebg

|0x1080
|
|
|tW2P_samec
|tW2W_samec
|tW2R_samec
|tR2P_samec
|tR2W_samec
|tR2R_samec

|0x1088
|
|
|
|
|
|
|
|

|0x1090
|
|
|tW2P_samecs
|tW2W_samecs
|tW2R_samecs
|tR2P_samecs
|tR2W_samecs
|tR2R_samecs

|0x1098
|
|
|
|tW2W_diffcs
|tW2R_diffcs
|
|tR2W_diffcs
|tR2R_diffcs

d|......
|
|
|
|
|
|
|
|

|0x1100
|
|
|cs_ref
|cs_resync
|cs_zqcl
|cs_zq
|cs_mrs
|cs_enable

|0x1108
4+|cke_map
4+|cs_map

|0x1110
|
|
|
|cs2cid
|
|
|
|cid_map

|0x1118
|
|
|
|
|
|
|
|

|0x1120
|mrs_done(RD)
|mrs_req(WR)
|pre_all_done(RD)
|pre_all_req(WR)
|cmd_cmd
|status_cmd(RD)
|cmd_req(WR)
|command_mode

|0x1128
|cmd_cke
3+|cmd_a
|cmd_ba
|cmd_bg
|cmd_c
|cmd_cs

|0x1130
|
|
|
|
|
|
|
|cmd_pda

|0x1138
|
|
|
|
|
3+|cmd_dq0

|0x1140
2+|mr_3_cs_0
2+|mr_2_cs_0
2+|mr_1_cs_0
2+|mr_0_cs_0

|0x1148
2+|mr_3_cs_1
2+|mr_2_cs_1
2+|mr_1_cs_1
2+|mr_0_cs_1

|0x1150
2+|mr_3_cs_2
2+|mr_2_cs_2
2+|mr_1_cs_2
2+|mr_0_cs_2

|0x1158
2+|mr_3_cs_3
2+|mr_2_cs_3
2+|mr_1_cs_3
2+|mr_0_cs_3

|0x1160
2+|mr_3_cs_4
2+|mr_2_cs_4
2+|mr_1_cs_4
2+|mr_0_cs_4

|0x1168
2+|mr_3_cs_5
2+|mr_2_cs_5
2+|mr_1_cs_5
2+|mr_0_cs_5

|0x1170
2+|mr_3_cs_6
2+|mr_2_cs_6
2+|mr_1_cs_6
2+|mr_0_cs_6

|0x1178
2+|mr_3_cs_7
2+|mr_2_cs_7
2+|mr_1_cs_7
2+|mr_0_cs_7

|0x1180
2+|mr_3_cs_0_ddr4
2+|mr_2_cs_0_ddr4
2+|mr_1_cs_0_ddr4
2+|mr_0_cs_0_ddr4

|0x1188
|
|
2+|mr_6_cs_0_ddr4
2+|mr_5_cs_0_ddr4
2+|mr_4_cs_0_ddr4

|0x1190
2+|mr_3_cs_1_ddr4
2+|mr_2_cs_1_ddr4
2+|mr_1_cs_1_ddr4
2+|mr_0_cs_1_ddr4

|0x1198
|
|
2+|mr_6_cs_1_ddr4
2+|mr_5_cs_1_ddr4
2+|mr_4_cs_1_ddr4

|0x11a0
2+|mr_3_cs_2_ddr4
2+|mr_2_cs_2_ddr4
2+|mr_1_cs_2_ddr4
2+|mr_0_cs_2_ddr4

|0x11a8
|
|
2+|mr_6_cs_2_ddr4
2+|mr_5_cs_2_ddr4
2+|mr_4_cs_2_ddr4

|0x11b0
2+|mr_3_cs_3_ddr4
2+|mr_2_cs_3_ddr4
2+|mr_1_cs_3_ddr4
2+|mr_0_cs_3_ddr4

|0x11b8
|
|
2+|mr_6_cs_3_ddr4
2+|mr_5_cs_3_ddr4
2+|mr_4_cs_3_ddr4

|0x11c0
2+|mr_3_cs_4_ddr4
2+|mr_2_cs_4_ddr4
2+|mr_1_cs_4_ddr4
2+|mr_0_cs_4_ddr4

|0x11c8
|
|
2+|mr_6_cs_4_ddr4
2+|mr_5_cs_4_ddr4
2+|mr_4_cs_4_ddr4

|0x11d0
2+|mr_3_cs_5_ddr4
2+|mr_2_cs_5_ddr4
2+|mr_1_cs_5_ddr4
2+|mr_0_cs_5_ddr4

|0x11d8
|
|
2+|mr_6_cs_5_ddr4
2+|mr_5_cs_5_ddr4
2+|mr_4_cs_5_ddr4

|0x11e0
2+|mr_3_cs_6_ddr4
2+|mr_2_cs_6_ddr4
2+|mr_1_cs_6_ddr4
2+|mr_0_cs_6_ddr4

|0x11e8
|
|
2+|mr_6_cs_6_ddr4
2+|mr_5_cs_6_ddr4
2+|mr_4_cs_6_ddr4

|0x11f0
2+|mr_3_cs_7_ddr4
2+|mr_2_cs_7_ddr4
2+|mr_1_cs_7_ddr4
2+|mr_0_cs_7_ddr4

|0x11f8
|
|
2+|mr_6_cs_7_ddr4
2+|mr_5_cs_7_ddr4
2+|mr_4_cs_7_ddr4

|0x1200
|
|
|nc16_map
|nc
|channel_width
|ba_xor_row_offset
|addr_new
|cs_place

|0x1208
|
|
|
|
|
|bg_xor_row_offset
|
|addr_mirror

|0x1210
4+|addr_base_1
4+|addr_base_0

|0x1218
|
|
|
|
|
|
|
|

|0x1220
4+|addr_mask_1
4+|addr_mask_0

|0x1228
|
|
|
|
|
|
|
|

|0x1230
|
|
|cs_diff
|c_diff
|bg_diff
|ba_diff
|row_diff
|col_diff

|0x1238
|
|
|
|CF_confbus_timeout
|
|
|
|

|0x1240
|WRQthreshold
|tRDQidle
|wr_pkc_num
|rwq_rb
|retry
|no_dead_inorder
|placement_en
|stb_en/pbuf

|0x1248
|
|
|
|
|
|
|
|tRWGNTidle

|0x1250
|
|
|
|
|
|
2+|rfifo_age

|0x1258
2+|prior_age3
2+|prior_age2
2+|prior_age1
2+|prior_age0

|0x1260
4+|retry_cnt(RD)
|
|rbuffer_max(RD)
|rdfifo_depth
|stat_en

|0x1268
|
|
|
|
|
|
|
|

d|......
|
|
|
|
|
|
|
|

|0x1280
|aw_512_align
|
|rd_before_wr
|ecc_enable
|
|int_vector(RD)
|int_trigger(RD)
|int_enable

|0x1288
|
|
|
|
|
|
|
|

|0x1290
|
|
|
|
|
|int_cnt_fatal(RD)
|int_cnt_err(RD)
|int_cnt

|0x1298
|ecc_cnt_cs_7(RD)
|ecc_cnt_cs_6(RD)
|ecc_cnt_cs_5(RD)
|ecc_cnt_cs_4(RD)
|ecc_cnt_cs_3(RD)
|ecc_cnt_cs_2(RD)
|ecc_cnt_cs_1(RD)
|ecc_cnt_cs_0(RD)

|0x12a0
|ecc_data_dir(RD)
|ecc_code_dir(RD)
2+|ecc_code_256(RD)
|
|
|
|ecc_code_64(RD)

|0x12a8
8+|ecc_addr(RD)

|0x12b0
8+|ecc_data[63:0](RD)

|0x12b8
8+|ecc_data[127:64] (RD)

|0x12c0
8+|ecc_data[191:128] (RD)

|0x12c8
8+|ecc_data[255:192] (RD)

d|......
|
|
|
|
|
|
|
|

|0x1300
|
|
|
|
|
|
|ref_num
|ref_sch_en

|0x1308
|
|
|
|
|
|
|Status_sref(RD)
|srefresh_req

d|......
|
|
|
|
|
|
|
|

|0x1340
|hardware_pd_7
|hardware_pd_6
|hardware_pd_5
|hardware_pd_4
|hardware_pd_3
|hardware_pd_2
|hardware_pd_1
|hardware_pd_0

|0x1348
|power_sta_7(RD)
|power_sta_6(RD)
|power_sta_5(RD)
|power_sta_4(RD)
|power_sta_3(RD)
|power_sta_2(RD)
|power_sta_1(RD)
|power_sta_0(RD)

|0x1350
2+|selfref_age
2+|slowpd_age
2+|fastpd_age
2+|active_age

|0x1358
|
|
|
|power_up
|
|
|
|Age_step

|0x1360
4+|tCONF_IDLE
4+|tLPMC_IDLE

d|......
|
|
|
|
|
|
|
|

|0x1380
|
|
|
|
|
|
|
|zq_overlap

|0x1388
|
|
|
|
|
|
|
|zq_stat_en

|0x1390
4+|zq_cnt_1(RD)
4+|zq_cnt_0(RD)

|0x1398
4+|zq_cnt_3(RD)
4+|zq_cnt_2(RD)

|0x13a0
4+|zq_cnt_5(RD)
4+|zq_cnt_4(RD)

|0x13a8
4+|zq_cnt_6(RD)
4+|zq_cnt_6(RD)

d|......
|
|
|
|
|
|
|
|

|0x13c0
|
|
|
|
|odt_wr_cs_map
|
|
|

|0x13c8
|
|
|
|
|
|
|odt_wr_length
|odt_wr_delay

|0x13d0
|
|
|
|
|odt_rd_cs_map
|
|
|

|0x13d8
|
|
|
|
|
|
|odt_rd_length
|odt_rd_delay

d|......
|
|
|
|
|
|
|
|

|0x1400
|
|
|
|tRESYNC_length
|tRESYNC_delay
|tRESYNC_shift
|tRESYNC_max
|tRESYNC_min

d|......
|
|
|
|
|
|
|
|

|0x1440
|
|
|
|
2+|pre_predict
|tm_cmdq_num
|burst_length

|0x1448
|
|
|
|
|
|
|
|ca_timing

|0x1450
|
|
|
|
|
|wr/rd_dbi_en
|ca_par_en
|crc_en

|0x1458
|
|
|
|
|
|
|tCA_PAR
|tWR_CRC

|0x1460
|bit_map_7
|bit_map_6
|bit_map_5
|bit_map_6
|bit_map_3
|bit_map_2
|bit_map_1
|bit_map_0

|0x1468
|bit_map_15
|bit_map_14
|bit_map_13
|bit_map_12
|bit_map_11
|bit_map_10
|bit_map_9
|bit_map_8

|0x1470
|
|
|
|
|
|
|bit_map_17
|bit_map_16

|0x1478
|
|
|
|
|
|
|
|bitmap_mirror

|0x1480
|
|
|
|alertn_misc(RD)
|
|
|alertn_cnt
|alertn_clr

|0x1488
8+|alertn_addr(RD)

d|......
|
|
|
|
|
|
|
|

|0x1500
8+|win0_base

|0x1508
8+|win1_base

|0x1510
8+|win2_base

|0x1518
8+|win3_base

|0x1520
8+|win4_base

|0x1528
8+|win5_base

|0x1530
8+|win6_base

|0x1538
8+|win7_base

d|......
|
|
|
|
|
|
|
|

|0x1580
8+|win0_mask

|0x1588
8+|win1_mask

|0x1590
8+|win2_mask

|0x1598
8+|win3_mask

|0x15a0
8+|win4_mask

|0x15a8
8+|win5_mask

|0x15b0
8+|win6_mask

|0x15b8
8+|win7_mask

d|......
|
|
|
|
|
|
|
|

|0x1600
8+|win0_mmap

|0x1608
8+|win1_mmap

|0x1610
8+|win2_mmap

|0x1618
8+|win3_mmap

|0x1620
8+|win4_mmap

|0x1628
8+|win5_mmap

|0x1630
8+|win6_mmap

|0x1638
8+|win7_mmap

d|......
|
|
|
|
|
|
|
|

|0x1700
|
|
|
|
|
|
|acc_hp
|acc_en

|0x1708
4+|acc_fake_b
4+|acc_fake_a

|0x1710
|
|
|
|
|
|
|
|

|0x1718
|
|
|
|
|
|
|
|

|0x1720
4+|addr_base_acc_1
4+|addr_base_acc_0

|0x1728
|
|
|
|
|
|
|
|

|0x1730
4+|addr_mask_acc_1
4+|addr_mask_acc_0

|0x1738
|
|
|
|
|
|
|
|

9+s|MON

|0x2000
|
|
|
|
|
|
|
|cmd_monitor

|0x2008
|
|
|
|
|
|
|
|

|0x2010
8+|cmd_fbck[63:0](RD)

|0x2018
8+|cmd_fbck[127:64] (RD)

|0x2020
4+|
4+|rw_switch_cnt(RD)

d|......
|
|
|
|
|
|
|
|

|0x2100
|
|
|
|
|
|
|
|scheduler_mon

|0x2108
|
|
|
|
|
|
|
|

|0x2110
8+|sch_cmd_num(RD)

|0x2118
8+|ba_conflict_all(RD)

|0x2120
8+|ba_conflict_last1(RD)

|0x2128
8+|ba_conflict_last2(RD)

|0x2130
8+|ba_conflict_last3(RD)

|0x2138
8+|ba_conflict_last4(RD)

|0x2140
8+|ba_conflict_last5(RD)

|0x2148
8+|ba_conflict_last6(RD)

|0x2150
8+|ba_conflict_last7(RD)

|0x2158
8+|ba_conflict_last8(RD)

|0x2160
8+|rd_conflict(RD)

|0x2168
8+|wr_conflict(RD)

|0x2170
8+|rtw_conflict(RD)

|0x2178
8+|wtr_conflict(RD)

|0x2180
8+|rd_conflict_last1(RD)

|0x2188
8+|wr_conflict_last1(RD)

|0x2190
8+|rtw_conflict_last1(RD)

|0x2198
8+|wtr_conflict_last1(RD)

|0x21a0
8+|wr_rd_turnaround(RD)

|0x21a8
8+|cs_turnaround(RD)

|0x21b0
8+|bg_conflict(RD)

d|......
|
|
|
|
|
|
|
|

|0x2300
|
|
|
|
|
|sm_leveling
|
|sm_init

|0x2308
|
|
|
|
|
|
|
|

|0x2310
|
|sm_rank_03
|
|sm_rank_02
|
|sm_rank_01
|
|sm_rank_00

|0x2318
|
|sm_rank_07
|
|sm_rank_06
|
|sm_rank_05
|
|sm_rank_04

|0x2320
|
|sm_rank_11
|
|sm_rank_10
|
|sm_rank_09
|
|sm_rank_08

|0x2328
|
|sm_rank_15
|
|sm_rank_14
|
|sm_rank_13
|
|sm_rank_12

|0x2330
|
|sm_rank_19
|
|sm_rank_18
|
|sm_rank_17
|
|sm_rank_16

|0x2338
|
|sm_rank_23
|
|sm_rank_22
|
|sm_rank_21
|
|sm_rank_20

|0x2340
|
|sm_rank_27
|
|sm_rank_26
|
|sm_rank_25
|
|sm_rank_24

|0x2348
|
|sm_rank_31
|
|sm_rank_30
|
|sm_rank_29
|
|sm_rank_28

d|......
|
|
|
|
|
|
|
|

9+s|TST

|0x3000
|
|
|
|
|
|lpbk_mode
|lpbk_start
|lpbk_en

|0x3008
4+|lpbk_correct(RD)
2+|lpbk_counter(RD)
|
|lpbk_error(RD)

|0x3010
8+|lpbk_data_en[63:0]

|0x3018
|
|
|
|
|
|
|
|lpbk_data_en[71:64]

|0x3020
|
|
|
|
|
|
2+|lpbk_data_mask_en

|0x3028
|
|
|
|
|
|
|
|

|0x3030
8+|Lpbk_dat_w0[63:0]

|0x3038
8+|Lpbk_dat_w0[127:64]

|0x3040
8+|Lpbk_dat_w1[63:0]

|0x3048
8+|Lpbk_dat_w1[127:64]

|0x3050
|
|lpbk_ecc_mask_w0
2+|lpbk_dat_mask_w0
|
|
2+|lpbk_ecc_w0

|0x3058
|
|lpbk_ecc_mask_w1
2+|lpbk_dat_mask_w1
|
|
2+|lpbk_ecc_w1

|0x3060
|
|
|
|
|
|
|
|prbs_23

|0x3068
|
|
|
|
|
3+|prbs_init

d|......
|
|
|
|
|
|
|
|

|0x3100
|
|
|
|
|fix_data_pattern_index
|bus_width
|page_size
|test_engine_en

|0x3108
|
|
|cs_diff_tst
|c_diff_tst
|bg_diff_tst
|ba_diff_tst
|row_diff_tst
|col_diff_tst

|0x3120
8+|addr_base_tst

|0x3128
|
|
|
|
|
|
|
|

|0x3130
8+|user_data_pattern

|0x3138
|
|
|
|
|
|
|
|

|0x3140
8+|valid_bits[63:0]

|0x3148
|
|
|
|
|
|
|
|valid_bits[71:64]

|0x3150
8+|ctrl[63:0]

|0x3158
8+|ctrl[127:64]

|0x3160
8+|obs[63:0] (RD)

|0x3168
8+|obs[127:64] (RD)

|0x3170
8+|obs[191:128] (RD)

|0x3178
8+|obs[255:192] (RD)

|0x3180
8+|obs[319:256] (RD)

|0x3188
8+|obs[383:320] (RD)

|0x3190
8+|obs[447:384] (RD)

|0x3198
8+|obs[511:448] (RD)

|0x31a0
8+|obs[575:512] (RD)

|0x31a8
8+|obs[639:576] (RD)

|0x31b0
|
|
|
|
4+|obs[671:640](RD)

d|......
|
|
|
|
|
|
|
|

|0x3200
|
|
|
|
|
|
|
|

|0x3208
|
|
|
|
|
|
|
|

|0x3220
8+|tud_i0

|0x3228
8+|tud_i1

|0x3230
8+|tud_o(RD)

d|......
|
|
|
|
|
|
|
|

|0x3300
8+|tst_300

|0x3308
8+|tst_308

|0x3310
8+|tst_310

|0x3318
8+|tst_318

|0x3320
8+|tst_320

|0x3328
8+|tst_328

|0x3330
8+|tst_330

|0x3338
8+|tst_338

|0x3340
8+|tst_340

|0x3348
8+|tst_348

|0x3350
8+|tst_350

|0x3358
8+|tst_358

|0x3360
8+|tst_360

|0x3368
8+|tst_368

|0x3370
8+|tst_370

|0x3378
8+|tst_378
|===
