Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Nov  9 08:51:54 2017
| Host              : commlab-server.uni.lux running 64-bit unknown
| Command           : report_timing -file ./report/sosf_detector_top_timing_synth.rpt
| Design            : sosf_detector_top
| Device            : 7k410t-ffg900
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.929ns (36.176%)  route 1.639ns (63.824%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.322ns = ( 4.622 - 3.300 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=13036, unset)        1.493     1.493    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                                                                      r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.233     1.726 f  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=4, unplaced)         0.519     2.245    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/S[8]
                         LUT6 (Prop_lut6_I4_O)        0.043     2.288 f  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/blk_event_tlast_unexpected.events_to_transfer[1]_i_2/O
                         net (fo=4, unplaced)         0.294     2.582    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/O17
                         LUT5 (Prop_lut5_I0_O)        0.043     2.625 f  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/blk_event_frame_started.event_frame_started_i_2/O
                         net (fo=9, unplaced)         0.311     2.936    fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/reading_last_symbol
                         LUT6 (Prop_lut6_I2_O)        0.043     2.979 f  fft_config1_U0/inst/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/adder_i_1__0/O
                         net (fo=11, unplaced)        0.316     3.295    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/BYPASS
                         LUT2 (Prop_lut2_I1_O)        0.043     3.338 r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_simple_model.carrymux0_i_2/O
                         net (fo=1, unplaced)         0.192     3.530    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_2_i_q.i_simple.qreg
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.297     3.827 r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.007     3.834    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_2_i_simple_model.i_gt_1.carrychaingen[3].carrymux
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.888 r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     3.888    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/n_2_i_simple_model.i_gt_1.carrychaingen[7].carrymux
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173     4.061 r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, unplaced)         0.000     4.061    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
                         FDRE                                         r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk
                         net (fo=13036, unset)        1.322     4.622    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
                                                                      r  fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     4.622    
                         clock uncertainty           -0.035     4.587    
                         FDRE (Setup_fdre_C_D)        0.055     4.642    fft_config1_U0/inst/U0/i_synth/xfft_inst/floating_point.xfft_inst/get_block_max_exp/gen_block_cnter/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                          4.642    
                         arrival time                          -4.061    
  -------------------------------------------------------------------
                         slack                                  0.581    




