<html lang="en-US">
<head>
<meta content="IE=edge" http-equiv="X-UA-Compatible" />
<meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
<title>Parameters</title>
<meta content="Parameters" name="title_original" />
<link href="../../../rhstylemapping.css" rel="stylesheet" type="text/css" />
<link href="../User_Guide.css" rel="stylesheet" type="text/css" />
<link href="../../../editstyle.css" rel="stylesheet" type="text/css" /><script type="text/javascript" language="JavaScript">
//<![CDATA[
function reDo() {
  if (innerWidth != origWidth || innerHeight != origHeight)
     location.reload();
}
if ((parseInt(navigator.appVersion) == 4) && (navigator.appName == "Netscape")) {
	origWidth = innerWidth;
	origHeight = innerHeight;
	onresize = reDo;
}
onerror = null; 
//]]>
</script>
<style type="text/css">
<!--
div.WebHelpPopupMenu { position:absolute;
left:0px;
top:0px;
z-index:4;
visibility:hidden; }
p.WebHelpNavBar { text-align:right; }
-->
</style>
 <meta name="generator" content="Adobe FrameMaker v17.0" />
<script type="text/javascript" src="../../../template/scripts/rh.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/common.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/topic.min.js"></script>
<script type="text/javascript" src="../../../template/scripts/constants.js"></script>
<script type="text/javascript" src="../../../template/scripts/utils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhutils.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhlang.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhver.js"></script>
<script type="text/javascript" src="../../../template/scripts/settings.js"></script>
<script type="text/javascript" src="../../../template/scripts/XmlJsReader.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadparentdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadscreen.js"></script>
<script type="text/javascript" src="../../../template/scripts/loadprojdata.js"></script>
<script type="text/javascript" src="../../../template/scripts/mhtopic.js"></script>
 <link rel="stylesheet" type="text/css" href="../../../template/styles/topic.min.css">
<script type="text/javascript" >
gRootRelPath = "../../..";
gCommonRootRelPath = "../../..";
gTopicId = "3.9_1";
</script>
 <meta name="brsprev" value="Ncore_3_Online_Documentation/User_Guide/Maestro_Demo_Design/Topology_Editing_Exercise.htm">
 <meta name="brsnext" value="Ncore_3_Online_Documentation/User_Guide/Glossary/Glossary.htm">
 <meta name="topic-breadcrumbs" content="User Guide" />
</head>
<body dir="ltr">
<script type="text/javascript" src="../../../ehlpdhtm.js"></script>
<div class="FLOW_A" dir="ltr"><p class="Chapter_Number" id="914309">9<br/></p><p class="ChapterTitle" id="927532" style="margin-bottom : 0.00pt;font-size : 36.00pt;"><a id="1034_ChapterTitle_927532" name="1034_ChapterTitle_927532"></a><a id="XREF_30644__Maestro_Parameters16" name="XREF_30644__Maestro_Parameters16">Maestro Parameters</a></p><p class="Body" id="1090904"><a id="1034_Body_1090904" name="1034_Body_1090904"></a><br/></p><p class="Body" id="1102031">This chapter describes the Ncore parameters used by <a id="index_1252222" name="index_1252222"></a><a data-indexterm="parameters:Maestro" id="Parameters_Maestro" name="Parameters_Maestro"></a>Maestro.</p><p class="Body" id="1363825"><br/></p><p class="Bullet_1" id="1363827"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_39052__Socket_with_ACE-Lite-E16">Common Socket Parameters</a></p><p class="Bullet_1" id="1384230"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_12699__Socket_with_AXI416">Socket with AXI4</a></p><p class="Bullet_1" id="1384258"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_77201__Socket_with_ACE16">Socket with ACE</a></p><p class="Bullet_1" id="1384294"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_27426__Socket_with_ACE-Lite-E16">Socket with ACE5-Lite</a></p><p class="Bullet_1" id="1384538"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_49092__Socket_with_CHI-B16">Socket with CHI-B</a></p><p class="Bullet_1" id="1390266"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_98690__Socket_with_CHI-E16">Socket with CHI-E</a></p><p class="Bullet_1" id="1384560"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_32568__InterfaceAPB3_InterfaceParams16">APB4 Parameters</a></p><p class="Bullet_1" id="1384578"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_54419__InterfaceCHI_InterfaceParamsBase16">CHI Parameters</a></p><p class="Bullet_1" id="1384596"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_22208__MemoryInterface16">MemoryInterface</a></p><p class="Bullet_1" id="1384614"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_75476__Clock16">Clock</a></p><p class="Bullet_1" id="1384639"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_34403__Power16">Power</a></p><p class="Bullet_1" id="1384661"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_53460__InitiatorGroup16">InitiatorGroup</a></p><p class="Bullet_1" id="1384679"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_82106__Non_Coherent_Network_Interface16">Non Coherent Network Interface</a></p><p class="Bullet_1" id="1384740"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_47590__Packetizer16">Packetizer</a></p><p class="Bullet_1" id="1384758"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_56311__NcoreSettings16">NcoreSettings</a></p><p class="Bullet_1" id="1384781"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_22651__Boot_info16">Boot info</a></p><p class="Bullet_1" id="1384799"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_91805__Clock_Adapter16">Clock Adapter</a></p><p class="Bullet_1" id="1384817"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_88201__Configuration_Region16">Configuration Region</a></p><p class="Bullet_1" id="1384835"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_92486__DCNXT_Synthesis_Settings16">DCNXT Synthesis Settings</a></p><p class="Bullet_1" id="1384853"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_84785__SW_EventRequestPort16">SW_EventRequestPort</a></p><p class="Bullet_1" id="1388747"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_84379__Flow16">Flow</a></p><p class="Bullet_1" id="1384880"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_53555__Generic_Port16">Generic Port</a></p><p class="Bullet_1" id="1384902"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_39619__Group16">Group</a></p><p class="Bullet_1" id="1384920"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_93345__Initiator_Transform16">Initiator Transform</a></p><p class="Bullet_1" id="1384938"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_47295__Memory16">Memory</a></p><p class="Bullet_1" id="1384956"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_84847__Memory_Map16">Memory Map</a></p><p class="Bullet_1" id="1384981"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_79484__Memory_Region16">Memory Region</a></p><p class="Bullet_1" id="1385003"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_17434__Coherent_Agent_Interface_Unit_(CAIU)16">Coherent Agent Interface Unit (CAIU)</a></p><p class="Bullet_1" id="1385021"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_80280__Distributed_Coherence_Enforcement_Units_(DCE)16">Distributed Coherence Enforcement Units (DCE)</a></p><p class="Bullet_1" id="1385039"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_32250__Distributed_IO_Interface_(DII)16">Distributed IO Interface (DII)</a></p><p class="Bullet_1" id="1385057"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_26710__Distributed_Memory_Interface_(DMI)16">Distributed Memory Interface (DMI)</a></p><p class="Bullet_1" id="1385082"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_41191__Distributed_Virtual_Memory_Management_Engine_(DVE)16">Distributed Virtual Memory Management Engine (DVE)</a></p><p class="Bullet_1" id="1385104"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_32889__Non_Coherent_Agent_Interface_Unit_(NCAIU)16">Non Coherent Agent Interface Unit (NCAIU)</a></p><p class="Bullet_1" id="1385122"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_95478__Network16">Network</a></p><p class="Bullet_1" id="1385140"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_68299__Common_Network_Component_Parameters16">Common Network Component Parameters</a></p><p class="Bullet_1" id="1385158"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_49807__Pipe_Adapter16">Pipe Adapter</a></p><p class="Bullet_1" id="1385181"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_40390__Placeholder16">Placeholder</a></p><p class="Bullet_1" id="1385199"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_47439__Region16">Region</a></p><p class="Bullet_1" id="1385217"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_62114__Safety_Configuration16">Safety Configuration</a></p><p class="Bullet_1" id="1385235"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_30646__Snoop_Filter16">Snoop Filter</a></p><p class="Bullet_1" id="1385278"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_57704__Subsystem16">Subsystem</a></p><p class="Bullet_1" id="1385300"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_59126__Switch16">Switch</a></p><p class="Bullet_1" id="1385318"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_33397__Global_Synthesis_Settings16">Global Synthesis Settings</a></p><p class="Bullet_1" id="1385336"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_84991__Width_Adapter16">Width Adapter</a></p><p class="Bullet_1" id="1385354"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_18463__BootInfo16">BootInfo</a></p><p class="Bullet_1" id="1385379"><span class="BulletSymbol">&#x2022; </span><a  href="#XREF_11467__Topology16">Topology</a></p><p class="Body" id="1400833"><br/></p><p class="Body" id="1331556"><br/></p><p class="Body" id="1346440"><a id="XREF_98146__10_1_Parameters_by_Object16" name="XREF_98146__10_1_Parameters_by_Object16"></a><div align="left"><table class="normal" style="max-width: 100% ;height: auto;"><caption class="ttw-TableTitleWide"/><col width="46.90px"/><col width="43.48px"/><col width="103.97px"/><col width="62.04px"/><col width="230.69px"/><col width="92.89px"/><col width="69.43px"/><thead><tr height="21.33px"><th><p class="CellBody" id="1375367" style="font-style:Italic;">Object</p></th><th><p class="CellBody" id="1375369">DocID</p></th><th><p class="CellBody" id="1375371">Title</p></th><th><p class="CellBody" id="1375373">Type</p></th><th><p class="CellBody" id="1375375">Description</p></th><th><p class="CellBody" id="1375377">Allowed Vals</p></th><th><p class="CellBody" id="1375379">Default</p></th></tr></thead><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1375382"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_39052__Socket_with_ACE-Lite-E16" name="XREF_39052__Socket_with_ACE-Lite-E16">Common Socket Parameters</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375398"><a id="1034_CellBody_1375398" name="1034_CellBody_1375398"></a>193<span style="font-family : Times New Roman ; "><a id="CSH_2" name="CSH_2"></a></span></p></td><td><p class="CellBody" id="1375400">Direction</p></td><td><p class="CellBody" id="1375402">Str</p></td><td><p class="CellBody" id="1375404">Port Direction</p></td><td/><td><p class="CellBody" id="1375408">IN</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375412">383<span style="font-family : Times New Roman ; "><a id="CSH_4" name="CSH_4"></a></span></p></td><td><p class="CellBody" id="1375414">Domain</p></td><td><p class="CellBody" id="1375416">HierStr</p></td><td><p class="CellBody" id="1375418">Clock subdomain which is associated with the socket.</p></td><td/><td/></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1375426">385<span style="font-family : Times New Roman ; "><a id="CSH_6" name="CSH_6"></a></span></p></td><td><p class="CellBody" id="1375428">Function</p></td><td><p class="CellBody" id="1375430">Str</p></td><td><p class="CellBody" id="1375432">The function of the Socket is used to infer which type of Ncore Unit is deployed on the inside of the Subsystem. Allowable values are&#x3A; &#x2D;INITIATOR for any initiators, only for SLAVEs. &#x2D;MULTI_INITIATOR for multi&#x2D;ported Initiators. &#x2D;MEMORY for targets connected to memories, only for MASTERs. &#x2D;PERIPHERAL for targets connected to peripherals, only for MASTERs.</p></td><td/><td><p class="CellBody" id="1375436">INITIATOR</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1375440">384<span style="font-family : Times New Roman ; "><a id="CSH_8" name="CSH_8"></a></span></p></td><td><p class="CellBody" id="1375442">ProtocolType</p></td><td><p class="CellBody" id="1375444">Str</p></td><td><p class="CellBody" id="1375446">Protocols supported by ARM.</p></td><td><p class="CellBody" id="1401072">ACE, ACE5, ACE_LITE, ACE5_LITE, CHI_B, CHI_E, AXI4, AXI5</p></td><td><p class="CellBody" id="1375450">&#x3C;not set&#x3E;</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1375454">1&#x30;71&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_10" name="CSH_10"></a></span></p></td><td><p class="CellBody" id="1375456">CSR Access</p></td><td><p class="CellBody" id="1375458">Bool</p></td><td><p class="CellBody" id="1375460">Whether this Socket will be allowed access to the CSR network, if one is inserted. Only applicable to INITIATOR Sockets.</p></td><td/><td><p class="CellBody" id="1375464">TRUE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1375468">1&#x30;711<span style="font-family : Times New Roman ; "><a id="CSH_12" name="CSH_12"></a></span></p></td><td><p class="CellBody" id="1375470">hasEventInInt</p></td><td><p class="CellBody" id="1375472">Bool</p></td><td><p class="CellBody" id="1375474">Setting the parameter to enable the connection of EventInReq and EventInAck interface to the AIU.</p></td><td/><td><p class="CellBody" id="1375478">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1375482">1&#x30;712<span style="font-family : Times New Roman ; "><a id="CSH_14" name="CSH_14"></a></span></p></td><td><p class="CellBody" id="1375484">hasEventOutInt</p></td><td><p class="CellBody" id="1375486">Bool</p></td><td><p class="CellBody" id="1375488">Setting the parameter to enable the connection of EventOutReq and EventOutAck interface to the AIU.</p></td><td/><td><p class="CellBody" id="1375492">FALSE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375496">3456<span style="font-family : Times New Roman ; "><a id="CSH_16" name="CSH_16"></a></span></p></td><td><p class="CellBody" id="1375498">Number of Sockets</p></td><td><p class="CellBody" id="1375500">Int</p></td><td><p class="CellBody" id="1375502">Number of identical sockets.</p></td><td/><td><p class="CellBody" id="1375506">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375510">14&#x30;&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_18" name="CSH_18"></a></span></p></td><td><p class="CellBody" id="1375512">Supports Wrapping Bursts</p></td><td><p class="CellBody" id="1375514">Bool</p></td><td/><td/><td><p class="CellBody" id="1375520">FALSE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375524">14&#x30;1<span style="font-family : Times New Roman ; "><a id="CSH_20" name="CSH_20"></a></span></p></td><td><p class="CellBody" id="1375526">Supports Narrow Bursts</p></td><td><p class="CellBody" id="1375528">Bool</p></td><td/><td/><td><p class="CellBody" id="1375534">FALSE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375538">14&#x30;2<span style="font-family : Times New Roman ; "><a id="CSH_22" name="CSH_22"></a></span></p></td><td><p class="CellBody" id="1375540">Supports Fixed Bursts</p></td><td><p class="CellBody" id="1375542">Bool</p></td><td/><td/><td><p class="CellBody" id="1375548">FALSE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375552">14&#x30;3<span style="font-family : Times New Roman ; "><a id="CSH_24" name="CSH_24"></a></span></p></td><td><p class="CellBody" id="1375554">Max Burst Length</p></td><td><p class="CellBody" id="1375556">Int</p></td><td/><td/><td><p class="CellBody" id="1375562">1</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375566">14&#x30;4<span style="font-family : Times New Roman ; "><a id="CSH_26" name="CSH_26"></a></span></p></td><td><p class="CellBody" id="1375568">Supports Reads</p></td><td><p class="CellBody" id="1375570">Bool</p></td><td/><td/><td><p class="CellBody" id="1375576">TRUE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375580">14&#x30;5<span style="font-family : Times New Roman ; "><a id="CSH_28" name="CSH_28"></a></span></p></td><td><p class="CellBody" id="1375582">Supports Writes</p></td><td><p class="CellBody" id="1375584">Bool</p></td><td/><td/><td><p class="CellBody" id="1375590">TRUE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375594">14&#x30;6<span style="font-family : Times New Roman ; "><a id="CSH_30" name="CSH_30"></a></span></p></td><td><p class="CellBody" id="1375596">Supports Read Interleaving</p></td><td><p class="CellBody" id="1375598">Bool</p></td><td/><td/><td><p class="CellBody" id="1375604">FALSE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375608">1777<span style="font-family : Times New Roman ; "><a id="CSH_32" name="CSH_32"></a></span></p></td><td><p class="CellBody" id="1375610">Disable Read Interleave</p></td><td><p class="CellBody" id="1375612">Bool</p></td><td><p class="CellBody" id="1375614">When set disables read data interleaving across different AXI IDs.</p></td><td/><td><p class="CellBody" id="1375618">FALSE</p></td></tr><tr height="168.00px"><td/><td><p class="CellBody" id="1375622">116<span style="font-family : Times New Roman ; "><a id="CSH_34" name="CSH_34"></a></span></p></td><td><p class="CellBody" id="1375624">Sockets This Depends On</p></td><td><p class="CellBody" id="1375626">HierStr</p></td><td><p class="CellBody" id="1375628">A list of Sockets that this Socket&apos;s transactions may depend on. For example, if a single RTL unit has both an INITIATOR Socket &apos;I&apos; and a MEMORY Socket &apos;M&apos;, M may depend on I because a limited&#x2D;depth internal buffer needs to have sufficient free space before a transaction on M can be accepted, and this space has to be freed by an I transaction being performed. In this case, I should be added to the dependency list of M to allow Maestro to properly detect possible system&#x2D;level deadlock conditions.</p></td><td/><td/></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1375636">117<span style="font-family : Times New Roman ; "><a id="CSH_36" name="CSH_36"></a></span></p></td><td><p class="CellBody" id="1375638">Sockets Dependent On This</p></td><td><p class="CellBody" id="1375640">HierStr</p></td><td><p class="CellBody" id="1375642">Based on Socket dependencies specified under &apos;Sockets This Depends On&apos;, this parameter presents the inverse dependency list, namely, the list of Sockets that have a possible communication dependency on this Socket.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375650">118<span style="font-family : Times New Roman ; "><a id="CSH_38" name="CSH_38"></a></span></p></td><td><p class="CellBody" id="1375652">Initiator Supports Early Response</p></td><td><p class="CellBody" id="1375654">Bool</p></td><td/><td/><td><p class="CellBody" id="1375660">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1375662"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_12699__Socket_with_AXI416" name="XREF_12699__Socket_with_AXI416">Socket with AXI4</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375678"><a id="1034_CellBody_1375678" name="1034_CellBody_1375678"></a>227<span style="font-family : Times New Roman ; "><a id="CSH_40" name="CSH_40"></a></span></p></td><td><p class="CellBody" id="1375680">Width of Ar Id</p></td><td><p class="CellBody" id="1375682">Int</p></td><td><p class="CellBody" id="1375684">Specify the width of AXI interface ArId bits.</p></td><td><p class="CellBody" id="1375686">Min&#x3A; 1, Max&#x3A; 32</p></td><td><p class="CellBody" id="1375688">6</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375692">228<span style="font-family : Times New Roman ; "><a id="CSH_42" name="CSH_42"></a></span></p></td><td><p class="CellBody" id="1375694">Width of Aw Id</p></td><td><p class="CellBody" id="1375696">Int</p></td><td><p class="CellBody" id="1375698">Specify the width of AXI interface AwId bits.</p></td><td><p class="CellBody" id="1375700">Min&#x3A; 1, Max&#x3A; 32</p></td><td><p class="CellBody" id="1375702">6</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1375706">229<span style="font-family : Times New Roman ; "><a id="CSH_44" name="CSH_44"></a></span></p></td><td><p class="CellBody" id="1375708">AXI address bus width</p></td><td><p class="CellBody" id="1375710">Int</p></td><td><p class="CellBody" id="1375712">Specify the width of AXI interface address bits.</p></td><td><p class="CellBody" id="1375714">Min&#x3A; 12, Max&#x3A; 64</p></td><td><p class="CellBody" id="1375716">32</p></td></tr><tr height="114.67px"><td/><td><p class="CellBody" id="1375720">231<span style="font-family : Times New Roman ; "><a id="CSH_46" name="CSH_46"></a></span></p></td><td><p class="CellBody" id="1375722">AXI data bus width</p></td><td><p class="CellBody" id="1375724">Int</p></td><td><p class="CellBody" id="1375726">Specify the width of AXI interface data bits. Following limitations apply&#x3A; &#x2D;AXI interface connected to memory as Ncore master (DMI)&#x3A; 128 &#x26; 256. &#x2D;AXI interface connected to peripheral device Ncore master (DII)&#x3A; 64, 128 &#x26; 256. &#x2D;AXI interface connected to a master agent accelerator, GPU, GIC etc. as Ncore slave (AIU)&#x3A; 64, 128 &#x26; 256.</p></td><td/><td><p class="CellBody" id="1375730">64</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375734">966<span style="font-family : Times New Roman ; "><a id="CSH_48" name="CSH_48"></a></span></p></td><td><p class="CellBody" id="1375736">Width of Aw user</p></td><td><p class="CellBody" id="1375738">Int</p></td><td><p class="CellBody" id="1375740">Specify the width of AXI interface Aw user bits.</p></td><td><p class="CellBody" id="1375742">Min&#x3A; &#x30;, Max&#x3A; 32</p></td><td><p class="CellBody" id="1375744">&#x30;</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375748">969<span style="font-family : Times New Roman ; "><a id="CSH_50" name="CSH_50"></a></span></p></td><td><p class="CellBody" id="1375750">Width of Ar user</p></td><td><p class="CellBody" id="1375752">Int</p></td><td><p class="CellBody" id="1375754">Specify the width of AXI interface Ar user bits.</p></td><td><p class="CellBody" id="1375756">Min&#x3A; &#x30;, Max&#x3A; 32</p></td><td><p class="CellBody" id="1375758">&#x30;</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375762">971<span style="font-family : Times New Roman ; "><a id="CSH_52" name="CSH_52"></a></span></p></td><td><p class="CellBody" id="1375764">Width of size</p></td><td><p class="CellBody" id="1375766">Int</p></td><td/><td><p class="CellBody" id="1375770">Min&#x3A; 3, Max&#x3A; 4</p></td><td><p class="CellBody" id="1375772">3</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375776">972<span style="font-family : Times New Roman ; "><a id="CSH_54" name="CSH_54"></a></span></p></td><td><p class="CellBody" id="1375778">Width of region</p></td><td><p class="CellBody" id="1375780">Int</p></td><td/><td><p class="CellBody" id="1375784">Min&#x3A; &#x30;, Max&#x3A; 4</p></td><td><p class="CellBody" id="1375786">&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1375788"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_77201__Socket_with_ACE16" name="XREF_77201__Socket_with_ACE16">Socket with ACE</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375804"><a id="1034_CellBody_1375804" name="1034_CellBody_1375804"></a>951<span style="font-family : Times New Roman ; "><a id="CSH_56" name="CSH_56"></a></span></p></td><td><p class="CellBody" id="1375806">Width of address</p></td><td><p class="CellBody" id="1375808">Int</p></td><td><p class="CellBody" id="1375810">Width of the address bits.</p></td><td/><td><p class="CellBody" id="1375814">32</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1375844"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_27426__Socket_with_ACE-Lite-E16" name="XREF_27426__Socket_with_ACE-Lite-E16">Socket with ACE5&#x2D;Lite</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375860"><a id="1034_CellBody_1375860" name="1034_CellBody_1375860"></a>964<span style="font-family : Times New Roman ; "><a id="CSH_58" name="CSH_58"></a></span></p></td><td><p class="CellBody" id="1375862">Enable DVM</p></td><td><p class="CellBody" id="1375864">Bool</p></td><td><p class="CellBody" id="1375866">Add AC channel and enable DVM support.</p></td><td/><td><p class="CellBody" id="1375870">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1375956"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_49092__Socket_with_CHI-B16" name="XREF_49092__Socket_with_CHI-B16">Socket with CHI&#x2D;B</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375972"><a id="1034_CellBody_1375972" name="1034_CellBody_1375972"></a>1&#x30;7<span style="font-family : Times New Roman ; "><a id="CSH_60" name="CSH_60"></a></span></p></td><td><p class="CellBody" id="1375974">CHI data bus width</p></td><td><p class="CellBody" id="1375976">Int</p></td><td><p class="CellBody" id="1375978">Width of data on the CHI interface.</p></td><td/><td><p class="CellBody" id="1375982">128</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1375986">1&#x30;9<span style="font-family : Times New Roman ; "><a id="CSH_62" name="CSH_62"></a></span></p></td><td><p class="CellBody" id="1375988">Width of Node Id</p></td><td><p class="CellBody" id="1375990">Int</p></td><td><p class="CellBody" id="1375992">Width of the Node ID of the CHI Interface.</p></td><td><p class="CellBody" id="1375994">Min&#x3A; 7, Max&#x3A; 11</p></td><td><p class="CellBody" id="1375996">7</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376000">961<span style="font-family : Times New Roman ; "><a id="CSH_64" name="CSH_64"></a></span></p></td><td><p class="CellBody" id="1376002">Width of source Id</p></td><td><p class="CellBody" id="1376004">Int</p></td><td><p class="CellBody" id="1376006">Width of the Source ID.</p></td><td><p class="CellBody" id="1376008">Min&#x3A; 7, Max&#x3A; 11</p></td><td><p class="CellBody" id="1376010">7</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376014">962<span style="font-family : Times New Roman ; "><a id="CSH_66" name="CSH_66"></a></span></p></td><td><p class="CellBody" id="1376016">Width of target Id</p></td><td><p class="CellBody" id="1376018">Int</p></td><td><p class="CellBody" id="1376020">Width of the Target ID.</p></td><td><p class="CellBody" id="1376022">Min&#x3A; 7, Max&#x3A; 11</p></td><td><p class="CellBody" id="1376024">7</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376028">11&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_68" name="CSH_68"></a></span></p></td><td><p class="CellBody" id="1376030">CHI address bus width</p></td><td><p class="CellBody" id="1376032">Int</p></td><td><p class="CellBody" id="1376034">Width of the address on CHI interface.</p></td><td><p class="CellBody" id="1376036">Min&#x3A; 44, Max&#x3A; 52</p></td><td><p class="CellBody" id="1376038">48</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1390064">113<span style="font-family : Times New Roman ; "><a id="CSH_70" name="CSH_70"></a></span></p></td><td><p class="CellBody" id="1390066">Width of request RSVDC</p></td><td><p class="CellBody" id="1390068">Int</p></td><td><p class="CellBody" id="1390070">Width of the request RSVDC&#47;user bits.</p></td><td/><td><p class="CellBody" id="1390074">&#x30;</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376042">115<span style="font-family : Times New Roman ; "><a id="CSH_72" name="CSH_72"></a></span></p></td><td><p class="CellBody" id="1376044">wData</p></td><td><p class="CellBody" id="1376046">Int</p></td><td><p class="CellBody" id="1376048">Width of data on CHI interface.</p></td><td><p class="CellBody" id="1376050">128,256</p></td><td><p class="CellBody" id="1376052">128</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376056">963<span style="font-family : Times New Roman ; "><a id="CSH_74" name="CSH_74"></a></span></p></td><td><p class="CellBody" id="1376058">Enable poison bits</p></td><td><p class="CellBody" id="1376060">Bool</p></td><td><p class="CellBody" id="1376062">Enable poison port support on CHI interface</p></td><td/><td><p class="CellBody" id="1376066">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1390106"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_98690__Socket_with_CHI-E16" name="XREF_98690__Socket_with_CHI-E16">Socket with CHI&#x2D;E</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1390123"><a id="1034_CellBody_1390123" name="1034_CellBody_1390123"></a><span style="font-family : Times New Roman ; ">959<a id="CSH_76" name="CSH_76"></a></span></p></td><td><p class="CellBody" id="1399333">enPoison</p></td><td><p class="CellBody" id="1390127">Bool</p></td><td><p class="CellBody" id="1390129">Enable poison port support on CHI interface.</p></td><td/><td><p class="CellBody" id="1399427">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1390276"><span style="font-family : Times New Roman ; ">1&#x30;9<a id="CSH_78" name="CSH_78"></a></span></p></td><td><p class="CellBody" id="1399334">checkType</p></td><td><p class="CellBody" id="1390142">Str</p></td><td><p class="CellBody" id="1390144">Protection scheme employed on an interface.</p></td><td><p class="CellBody" id="1390146">NONE, ODD_PARITY_BYTE_ALL</p></td><td><p class="CellBody" id="1399428">NONE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1390277"><span style="font-family : Times New Roman ; ">958<a id="CSH_80" name="CSH_80"></a></span></p></td><td><p class="CellBody" id="1399335">enMPAM</p></td><td><p class="CellBody" id="1390157">Bool</p></td><td><p class="CellBody" id="1390159">Enable MPAM.</p></td><td/><td><p class="CellBody" id="1399429">FALSE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1390278"><span style="font-family : Times New Roman ; ">115<a id="CSH_82" name="CSH_82"></a></span></p></td><td><p class="CellBody" id="1399336">wData</p></td><td><p class="CellBody" id="1390172">Int</p></td><td><p class="CellBody" id="1390174">Width of data on CHI interface.</p></td><td><p class="CellBody" id="1390176">128,256</p></td><td><p class="CellBody" id="1399430">128</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1390183"><span style="font-family : Times New Roman ; ">96&#x30;<a id="CSH_84" name="CSH_84"></a></span></p></td><td><p class="CellBody" id="1390185">useDataCheck</p></td><td><p class="CellBody" id="1390187">Bool</p></td><td><p class="CellBody" id="1390189">Enable Data check support on CHI interface.</p></td><td/><td><p class="CellBody" id="1390193">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376068"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_32568__InterfaceAPB3_InterfaceParams16" name="XREF_32568__InterfaceAPB3_InterfaceParams16">APB4 Parameters</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376084"><a id="1034_CellBody_1376084" name="1034_CellBody_1376084"></a>954<span style="font-family : Times New Roman ; "><a id="CSH_86" name="CSH_86"></a></span></p></td><td><p class="CellBody" id="1376086">Width of address</p></td><td><p class="CellBody" id="1376088">Int</p></td><td><p class="CellBody" id="1376090">Width of the address bits in APB interface.</p></td><td><p class="CellBody" id="1376092">Min&#x3A; 12, Max&#x3A; 64</p></td><td><p class="CellBody" id="1376094">12</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376098">955<span style="font-family : Times New Roman ; "><a id="CSH_88" name="CSH_88"></a></span></p></td><td><p class="CellBody" id="1376100">Width of data</p></td><td><p class="CellBody" id="1376102">Int</p></td><td><p class="CellBody" id="1376104">Width of the data bits in APB interface.</p></td><td/><td><p class="CellBody" id="1376108">32</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376110"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_54419__InterfaceCHI_InterfaceParamsBase16" name="XREF_54419__InterfaceCHI_InterfaceParamsBase16">CHI Parameters</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376126"><a id="1034_CellBody_1376126" name="1034_CellBody_1376126"></a>1&#x30;7<span style="font-family : Times New Roman ; "><a id="CSH_90" name="CSH_90"></a></span></p></td><td><p class="CellBody" id="1376128">CHI data bus width</p></td><td><p class="CellBody" id="1376130">Int</p></td><td><p class="CellBody" id="1376132">Width of data on the CHI interface.</p></td><td/><td><p class="CellBody" id="1376136">128</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376138"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_22208__MemoryInterface16" name="XREF_22208__MemoryInterface16">MemoryInterface</a></p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1376154"><a id="1034_CellBody_1376154" name="1034_CellBody_1376154"></a>1&#x30;46<span style="font-family : Times New Roman ; "><a id="CSH_92" name="CSH_92"></a></span></p></td><td><p class="CellBody" id="1376156">Memory RTL name</p></td><td><p class="CellBody" id="1376158">Str</p></td><td><p class="CellBody" id="1376160">Specify the name of the embedded memory module to instantiate. The system designer must provide the module to be instantiated with this name.</p></td><td/><td/></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1376182">1&#x30;47<span style="font-family : Times New Roman ; "><a id="CSH_94" name="CSH_94"></a></span></p></td><td><p class="CellBody" id="1376184">Memory Type</p></td><td><p class="CellBody" id="1376186">Str</p></td><td><p class="CellBody" id="1376188">Specify the choice of memory implementation, between a Register (flip&#x2D;fl&#x30;p) implementation, or an embedded memory IP core instantiation. Ncore uses Synopsys embedded memory port names and timing.</p></td><td/><td><p class="CellBody" id="1376192">NONE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376196">887<span style="font-family : Times New Roman ; "><a id="CSH_96" name="CSH_96"></a></span></p></td><td><p class="CellBody" id="1376198">Name of the signal</p></td><td><p class="CellBody" id="1376200">Str</p></td><td><p class="CellBody" id="1376202">Name of the soc signal that is to be routed and connected to the memory instance.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376210">888<span style="font-family : Times New Roman ; "><a id="CSH_98" name="CSH_98"></a></span></p></td><td><p class="CellBody" id="1376212">Direction of the signal</p></td><td><p class="CellBody" id="1376214">Str</p></td><td><p class="CellBody" id="1376216">Direction of the signal.</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376224">889<span style="font-family : Times New Roman ; "><a id="CSH_100" name="CSH_100"></a></span></p></td><td><p class="CellBody" id="1376226">Width of the signal</p></td><td><p class="CellBody" id="1376228">Int</p></td><td><p class="CellBody" id="1376230">Width of the signal.</p></td><td><p class="CellBody" id="1376232">Min&#x3A; 1, Max&#x3A; 128</p></td><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376236"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_75476__Clock16" name="XREF_75476__Clock16">Clock</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376252"><a id="1034_CellBody_1376252" name="1034_CellBody_1376252"></a>21<span style="font-family : Times New Roman ; "><a id="CSH_102" name="CSH_102"></a></span></p></td><td><p class="CellBody" id="1376254">Power Region</p></td><td><p class="CellBody" id="1376256">HierStr</p></td><td><p class="CellBody" id="1376258">Power Region this object is inside of.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376266">22<span style="font-family : Times New Roman ; "><a id="CSH_104" name="CSH_104"></a></span></p></td><td><p class="CellBody" id="1376268">Frequency</p></td><td><p class="CellBody" id="1376270">Int</p></td><td><p class="CellBody" id="1376272">Frequency of the input clock signal of the Clock Region.</p></td><td><p class="CellBody" id="1376274">Min&#x3A; 1, Max&#x3A; 1&#x30;&#x30;&#x30;&#x30;&#x30;&#x30;&#x30;&#x30;&#x30;</p></td><td><p class="CellBody" id="1376276">5&#x30;&#x30;&#x30;&#x30;&#x30;</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1376280">24<span style="font-family : Times New Roman ; "><a id="CSH_106" name="CSH_106"></a></span></p></td><td><p class="CellBody" id="1376282">Unit&#x2D;Level Clock Gating</p></td><td><p class="CellBody" id="1376284">Bool</p></td><td><p class="CellBody" id="1376286">Whether it is desired that units receiving a clock signal from this Clock Region subdomains should be subject to unit&#x2D;level clock gating, when possible, for power savings. Disabling this optimization might help timing.</p></td><td/><td><p class="CellBody" id="1376290">FALSE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376294">19<span style="font-family : Times New Roman ; "><a id="CSH_108" name="CSH_108"></a></span></p></td><td><p class="CellBody" id="1376296">Power Domain</p></td><td><p class="CellBody" id="1376298">HierStr</p></td><td><p class="CellBody" id="1376300">Power Domain this object is inside of.</p></td><td/><td/></tr><tr height="101.33px"><td/><td><p class="CellBody" id="1376308">2&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_110" name="CSH_110"></a></span></p></td><td><p class="CellBody" id="1376310">Gating</p></td><td><p class="CellBody" id="1376312">Str</p></td><td><p class="CellBody" id="1376314">The gating value determines whether the clock specified in the parent clock region is subject to gating when sent to a portion of the chip, that shall be described as this clock domain. Select the option &apos;always_on&apos; if no gating should be applied, or &apos;external&apos; if logic external to the interconnect can gate this clock.</p></td><td/><td><p class="CellBody" id="1376318">always_on</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376320"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_34403__Power16" name="XREF_34403__Power16">Power</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376336"><a id="1034_CellBody_1376336" name="1034_CellBody_1376336"></a>61<span style="font-family : Times New Roman ; "><a id="CSH_112" name="CSH_112"></a></span></p></td><td><p class="CellBody" id="1376338">Voltage</p></td><td><p class="CellBody" id="1376340">Int</p></td><td><p class="CellBody" id="1376342">Voltage of the power supply of the Power Region.</p></td><td><p class="CellBody" id="1376344">Min&#x3A; 1, Max&#x3A; 25&#x30;&#x30;&#x30;</p></td><td><p class="CellBody" id="1376346">95&#x30;</p></td></tr><tr height="141.33px"><td/><td><p class="CellBody" id="1376350">6&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_114" name="CSH_114"></a></span></p></td><td><p class="CellBody" id="1376352">Gating</p></td><td><p class="CellBody" id="1376354">Str</p></td><td><p class="CellBody" id="1376356">Whether the voltage supply specified in the parent Power Region should be subject to disconnection when sent to a portion of the chip, that shall be described as this Power Domain. If different gating logic can independently disconnect portions of the chip from the Power Region supply, each must be modeled as a separate Power Domain. Ungated supply shall also be modeled as its own Power Domain.</p></td><td/><td><p class="CellBody" id="1376360">always_on</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376362"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_53460__InitiatorGroup16" name="XREF_53460__InitiatorGroup16"></a><ruby></ruby></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376378">1966<span style="font-family : Times New Roman ; "><a id="CSH_116" name="CSH_116"></a></span></p></td><td><p class="CellBody" id="1376380">Initiator Sockets</p></td><td><p class="CellBody" id="1376382">HierStr</p></td><td><p class="CellBody" id="1376384">Sockets part of the InitiatorGroup.</p></td><td/><td/></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1376392">1967<span style="font-family : Times New Roman ; "><a id="CSH_118" name="CSH_118"></a></span></p></td><td><p class="CellBody" id="1376394">Interleaving Bits (Left is LSB)</p></td><td><p class="CellBody" id="1376396">Int</p></td><td><p class="CellBody" id="1376398">Bits on which the initiators in the InitiatorGroup are interleaved (Left most bit is LSB).</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376404"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_82106__Non_Coherent_Network_Interface16" name="XREF_82106__Non_Coherent_Network_Interface16">Non Coherent Network Interface</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376420"><a id="1034_CellBody_1376420" name="1034_CellBody_1376420"></a>348<span style="font-family : Times New Roman ; "><a id="CSH_120" name="CSH_120"></a></span></p></td><td><p class="CellBody" id="1376422">Input Packet Port</p></td><td><p class="CellBody" id="1376424">HierStr</p></td><td><p class="CellBody" id="1376426">Input packet port</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376434">349<span style="font-family : Times New Roman ; "><a id="CSH_122" name="CSH_122"></a></span></p></td><td><p class="CellBody" id="1376436">Output Packet Port</p></td><td><p class="CellBody" id="1376438">HierStr</p></td><td><p class="CellBody" id="1376440">Output Packet Port</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376446"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_47590__Packetizer16" name="XREF_47590__Packetizer16">Packetizer</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376462"><a id="1034_CellBody_1376462" name="1034_CellBody_1376462"></a>778<span style="font-family : Times New Roman ; "><a id="CSH_124" name="CSH_124"></a></span></p></td><td><p class="CellBody" id="1376464">ATP&#x2D;pipe Depth</p></td><td><p class="CellBody" id="1376466">Int</p></td><td><p class="CellBody" id="1376468">Depth of ATP pipes inside SMI.</p></td><td><p class="CellBody" id="1376470">Min&#x3A; &#x30;, Max&#x3A; 2</p></td><td><p class="CellBody" id="1376472">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376476">779<span style="font-family : Times New Roman ; "><a id="CSH_126" name="CSH_126"></a></span></p></td><td><p class="CellBody" id="1376478">SMI&#x2D;HDR&#x2D;pipe Depth</p></td><td><p class="CellBody" id="1376480">Int</p></td><td><p class="CellBody" id="1376482">Depth of SMI HDR pipe inside SMI.</p></td><td><p class="CellBody" id="1376484">Min&#x3A; &#x30;, Max&#x3A; 2</p></td><td><p class="CellBody" id="1376486">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376490">78&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_128" name="CSH_128"></a></span></p></td><td><p class="CellBody" id="1376492">SMI&#x2D;Data&#x2D;pipe Depth</p></td><td><p class="CellBody" id="1376494">Int</p></td><td><p class="CellBody" id="1376496">Depth of SMI DP pipe inside SMI.</p></td><td><p class="CellBody" id="1376498">Min&#x3A; &#x30;, Max&#x3A; 2</p></td><td><p class="CellBody" id="1376500">2</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376502"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_56311__NcoreSettings16" name="XREF_56311__NcoreSettings16">NcoreSettings</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376518"><a id="1034_CellBody_1376518" name="1034_CellBody_1376518"></a>1299<span style="font-family : Times New Roman ; "><a id="CSH_130" name="CSH_130"></a></span></p></td><td><p class="CellBody" id="1376520">DCE Count</p></td><td><p class="CellBody" id="1376522">Int</p></td><td><p class="CellBody" id="1376524">Number of NcoreDCEs (directories) in the design.</p></td><td/><td><p class="CellBody" id="1376528">1</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1376532">1&#x30;&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_132" name="CSH_132"></a></span></p></td><td><p class="CellBody" id="1376534">Supported DVM Version</p></td><td><p class="CellBody" id="1376536">Str</p></td><td><p class="CellBody" id="1376538">This parameter specifies the supported DVM version for the configuration.</p></td><td><p class="CellBody" id="1401030">DVM_v8, DVM_v8.1, DVM_v8.4, No_DVM</p></td><td><p class="CellBody" id="1376542">DVM_v8</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376544"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_22651__Boot_info16" name="XREF_22651__Boot_info16">Boot info</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376560"><a id="1034_CellBody_1376560" name="1034_CellBody_1376560"></a>1297<span style="font-family : Times New Roman ; "><a id="CSH_134" name="CSH_134"></a></span><ruby></ruby></p></td><td><p class="CellBody" id="1376562">Target Socket</p></td><td><p class="CellBody" id="1376564">HierStr</p></td><td><p class="CellBody" id="1376566">Region maps to one target (or an aggregate of multiple identical targets for address striping).</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376574">279<span style="font-family : Times New Roman ; "><a id="CSH_136" name="CSH_136"></a></span></p></td><td><p class="CellBody" id="1376576">Base Address</p></td><td><p class="CellBody" id="1376578">Int</p></td><td><p class="CellBody" id="1376580">The base address of the region.</p></td><td><p class="CellBody" id="1376582">Min&#x3A; &#x30;</p></td><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376588">28&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_138" name="CSH_138"></a></span></p></td><td><p class="CellBody" id="1376590">Size</p></td><td><p class="CellBody" id="1376592">Int</p></td><td><p class="CellBody" id="1376594">Size of the memory. Each region size is power of 2, starting address is aligned to its size</p></td><td><p class="CellBody" id="1376596">Min&#x3A; &#x30;</p></td><td/></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1376602">1298<span style="font-family : Times New Roman ; "><a id="CSH_140" name="CSH_140"></a></span></p></td><td><p class="CellBody" id="1376604">Target DynamicMemoryGroup</p></td><td><p class="CellBody" id="1376606">HierStr</p></td><td><p class="CellBody" id="1376608">This parameter defines the memoryGroup this bootregion can be accessed from.</p></td><td/><td/></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1376616">1<span style="font-family : Times New Roman ; "><a id="CSH_142" name="CSH_142"></a></span></p></td><td><p class="CellBody" id="1376618">Boot Region Home Unit ID</p></td><td><p class="CellBody" id="1376620">Int</p></td><td><p class="CellBody" id="1376622">Specify the home unit ID associated with the boot region. If the home unit is a DII then specify the node ID of the DII. If the home unit is a DMI then specify the associated DMI interleaving group ID.</p></td><td/><td><p class="CellBody" id="1376626">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376630">2<span style="font-family : Times New Roman ; "><a id="CSH_144" name="CSH_144"></a></span></p></td><td><p class="CellBody" id="1376632">Boot Region Size</p></td><td><p class="CellBody" id="1376634">Int</p></td><td><p class="CellBody" id="1376636">Specifies the size of boot region. Minimum is 4KB and must be a power of two.</p></td><td/><td><p class="CellBody" id="1376640">4&#x30;96</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1376644">3<span style="font-family : Times New Roman ; "><a id="CSH_146" name="CSH_146"></a></span></p></td><td><p class="CellBody" id="1376646">Boot Region Home Unit Type</p></td><td><p class="CellBody" id="1376648">Str</p></td><td><p class="CellBody" id="1376650">Specify the home unit Type associated with the boot region. This can be either DMI (Memory) or DII (IO device).</p></td><td/><td><p class="CellBody" id="1376654">DMI</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376656"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_91805__Clock_Adapter16" name="XREF_91805__Clock_Adapter16">Clock Adapter</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376672"><a id="1034_CellBody_1376672" name="1034_CellBody_1376672"></a>989<span style="font-family : Times New Roman ; "><a id="CSH_148" name="CSH_148"></a></span></p></td><td><p class="CellBody" id="1376674">Output Pipe</p></td><td><p class="CellBody" id="1376676">Bool</p></td><td><p class="CellBody" id="1376678">Whether a pipe should be instantiated on the output of the component, to improve timing.</p></td><td/><td><p class="CellBody" id="1376682">TRUE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376686">489<span style="font-family : Times New Roman ; "><a id="CSH_150" name="CSH_150"></a></span></p></td><td><p class="CellBody" id="1376688">Output Clock Domain</p></td><td><p class="CellBody" id="1376690">HierStr</p></td><td><p class="CellBody" id="1376692">Output Clock Domain</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376698"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_88201__Configuration_Region16" name="XREF_88201__Configuration_Region16">Configuration Region</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376714"><a id="1034_CellBody_1376714" name="1034_CellBody_1376714"></a>1297<span style="font-family : Times New Roman ; "><a id="CSH_152" name="CSH_152"></a></span><ruby></ruby></p></td><td><p class="CellBody" id="1376716">Target Socket</p></td><td><p class="CellBody" id="1376718">HierStr</p></td><td><p class="CellBody" id="1376720">Region maps to one target (or an aggregate of multiple identical targets for address striping).</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376728">279<span style="font-family : Times New Roman ; "><a id="CSH_154" name="CSH_154"></a></span></p></td><td><p class="CellBody" id="1376730">Base Address</p></td><td><p class="CellBody" id="1376732">Int</p></td><td><p class="CellBody" id="1376734">The base address of the region.</p></td><td><p class="CellBody" id="1376736">Min&#x3A; &#x30;</p></td><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376742">28&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_156" name="CSH_156"></a></span></p></td><td><p class="CellBody" id="1376744">Size</p></td><td><p class="CellBody" id="1376746">Int</p></td><td><p class="CellBody" id="1376748">Size of the memory. Each region size is power of 2, starting address is aligned to its size.</p></td><td><p class="CellBody" id="1376750">Min&#x3A; &#x30;</p></td><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376754"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_92486__DCNXT_Synthesis_Settings16" name="XREF_92486__DCNXT_Synthesis_Settings16">DCNXT Synthesis Settings</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376770"><a id="1034_CellBody_1376770" name="1034_CellBody_1376770"></a>2&#x30;43<span style="font-family : Times New Roman ; "><a id="CSH_158" name="CSH_158"></a></span></p></td><td><p class="CellBody" id="1376772">checkOnly</p></td><td><p class="CellBody" id="1376774">Bool</p></td><td><p class="CellBody" id="1376776">Whether to stop the RTL flow after compilation and linking, or to proceed to synthesis.</p></td><td/><td/></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1376784">2&#x30;45<span style="font-family : Times New Roman ; "><a id="CSH_160" name="CSH_160"></a></span></p></td><td><p class="CellBody" id="1376786">techNode</p></td><td><p class="CellBody" id="1376788">Str</p></td><td><p class="CellBody" id="1376790">The technology node for the design.</p></td><td><p class="CellBody" id="1376792">ERROR, TSMC16, TSMC7, TSMC5, CUSTOM</p></td><td><p class="CellBody" id="1376794">CUSTOM</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376798">2&#x30;48<span style="font-family : Times New Roman ; "><a id="CSH_162" name="CSH_162"></a></span><ruby></ruby></p></td><td><p class="CellBody" id="1376800">hardMacroDbs</p></td><td><p class="CellBody" id="1376802">Str</p></td><td><p class="CellBody" id="1376804">List of DB files containing compiled models of hard macros instantiated from RTL wrappers.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1376896">2&#x30;57<span style="font-family : Times New Roman ; "><a id="CSH_164" name="CSH_164"></a></span></p></td><td><p class="CellBody" id="1376898">incrementalOpt</p></td><td><p class="CellBody" id="1376900">Bool</p></td><td><p class="CellBody" id="1376902">Enables DC to perform incremental optimization. This works only on mapped logic.</p></td><td/><td><p class="CellBody" id="1376906">TRUE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376910">2&#x30;58<span style="font-family : Times New Roman ; "><a id="CSH_166" name="CSH_166"></a></span></p></td><td><p class="CellBody" id="1376912">ulvtPercentage</p></td><td><p class="CellBody" id="1376914">Int</p></td><td><p class="CellBody" id="1376916">% of ulvt cells can be used by the tool.</p></td><td><p class="CellBody" id="1376918">Min&#x3A; &#x30;</p></td><td><p class="CellBody" id="1376920">&#x30;</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1376924">2&#x30;59<span style="font-family : Times New Roman ; "><a id="CSH_168" name="CSH_168"></a></span></p></td><td><p class="CellBody" id="1376926">compileCommand</p></td><td><p class="CellBody" id="1376928">Str</p></td><td><p class="CellBody" id="1376930">DC mapping and optimization command.</p></td><td/><td><p class="CellBody" id="1376934">compile_ultra &#x2D;spg &#x2D;no_boundary_optimization &#x2D;gate_clock</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376936"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_84785__SW_EventRequestPort16" name="XREF_84785__SW_EventRequestPort16">SW_EventRequestPort</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376952"><a id="1034_CellBody_1376952" name="1034_CellBody_1376952"></a>193<span style="font-family : Times New Roman ; "><a id="CSH_170" name="CSH_170"></a></span></p></td><td><p class="CellBody" id="1376954">Direction</p></td><td><p class="CellBody" id="1376956">Str</p></td><td><p class="CellBody" id="1376958">Port Direction</p></td><td/><td><p class="CellBody" id="1376962">IN</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1376964"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_84379__Flow16" name="XREF_84379__Flow16">Flow</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376980"><a id="1034_CellBody_1376980" name="1034_CellBody_1376980"></a>4<span style="font-family : Times New Roman ; "><a id="CSH_172" name="CSH_172"></a></span></p></td><td><p class="CellBody" id="1376982">Initiator</p></td><td><p class="CellBody" id="1376984">HierStr</p></td><td><p class="CellBody" id="1376986">Initiator of the flow.</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1376994">6<span style="font-family : Times New Roman ; "><a id="CSH_174" name="CSH_174"></a></span></p></td><td><p class="CellBody" id="1376996">Target</p></td><td><p class="CellBody" id="1376998">HierStr</p></td><td><p class="CellBody" id="1377000">Target of the flow.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377008">5&#x30;6<span style="font-family : Times New Roman ; "><a id="CSH_176" name="CSH_176"></a></span></p></td><td><p class="CellBody" id="1377010">Bandwidth</p></td><td><p class="CellBody" id="1377012">Int</p></td><td><p class="CellBody" id="1377014">Bandwidth requirements of the Flow.</p></td><td><p class="CellBody" id="1377016">Min&#x3A; &#x30;, Max&#x3A; 1&#x30;73741824</p></td><td><p class="CellBody" id="1377018">1&#x30;48576</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377020"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_53555__Generic_Port16" name="XREF_53555__Generic_Port16">Generic Port</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377036"><a id="1034_CellBody_1377036" name="1034_CellBody_1377036"></a>193<span style="font-family : Times New Roman ; "><a id="CSH_178" name="CSH_178"></a></span></p></td><td><p class="CellBody" id="1377038">Direction</p></td><td><p class="CellBody" id="1377040">Str</p></td><td><p class="CellBody" id="1377042">Port Direction</p></td><td/><td><p class="CellBody" id="1377046">IN</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377050">5&#x30;8<span style="font-family : Times New Roman ; "><a id="CSH_180" name="CSH_180"></a></span></p></td><td><p class="CellBody" id="1377052">Port Width</p></td><td><p class="CellBody" id="1377054">Int</p></td><td><p class="CellBody" id="1377056">Port width for generic port.</p></td><td><p class="CellBody" id="1377058">Min&#x3A; 1, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1377060">1</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377062"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_39619__Group16" name="XREF_39619__Group16">Group</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377078"><a id="1034_CellBody_1377078" name="1034_CellBody_1377078"></a>2543<span style="font-family : Times New Roman ; "><a id="CSH_182" name="CSH_182"></a></span></p></td><td><p class="CellBody" id="1377080">Physical Region</p></td><td><p class="CellBody" id="1377082">HierStr</p></td><td><p class="CellBody" id="1377084">Physical Region associated with this group.</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377092">2544<span style="font-family : Times New Roman ; "><a id="CSH_184" name="CSH_184"></a></span></p></td><td><p class="CellBody" id="1377094">Preferred CSR clock</p></td><td><p class="CellBody" id="1377096">HierStr</p></td><td><p class="CellBody" id="1377098">Preferred CSR Clock Subdomain.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377106">2545<span style="font-family : Times New Roman ; "><a id="CSH_186" name="CSH_186"></a></span></p></td><td><p class="CellBody" id="1377108">Generate Hierarchy</p></td><td><p class="CellBody" id="1377110">Bool</p></td><td><p class="CellBody" id="1377112">Whether to generate a layer of logical hierarchy to the RTL.</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377118"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_93345__Initiator_Transform16" name="XREF_93345__Initiator_Transform16">Initiator Transform</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377134"><a id="1034_CellBody_1377134" name="1034_CellBody_1377134"></a>143<span style="font-family : Times New Roman ; "><a id="CSH_188" name="CSH_188"></a></span></p></td><td><p class="CellBody" id="1377136">Narrow Initiator</p></td><td><p class="CellBody" id="1377138">HierStr</p></td><td><p class="CellBody" id="1377140">Narrow Initiator</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377148">144<span style="font-family : Times New Roman ; "><a id="CSH_190" name="CSH_190"></a></span></p></td><td><p class="CellBody" id="1377150">Memory Offset for the Narrow Initiator</p></td><td><p class="CellBody" id="1377152">Int</p></td><td><p class="CellBody" id="1377154">Memory Offset for the Narrow Initiator.</p></td><td><p class="CellBody" id="1377156">Min&#x3A; &#x30;</p></td><td><p class="CellBody" id="1377158">&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377160"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_47295__Memory16" name="XREF_47295__Memory16">Memory</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377176"><a id="1034_CellBody_1377176" name="1034_CellBody_1377176"></a>96<span style="font-family : Times New Roman ; "><a id="CSH_192" name="CSH_192"></a></span></p></td><td><p class="CellBody" id="1377178">Memory Type</p></td><td><p class="CellBody" id="1377180">Str</p></td><td><p class="CellBody" id="1377182">Enumerated type used to set the type of memory.</p></td><td><p class="CellBody" id="1377184">FLOP, SRAM</p></td><td><p class="CellBody" id="1377186">FLOP</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377188"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_84847__Memory_Map16" name="XREF_84847__Memory_Map16">Memory Map</a></p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1377204"><a id="1034_CellBody_1377204" name="1034_CellBody_1377204"></a>241<span style="font-family : Times New Roman ; "><a id="CSH_194" name="CSH_194"></a></span></p></td><td><p class="CellBody" id="1377206">System Directory primary set select bits (Left is LSB)</p></td><td><p class="CellBody" id="1377208">Int</p></td><td><p class="CellBody" id="1377210">Address bits to be used as interleaving bits for DCE selection (Left most bit is LSB).</p></td><td><p class="CellBody" id="1377212">Min&#x3A; 6, Max&#x3A; 64</p></td><td><p class="CellBody" id="1377214">6</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377218">16<span style="font-family : Times New Roman ; "><a id="CSH_196" name="CSH_196"></a></span></p></td><td><p class="CellBody" id="1377220">Target Sockets</p></td><td><p class="CellBody" id="1377222">HierStr</p></td><td/><td/><td/></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1377232">262<span style="font-family : Times New Roman ; "><a id="CSH_198" name="CSH_198"></a></span></p></td><td><p class="CellBody" id="1377234">Primary Interleaving Bit &#x23;1 (LSB)</p></td><td><p class="CellBody" id="1377236">Int</p></td><td><p class="CellBody" id="1377238">When DMI interleaving is configured via a DynamicMemoryGroup, this is the first bit index used for interleaving. When 2&#x2D;way interleaving is configured, primaryInterleavingBitOne must be specified and valid.</p></td><td><p class="CellBody" id="1377240">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1377242">&#x30;</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377246">264<span style="font-family : Times New Roman ; "><a id="CSH_200" name="CSH_200"></a></span></p></td><td><p class="CellBody" id="1377248">Primary Interleaving Bit &#x23;2</p></td><td><p class="CellBody" id="1377250">Int</p></td><td><p class="CellBody" id="1377252">When 4&#x2D;way interleaving is configured, primaryInterleavingBitOne and primaryInterleavingBitTwo must be specified. They must be unique and valid.</p></td><td><p class="CellBody" id="1377254">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1377256">&#x30;</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1377260">266<span style="font-family : Times New Roman ; "><a id="CSH_202" name="CSH_202"></a></span></p></td><td><p class="CellBody" id="1377262">Primary Interleaving Bit &#x23;3</p></td><td><p class="CellBody" id="1377264">Int</p></td><td><p class="CellBody" id="1377266">When 8&#x2D;way interleaving is configured, primaryInterleavingBitOne and primaryInterleavingBitTwo and primaryInterleavingBitThree must be specified. They must be unique and valid.</p></td><td><p class="CellBody" id="1377268">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1377270">&#x30;</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1377274">268<span style="font-family : Times New Roman ; "><a id="CSH_204" name="CSH_204"></a></span></p></td><td><p class="CellBody" id="1377276">Primary Interleaving Bit &#x23;4</p></td><td><p class="CellBody" id="1377278">Int</p></td><td><p class="CellBody" id="1377280">When 16&#x2D;way interleaving is configured, primaryInterleavingBitOne, primaryInterleavingBitTwo, primaryInterleavingBitThree and primaryInterleavingBitFour must be specified. They must be unique and valid.</p></td><td><p class="CellBody" id="1377282">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1377284">&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377286"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_79484__Memory_Region16" name="XREF_79484__Memory_Region16">Memory Region</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377302"><a id="1034_CellBody_1377302" name="1034_CellBody_1377302"></a>1297<span style="font-family : Times New Roman ; "><a id="CSH_206" name="CSH_206"></a></span></p></td><td><p class="CellBody" id="1377304">Target Socket</p></td><td><p class="CellBody" id="1377306">HierStr</p></td><td><p class="CellBody" id="1377308">Region maps to one target (or an aggregate of multiple identical targets for address striping).</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377316">279<span style="font-family : Times New Roman ; "><a id="CSH_208" name="CSH_208"></a></span></p></td><td><p class="CellBody" id="1377318">Base Address</p></td><td><p class="CellBody" id="1377320">Int</p></td><td><p class="CellBody" id="1377322">The base address of the region.</p></td><td><p class="CellBody" id="1377324">Min&#x3A; &#x30;</p></td><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377330">28&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_210" name="CSH_210"></a></span></p></td><td><p class="CellBody" id="1377332">Size</p></td><td><p class="CellBody" id="1377334">Int</p></td><td><p class="CellBody" id="1377336">Size of the memory. Each region size is power of 2, starting address is aligned to its size.</p></td><td><p class="CellBody" id="1377338">Min&#x3A; &#x30;</p></td><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377342"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_17434__Coherent_Agent_Interface_Unit_(CAIU)16" name="XREF_17434__Coherent_Agent_Interface_Unit_(CAIU)16">Coherent Agent Interface Unit (CAIU)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377358"><a id="1034_CellBody_1377358" name="1034_CellBody_1377358"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_212" name="CSH_212"></a></span></p></td><td><p class="CellBody" id="1377360">Domain</p></td><td><p class="CellBody" id="1377362">HierStr</p></td><td><p class="CellBody" id="1377364">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377372">519<span style="font-family : Times New Roman ; "><a id="CSH_214" name="CSH_214"></a></span></p></td><td><p class="CellBody" id="1377374">Assigned SnoopFilter</p></td><td><p class="CellBody" id="1377376">HierStr</p></td><td><p class="CellBody" id="1377378">Specify the snoop filter associated with this AIU.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377386">52&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_216" name="CSH_216"></a></span></p></td><td><p class="CellBody" id="1377388">Credits for Native Protocol</p></td><td><p class="CellBody" id="1377390">Int</p></td><td><p class="CellBody" id="1377392">Specify the maximum number of CHI link credits this AIU should support</p></td><td><p class="CellBody" id="1377394">Min&#x3A; 2, Max&#x3A; 15</p></td><td><p class="CellBody" id="1377396">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377400">521<span style="font-family : Times New Roman ; "><a id="CSH_218" name="CSH_218"></a></span></p></td><td><p class="CellBody" id="1377402">OTT entries</p></td><td><p class="CellBody" id="1377404">Int</p></td><td><p class="CellBody" id="1377406">Specify the maximum number of outstanding native transactions this AIU should support.</p></td><td><p class="CellBody" id="1377408">Min&#x3A; 8, Max&#x3A; 256</p></td><td><p class="CellBody" id="1377410">8</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1377414">525<span style="font-family : Times New Roman ; "><a id="CSH_220" name="CSH_220"></a></span></p></td><td><p class="CellBody" id="1377416">Stashing Snoop Credits</p></td><td><p class="CellBody" id="1377418">Int</p></td><td><p class="CellBody" id="1377420">Specify the maximum number of outstanding stash snoops this AIU should support. These are stash snoops issued on the CHI interface.</p></td><td><p class="CellBody" id="1377422">Min&#x3A; 1, Max&#x3A; 8</p></td><td><p class="CellBody" id="1377424">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377428">162<span style="font-family : Times New Roman ; "><a id="CSH_222" name="CSH_222"></a></span></p></td><td><p class="CellBody" id="1377430">Number of Processors</p></td><td><p class="CellBody" id="1377432">Int</p></td><td><p class="CellBody" id="1377434">Specify the number of logical processors connected to this interface.</p></td><td/><td><p class="CellBody" id="1377438">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377442">163<span style="font-family : Times New Roman ; "><a id="CSH_224" name="CSH_224"></a></span></p></td><td><p class="CellBody" id="1377444">Performance counters</p></td><td><p class="CellBody" id="1377446">Int</p></td><td><p class="CellBody" id="1377448">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1377450">&#x30;, 4, 8</p></td><td><p class="CellBody" id="1377452">4</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377468"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_80280__Distributed_Coherence_Enforcement_Units_(DCE)16" name="XREF_80280__Distributed_Coherence_Enforcement_Units_(DCE)16">Distributed Coherence Enforcement Units (DCE)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377484"><a id="1034_CellBody_1377484" name="1034_CellBody_1377484"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_226" name="CSH_226"></a></span></p></td><td><p class="CellBody" id="1377486">Domain</p></td><td><p class="CellBody" id="1377488">HierStr</p></td><td><p class="CellBody" id="1377490">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377498">527<span style="font-family : Times New Roman ; "><a id="CSH_228" name="CSH_228"></a></span></p></td><td><p class="CellBody" id="1377500">Write request buffer credits</p></td><td><p class="CellBody" id="1377502">Int</p></td><td><p class="CellBody" id="1377504">Specify the maximum number of DCE write request buffer credits per DMI. These credits limit number of Coherent writes and incudes snoops that can cause a write to DMI.</p></td><td><p class="CellBody" id="1377506">Min&#x3A; 2, Max&#x3A; 32</p></td><td><p class="CellBody" id="1377508">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377512">528<span style="font-family : Times New Roman ; "><a id="CSH_230" name="CSH_230"></a></span></p></td><td><p class="CellBody" id="1377514">Snoop credits</p></td><td><p class="CellBody" id="1377516">Int</p></td><td><p class="CellBody" id="1377518">Specify the maximum number of snoop request credits per AIU.</p></td><td><p class="CellBody" id="1377520">Min&#x3A; 2, Max&#x3A; 16</p></td><td><p class="CellBody" id="1377522">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377526">53&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_232" name="CSH_232"></a></span></p></td><td><p class="CellBody" id="1377528">nAttCtrlEntries</p></td><td><p class="CellBody" id="1377530">Int</p></td><td><p class="CellBody" id="1377532">Specify the maximum number of active coherent transactions tracked by each DCE.</p></td><td><p class="CellBody" id="1377534">Min&#x3A; 4, Max&#x3A; 96</p></td><td><p class="CellBody" id="1377536">4</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1377540">11<span style="font-family : Times New Roman ; "><a id="CSH_234" name="CSH_234"></a></span></p></td><td><p class="CellBody" id="1377542">Skid Buffer depth</p></td><td><p class="CellBody" id="1377544">Int</p></td><td><p class="CellBody" id="1377546">Total depth of skid buffer for commands to DCE. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries can be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution. Note&#x3A; The system might hang in case of undersized skid buffer.</p></td><td><p class="CellBody" id="1377548">Min&#x3A; 4, Max&#x3A; 32&#x30;</p></td><td><p class="CellBody" id="1377550">16</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1377554">12<span style="font-family : Times New Roman ; "><a id="CSH_236" name="CSH_236"></a></span></p></td><td><p class="CellBody" id="1377556">nCMDSkidBufArb</p></td><td><p class="CellBody" id="1377558">Int</p></td><td><p class="CellBody" id="1377560">Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis &#x2D;the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.</p></td><td><p class="CellBody" id="1377562">4,8,16,32,48,64,128,192,256</p></td><td><p class="CellBody" id="1377564">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377568">191<span style="font-family : Times New Roman ; "><a id="CSH_238" name="CSH_238"></a></span></p></td><td><p class="CellBody" id="1377570">Performance counters</p></td><td><p class="CellBody" id="1377572">Int</p></td><td><p class="CellBody" id="1377574">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1377576"> &#x30;, 4, 8, 16</p></td><td><p class="CellBody" id="1377578">4</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377582">174<span style="font-family : Times New Roman ; "><a id="CSH_240" name="CSH_240"></a></span></p></td><td><p class="CellBody" id="1377584">Number of Tagged exclusive monitors</p></td><td><p class="CellBody" id="1377586">Int</p></td><td><p class="CellBody" id="1377588">Specify the desired number of tagged exclusive monitor per DCE instance. Note that each DCE instance will always have a basic exclusive monitor.</p></td><td><p class="CellBody" id="1377590">Min&#x3A; &#x30;, Max&#x3A; 8</p></td><td><p class="CellBody" id="1377592">&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377594"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_32250__Distributed_IO_Interface_(DII)16" name="XREF_32250__Distributed_IO_Interface_(DII)16">Distributed IO Interface (DII)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377610"><a id="1034_CellBody_1377610" name="1034_CellBody_1377610"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_242" name="CSH_242"></a></span></p></td><td><p class="CellBody" id="1377612">Domain</p></td><td><p class="CellBody" id="1377614">HierStr</p></td><td><p class="CellBody" id="1377616">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377624">531<span style="font-family : Times New Roman ; "><a id="CSH_244" name="CSH_244"></a></span></p></td><td><p class="CellBody" id="1377626">Write request buffer credits</p></td><td><p class="CellBody" id="1377628">Int</p></td><td><p class="CellBody" id="1377630">Specify the maximum number of non coherent write request buffer credits.</p></td><td><p class="CellBody" id="1377632">Min&#x3A; 2, Max&#x3A; 32</p></td><td><p class="CellBody" id="1377634">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377638">532<span style="font-family : Times New Roman ; "><a id="CSH_246" name="CSH_246"></a></span></p></td><td><p class="CellBody" id="1377640">RTT Entries</p></td><td><p class="CellBody" id="1377642">Int</p></td><td><p class="CellBody" id="1377644">Maximum number of outstanding read transactions on the AXI interface.</p></td><td><p class="CellBody" id="1377646">Min&#x3A; 4, Max&#x3A; 32</p></td><td><p class="CellBody" id="1377648">4</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377652">533<span style="font-family : Times New Roman ; "><a id="CSH_248" name="CSH_248"></a></span></p></td><td><p class="CellBody" id="1377654">WTT Entries</p></td><td><p class="CellBody" id="1377656">Int</p></td><td><p class="CellBody" id="1377658">Maximum number of outstanding write transactions on the AXI interface.</p></td><td><p class="CellBody" id="1377660">Min&#x3A; 4, Max&#x3A; 32</p></td><td><p class="CellBody" id="1377662">4</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377666">111&#x30;6<span style="font-family : Times New Roman ; "><a id="CSH_250" name="CSH_250"></a></span></p></td><td><p class="CellBody" id="1377668">nExclusiveEntries</p></td><td><p class="CellBody" id="1377670">Int</p></td><td><p class="CellBody" id="1377672">Number of exclusive monitors in the unit. A value of zero indicates that no monitor is present and any exclusive transaction will be forwarded on the AXI slave interface.</p></td><td><p class="CellBody" id="1377674">Min&#x3A; &#x30;, Max&#x3A; 8</p></td><td><p class="CellBody" id="1377676">&#x30;</p></td></tr><tr height="101.33px"><td/><td><p class="CellBody" id="1377680">8<span style="font-family : Times New Roman ; "><a id="CSH_252" name="CSH_252"></a></span></p></td><td><p class="CellBody" id="1377682">Skid Buffer depth</p></td><td><p class="CellBody" id="1377684">Int</p></td><td><p class="CellBody" id="1377686">Total depth of skid buffer for commands to DII. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.</p></td><td><p class="CellBody" id="1377688">Min&#x3A; 4, Max&#x3A; 32&#x30;</p></td><td><p class="CellBody" id="1377690">16</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1377694">9<span style="font-family : Times New Roman ; "><a id="CSH_254" name="CSH_254"></a></span></p></td><td><p class="CellBody" id="1377696">nCMDSkidBufArb</p></td><td><p class="CellBody" id="1377698">Int</p></td><td><p class="CellBody" id="1377700">Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis &#x2D;the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.</p></td><td><p class="CellBody" id="1377702">4,8,16,32,48,64,128,192,256</p></td><td><p class="CellBody" id="1377704">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377708">52<span style="font-family : Times New Roman ; "><a id="CSH_256" name="CSH_256"></a></span></p></td><td><p class="CellBody" id="1377710">Performance counters</p></td><td><p class="CellBody" id="1377712">Int</p></td><td><p class="CellBody" id="1377714">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1377716"> &#x30;, 4, 8, 16</p></td><td><p class="CellBody" id="1377718">4</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377736">1&#x30;92<span style="font-family : Times New Roman ; "><a id="CSH_258" name="CSH_258"></a></span></p></td><td><p class="CellBody" id="1377738">Size of the largest end point</p></td><td><p class="CellBody" id="1377740">Int</p></td><td><p class="CellBody" id="1377742">Specify the size of the largest endpoint device connected to the DII. The size is in KBs. This size issued to archive endpoint ordering as defined by ARM CHI specification.</p></td><td><p class="CellBody" id="1377744">Min&#x3A; 4, Max&#x3A; 549755813888</p></td><td><p class="CellBody" id="1377746">4</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377750">1&#x30;95<span style="font-family : Times New Roman ; "><a id="CSH_260" name="CSH_260"></a></span></p></td><td><p class="CellBody" id="1377752">Number of Address Translation Registers</p></td><td><p class="CellBody" id="1377754">Int</p></td><td><p class="CellBody" id="1377756">Specifies the number of address translation registers that are available within the DII. Refer to the <span style="font-style:Italic;">Address Translation Capability</span> section in the Reference Manual.</p></td><td><p class="CellBody" id="1377758">Min&#x3A; &#x30;, Max&#x3A; 4</p></td><td><p class="CellBody" id="1377760">&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1377762"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_26710__Distributed_Memory_Interface_(DMI)16" name="XREF_26710__Distributed_Memory_Interface_(DMI)16">Distributed Memory Interface (DMI)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1377778"><a id="1034_CellBody_1377778" name="1034_CellBody_1377778"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_262" name="CSH_262"></a></span></p></td><td><p class="CellBody" id="1377780">Domain</p></td><td><p class="CellBody" id="1377782">HierStr</p></td><td><p class="CellBody" id="1377784">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377792">534<span style="font-family : Times New Roman ; "><a id="CSH_264" name="CSH_264"></a></span></p></td><td><p class="CellBody" id="1377794">Write buffers</p></td><td><p class="CellBody" id="1377796">Int</p></td><td><p class="CellBody" id="1377798">Specify the maximum number of non coherent write request buffer credits.</p></td><td><p class="CellBody" id="1377800">Min&#x3A; 2, Max&#x3A; 64</p></td><td><p class="CellBody" id="1377802">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377806">535<span style="font-family : Times New Roman ; "><a id="CSH_266" name="CSH_266"></a></span></p></td><td><p class="CellBody" id="1377808">RTT Entries</p></td><td><p class="CellBody" id="1377810">Int</p></td><td><p class="CellBody" id="1377812">Maximum number of outstanding read transactions on the AXI interface.</p></td><td><p class="CellBody" id="1377814">Min&#x3A; 4, Max&#x3A; 128</p></td><td><p class="CellBody" id="1377816">4</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377820">536<span style="font-family : Times New Roman ; "><a id="CSH_268" name="CSH_268"></a></span></p></td><td><p class="CellBody" id="1377822">WTT Entries</p></td><td><p class="CellBody" id="1377824">Int</p></td><td><p class="CellBody" id="1377826">Maximum number of outstanding write transactions on the AXI interface.</p></td><td><p class="CellBody" id="1377828">Min&#x3A; 4, Max&#x3A; 64</p></td><td><p class="CellBody" id="1377830">4</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1377834">111&#x30;5<span style="font-family : Times New Roman ; "><a id="CSH_270" name="CSH_270"></a></span></p></td><td><p class="CellBody" id="1377836">nExclusiveEntries</p></td><td><p class="CellBody" id="1377838">Int</p></td><td><p class="CellBody" id="1377840">Number of exclusive monitors in the unit. A value of zero indicates that no monitor is present and any exclusive transaction will be forwarded on the AXI slave interface.</p></td><td><p class="CellBody" id="1377842">Min&#x3A; &#x30;, Max&#x3A; 8</p></td><td><p class="CellBody" id="1377844">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377848">1534<span style="font-family : Times New Roman ; "><a id="CSH_272" name="CSH_272"></a></span></p></td><td><p class="CellBody" id="1377850">Enable System Memory Cache</p></td><td><p class="CellBody" id="1377852">Bool</p></td><td><p class="CellBody" id="1377854">Whether a System Memory Cache should be instantiated in the DMI.</p></td><td/><td><p class="CellBody" id="1377858">FALSE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377862">1535<span style="font-family : Times New Roman ; "><a id="CSH_274" name="CSH_274"></a></span></p></td><td><p class="CellBody" id="1377864">Tag Banks</p></td><td><p class="CellBody" id="1377866">Int</p></td><td><p class="CellBody" id="1377868">Number of tag banks in the System Memory Cache.</p></td><td/><td><p class="CellBody" id="1377872">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377876">1536<span style="font-family : Times New Roman ; "><a id="CSH_276" name="CSH_276"></a></span></p></td><td><p class="CellBody" id="1377878">Data Banks</p></td><td><p class="CellBody" id="1377880">Int</p></td><td><p class="CellBody" id="1377882">Number of data banks in the System Memory Cache.</p></td><td/><td><p class="CellBody" id="1377886">1</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1377890">154&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_278" name="CSH_278"></a></span></p></td><td><p class="CellBody" id="1377892">cacheReplPolicy</p></td><td><p class="CellBody" id="1377894">Str</p></td><td><p class="CellBody" id="1377896">Cache Replacement Policy</p></td><td><p class="CellBody" id="1377898">ERROR, RANDOM, NRU, PLRU</p></td><td><p class="CellBody" id="1377900">RANDOM</p></td></tr><tr height="114.67px"><td/><td><p class="CellBody" id="1377904">17<span style="font-family : Times New Roman ; "><a id="CSH_280" name="CSH_280"></a></span></p></td><td><p class="CellBody" id="1377906">Skid Buffer depth</p></td><td><p class="CellBody" id="1377908">Int</p></td><td><p class="CellBody" id="1377910">Total depth of skid buffer for commands to DMI. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.</p></td><td><p class="CellBody" id="1377912">Min&#x3A; 4, Max&#x3A; 32&#x30;</p></td><td><p class="CellBody" id="1377914">16</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1377918">23<span style="font-family : Times New Roman ; "><a id="CSH_282" name="CSH_282"></a></span></p></td><td><p class="CellBody" id="1377920">nCMDSkidBufArb</p></td><td><p class="CellBody" id="1377922">Int</p></td><td><p class="CellBody" id="1377924">Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis &#x2D;the area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.</p></td><td><p class="CellBody" id="1377926">4,8,16,32,48,64,128,192,256</p></td><td><p class="CellBody" id="1377928">16</p></td></tr><tr height="114.67px"><td/><td><p class="CellBody" id="1377932">25<span style="font-family : Times New Roman ; "><a id="CSH_284" name="CSH_284"></a></span></p></td><td><p class="CellBody" id="1377934">Skid Buffer depth for coherent DMI transactions</p></td><td><p class="CellBody" id="1377936">Int</p></td><td><p class="CellBody" id="1377938">Total depth of skid buffer for coherent DMI transactions arriving from DCE. The skid buffer is used to stage transaction requests from initiator agents. The number of required entries may be determined by traffic requirements and analysis using performance modeling. This value sets the total budget of protocol credits available for distribution.</p></td><td><p class="CellBody" id="1377940">Min&#x3A; 4, Max&#x3A; 32&#x30;</p></td><td><p class="CellBody" id="1377942">16</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1377946">26<span style="font-family : Times New Roman ; "><a id="CSH_286" name="CSH_286"></a></span></p></td><td><p class="CellBody" id="1377948">nMrdSkidBufArb</p></td><td><p class="CellBody" id="1377950">Int</p></td><td><p class="CellBody" id="1377952">Depth of skid buffer visible to arbitration. This value determines the size of the arbitration window within which arriving requests are selected based on QoS, priority and arrival time. It is recommended to start with a reasonably value for performance analysis. The area of a skid buffer grows with the square of this number and larger options will also significantly impact timing.</p></td><td><p class="CellBody" id="1377954">4,8,16,32,48,64,128,192,256</p></td><td><p class="CellBody" id="1377956">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1377960">12&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_288" name="CSH_288"></a></span></p></td><td><p class="CellBody" id="1377962">Performance counters</p></td><td><p class="CellBody" id="1377964">Int</p></td><td><p class="CellBody" id="1377966">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1377968"> &#x30;, 4, 8, 16</p></td><td><p class="CellBody" id="1377970">4</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1377988">15535<span style="font-family : Times New Roman ; "><a id="CSH_290" name="CSH_290"></a></span></p></td><td><p class="CellBody" id="1377990">Tag Timing</p></td><td><p class="CellBody" id="1377992">Str</p></td><td><p class="CellBody" id="1377994">Controls the insertion of pipeline stages on the System Memory Cache tag array to allow the use of slower memory banks.</p></td><td><p class="CellBody" id="1377996">&#x201c;NO_PIPELINE&#x201d;, &#x201c;INPUT_PIPELINE&#x201d;, &#x201c;INPUT_OUTPUT_PIPELINE&#x201d;</p></td><td><p class="CellBody" id="1377998">NO_PIPELINE</p></td></tr><tr height="101.33px"><td/><td><p class="CellBody" id="1378002">15536<span style="font-family : Times New Roman ; "><a id="CSH_292" name="CSH_292"></a></span></p></td><td><p class="CellBody" id="1378004">Data Timing</p></td><td><p class="CellBody" id="1378006">Str</p></td><td><p class="CellBody" id="1378008">Controls the timing of the System Memory Cache data array to allow the use of slower memory banks. It is possible to use single&#x2D;cycle memory banks with or without write pipelining, or two&#x2D;cycle banks with write pipelining.</p></td><td><p class="CellBody" id="1378010">&#x201c;ONE_CYCLE_NO_PIPELINE&#x201d;, &#x201c;ONE_CYCLE_WITH_PIPELINE&#x201d;,&#x201c;TWO_CYCLES_WITH_PIPELINE&#x201d;</p></td><td><p class="CellBody" id="1378012">ONE_CYCLE_NO_PIPELINE</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1378016">185<span style="font-family : Times New Roman ; "><a id="CSH_294" name="CSH_294"></a></span></p></td><td><p class="CellBody" id="1378018">Enable Atomic Engine</p></td><td><p class="CellBody" id="1378020">Bool</p></td><td><p class="CellBody" id="1378022">This option adds an atomic engine in DMI. It must be enabled when an atomic capable master is present in the system and requires atleast a 4KB SMC.</p></td><td/><td><p class="CellBody" id="1378026">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378030">997<span style="font-family : Times New Roman ; "><a id="CSH_296" name="CSH_296"></a></span></p></td><td><p class="CellBody" id="1378032">Dmi QoS threshold value.</p></td><td><p class="CellBody" id="1378034">Int</p></td><td><p class="CellBody" id="1378036">DMI QoS threshold value. Traffic with QoS equal to or above this value are considered as high priority hard real time traffic.</p></td><td><p class="CellBody" id="1378038">Min&#x3A; 1, Max&#x3A; 15</p></td><td><p class="CellBody" id="1378040">8</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378044">998<span style="font-family : Times New Roman ; "><a id="CSH_298" name="CSH_298"></a></span></p></td><td><p class="CellBody" id="1378046">WTT entries in DMI reserved for high priority traffic</p></td><td><p class="CellBody" id="1378048">Int</p></td><td><p class="CellBody" id="1378050">WTT entries in DMI reserved for high priority hard real time traffic.</p></td><td><p class="CellBody" id="1378052">Min&#x3A; 1, Max&#x3A; 32</p></td><td><p class="CellBody" id="1378054">1</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378058">999<span style="font-family : Times New Roman ; "><a id="CSH_300" name="CSH_300"></a></span></p></td><td><p class="CellBody" id="1378060">RTT entries in DMI reserved for high priority traffic</p></td><td><p class="CellBody" id="1378062">Int</p></td><td><p class="CellBody" id="1378064">RTT entries in DMI reserved for high priority hard real time traffic.</p></td><td><p class="CellBody" id="1378066">Min&#x3A; 1, Max&#x3A; 32</p></td><td><p class="CellBody" id="1378068">1</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378072">11&#x30;2<span style="font-family : Times New Roman ; "><a id="CSH_302" name="CSH_302"></a></span></p></td><td><p class="CellBody" id="1378074">Enable support for read response interleaving</p></td><td><p class="CellBody" id="1378076">Bool</p></td><td/><td/><td><p class="CellBody" id="1378082">FALSE</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1378086">11&#x30;3<span style="font-family : Times New Roman ; "><a id="CSH_304" name="CSH_304"></a></span></p></td><td><p class="CellBody" id="1378088">Number of Address Translation Registers</p></td><td><p class="CellBody" id="1378090">Int</p></td><td><p class="CellBody" id="1378092">Specifies the number of address translation registers that are available within DMI. These registers add capability to translate address on the AXI bus from DMI. Refer to the <span style="font-style:Italic;">Address Translation</span> section of the Reference Manual.</p></td><td><p class="CellBody" id="1378094">Min&#x3A; &#x30;, Max&#x3A; 4</p></td><td><p class="CellBody" id="1378096">&#x30;</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1378100">11&#x30;5<span style="font-family : Times New Roman ; "><a id="CSH_306" name="CSH_306"></a></span></p></td><td><p class="CellBody" id="1378102">nWayPartitioningRegisters</p></td><td><p class="CellBody" id="1378104">Int</p></td><td><p class="CellBody" id="1378106">Specifies the number of cache way partitioning registers. Each register enables configuration capability to assign specific ways to a single agent. The number of registers enabled here should be equal to maximum number of agents that will be configured for way partitioning.</p></td><td><p class="CellBody" id="1378108">Min&#x3A; &#x30;, Max&#x3A; 16</p></td><td><p class="CellBody" id="1378110">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378114">1&#x30;56<span style="font-family : Times New Roman ; "><a id="CSH_308" name="CSH_308"></a></span></p></td><td><p class="CellBody" id="1378116">Number of sets</p></td><td><p class="CellBody" id="1378118">Int</p></td><td><p class="CellBody" id="1378120">Specify the number of sets&#47;entries in the Cache.</p></td><td/><td><p class="CellBody" id="1378124">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378128">1&#x30;57<span style="font-family : Times New Roman ; "><a id="CSH_310" name="CSH_310"></a></span></p></td><td><p class="CellBody" id="1378130">Number of ways</p></td><td><p class="CellBody" id="1378132">Int</p></td><td><p class="CellBody" id="1378134">Specify the number of ways&#47;associativity of the cache.</p></td><td><p class="CellBody" id="1378136">Min&#x3A; 2, Max&#x3A; 16</p></td><td><p class="CellBody" id="1378138">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378142">1&#x30;58<span style="font-family : Times New Roman ; "><a id="CSH_312" name="CSH_312"></a></span></p></td><td><p class="CellBody" id="1378144">Enable Scratchpad</p></td><td><p class="CellBody" id="1378146">Bool</p></td><td><p class="CellBody" id="1378148">This option enables scratch pad capability which is available only in DMI</p></td><td/><td><p class="CellBody" id="1378152">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378156">1&#x30;64<span style="font-family : Times New Roman ; "><a id="CSH_314" name="CSH_314"></a></span></p></td><td><p class="CellBody" id="1378158">Primary Set Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378160">Int</p></td><td><p class="CellBody" id="1378162">Specify address bits to be used as primary set select bits. The leftmost bit in the array is used as the LSB of the selection.</p></td><td/><td/></tr><tr height="248.00px"><td/><td><p class="CellBody" id="1378170">11&#x30;98<span style="font-family : Times New Roman ; "><a id="CSH_316" name="CSH_316"></a></span></p></td><td><p class="CellBody" id="1378172">Secondary Set Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378174">Int</p></td><td><p class="CellBody" id="1378176">Specify a table of address bits, as an array of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits &#x7B;9 11 13 14&#x7D; for one row, the hex value &#x30;x6A&#x30;&#x30; is used. If the table is left at all&#x2D;zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378184">1&#x30;65<span style="font-family : Times New Roman ; "><a id="CSH_318" name="CSH_318"></a></span></p></td><td><p class="CellBody" id="1378186">Tag Bank Select Bits</p></td><td><p class="CellBody" id="1378188">Int</p></td><td><p class="CellBody" id="1378190">Specify tag bank select bit. This bit must be one of the bits from the primary select bits.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378198">1&#x30;66<span style="font-family : Times New Roman ; "><a id="CSH_320" name="CSH_320"></a></span></p></td><td><p class="CellBody" id="1378200">Data Bank Select Bits</p></td><td><p class="CellBody" id="1378202">Int</p></td><td><p class="CellBody" id="1378204">Specify data bank select bit. These bits must be from the primary select bits.</p></td><td/><td/></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1389941">15535<span style="font-family : Times New Roman ; "><a id="CSH_322" name="CSH_322"></a></span></p></td><td><p class="CellBody" id="1389943">tagTiming</p></td><td><p class="CellBody" id="1389945">Str</p></td><td><p class="CellBody" id="1389947">Controls the insertion of pipeline stages on the System Memory Cache tag array to allow the use of slower memory banks.</p></td><td><p class="CellBody" id="1400810">&#x201c;NO_PIPELINE&#x201d;, &#x201c;INPUT_PIPELINE&#x201d;, &#x201c;INPUT_OUTPUT_PIPELINE&#x201d;</p></td><td><p class="CellBody" id="1389951">NO_PIPELINE</p></td></tr><tr height="101.33px"><td/><td><p class="CellBody" id="1389499">15536<span style="font-family : Times New Roman ; "><a id="CSH_324" name="CSH_324"></a></span></p></td><td><p class="CellBody" id="1389501">dataTiming</p></td><td><p class="CellBody" id="1389503">Str</p></td><td><p class="CellBody" id="1389505">Controls the timing of the System Memory Cache data array to allow the use of slower memory banks. It is possible to use single&#x2D;cycle memory banks with or without write pipelining, or two&#x2D;cycle banks with write pipelining.</p></td><td><p class="CellBody" id="1400812">&#x201c;ONE_CYCLE_NO_PIPELINE&#x201d;, &#x201c;ONE_CYCLE_WITH_PIPELINE&#x201d;,&#x201c;TWO_CYCLES_WITH_PIPELINE&#x201d;</p></td><td><p class="CellBody" id="1389509">ONE_CYCLE_NO_PIPELINE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378210"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_41191__Distributed_Virtual_Memory_Management_Engine_(DVE)16" name="XREF_41191__Distributed_Virtual_Memory_Management_Engine_(DVE)16">Distributed Virtual Memory Management Engine (DVE)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378226"><a id="1034_CellBody_1378226" name="1034_CellBody_1378226"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_326" name="CSH_326"></a></span></p></td><td><p class="CellBody" id="1378228">Domain</p></td><td><p class="CellBody" id="1378230">HierStr</p></td><td><p class="CellBody" id="1378232">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378240">179<span style="font-family : Times New Roman ; "><a id="CSH_328" name="CSH_328"></a></span></p></td><td><p class="CellBody" id="1378242">Performance counters</p></td><td><p class="CellBody" id="1378244">Int</p></td><td><p class="CellBody" id="1378246">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1378248"> &#x30;, 4, 8, 16</p></td><td><p class="CellBody" id="1378250">4</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378252"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_32889__Non_Coherent_Agent_Interface_Unit_(NCAIU)16" name="XREF_32889__Non_Coherent_Agent_Interface_Unit_(NCAIU)16">Non Coherent Agent Interface Unit (NCAIU)</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378268"><a id="1034_CellBody_1378268" name="1034_CellBody_1378268"></a>339<span style="font-family : Times New Roman ; "><a id="CSH_330" name="CSH_330"></a></span></p></td><td><p class="CellBody" id="1378270">Domain</p></td><td><p class="CellBody" id="1378272">HierStr</p></td><td><p class="CellBody" id="1378274">Clock SubDomain associated with this unit.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378282">519<span style="font-family : Times New Roman ; "><a id="CSH_332" name="CSH_332"></a></span></p></td><td><p class="CellBody" id="1378284">Assigned SnoopFilter</p></td><td><p class="CellBody" id="1378286">HierStr</p></td><td><p class="CellBody" id="1378288">Specify the snoop filter associated with this AIU.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378296">538<span style="font-family : Times New Roman ; "><a id="CSH_334" name="CSH_334"></a></span></p></td><td><p class="CellBody" id="1378298">Enable Proxy Cache</p></td><td><p class="CellBody" id="1378300">Bool</p></td><td><p class="CellBody" id="1378302">This options enables Proxy Cache support. This is supported only with AXI interface.</p></td><td/><td><p class="CellBody" id="1378306">FALSE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378310">1735<span style="font-family : Times New Roman ; "><a id="CSH_336" name="CSH_336"></a></span></p></td><td><p class="CellBody" id="1378312">Tag Banks</p></td><td><p class="CellBody" id="1378314">Int</p></td><td><p class="CellBody" id="1378316">Number of tag banks in the Proxy Cache.</p></td><td/><td><p class="CellBody" id="1378320">1</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378324">1736<span style="font-family : Times New Roman ; "><a id="CSH_338" name="CSH_338"></a></span></p></td><td><p class="CellBody" id="1378326">Data Banks</p></td><td><p class="CellBody" id="1378328">Int</p></td><td><p class="CellBody" id="1378330">Number of data banks in the Proxy Cache.</p></td><td/><td><p class="CellBody" id="1378334">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378338">154&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_340" name="CSH_340"></a></span></p></td><td><p class="CellBody" id="1378340">Cache Replacement Policy</p></td><td><p class="CellBody" id="1378342">Str</p></td><td><p class="CellBody" id="1378344">Cache Replacement Policy.</p></td><td/><td><p class="CellBody" id="1378348">RANDOM</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378352">539<span style="font-family : Times New Roman ; "><a id="CSH_342" name="CSH_342"></a></span></p></td><td><p class="CellBody" id="1378354">OTT Entries</p></td><td><p class="CellBody" id="1378356">Int</p></td><td><p class="CellBody" id="1378358">Specify the maximum number of outstanding native transactions this AIU should support.</p></td><td><p class="CellBody" id="1378360">Min&#x3A; 8, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1378362">32</p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1378366">146<span style="font-family : Times New Roman ; "><a id="CSH_344" name="CSH_344"></a></span></p></td><td><p class="CellBody" id="1378368">Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378370">Int</p></td><td><p class="CellBody" id="1378372">Bits that select the native port. They need to be as many as log2 (number of native ports i.e. cardinality), they cannot be in the LSBs inside a cache line. (Left most bit is LSB.)</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378380">147<span style="font-family : Times New Roman ; "><a id="CSH_346" name="CSH_346"></a></span></p></td><td><p class="CellBody" id="1378382">nPerfCounters</p></td><td><p class="CellBody" id="1378384">Int</p></td><td><p class="CellBody" id="1378386">Number of performance counters per Ncore unit.</p></td><td><p class="CellBody" id="1378388">&#x30;, 4, 8</p></td><td><p class="CellBody" id="1378390">4</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1378408">16536<span style="font-family : Times New Roman ; "><a id="CSH_348" name="CSH_348"></a></span></p></td><td><p class="CellBody" id="1378410">dataTiming</p></td><td><p class="CellBody" id="1378412">Str</p></td><td><p class="CellBody" id="1378414">Controls the timing of the Proxy Cache data array to allow the use of slower memory banks. It is possible to use single&#x2D;cycle memory banks with or without write pipelining, or two&#x2D;cycle banks with write pipelining.</p></td><td/><td><p class="CellBody" id="1378418">ONE_CYCLE_WITH_PIPELINE</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378422">893<span style="font-family : Times New Roman ; "><a id="CSH_350" name="CSH_350"></a></span></p></td><td><p class="CellBody" id="1378424">Processors ID bits</p></td><td><p class="CellBody" id="1378426">Int</p></td><td><p class="CellBody" id="1378428">Specify processor ID bits.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378436">1&#x30;56<span style="font-family : Times New Roman ; "><a id="CSH_352" name="CSH_352"></a></span></p></td><td><p class="CellBody" id="1378438">Number of sets</p></td><td><p class="CellBody" id="1378440">Int</p></td><td><p class="CellBody" id="1378442">Specify the number of sets&#47;entries in the Cache.</p></td><td/><td><p class="CellBody" id="1378446">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378450">1&#x30;57<span style="font-family : Times New Roman ; "><a id="CSH_354" name="CSH_354"></a></span></p></td><td><p class="CellBody" id="1378452">Number of ways</p></td><td><p class="CellBody" id="1378454">Int</p></td><td><p class="CellBody" id="1378456">Specify the number of ways&#47;associativity of the cache.</p></td><td><p class="CellBody" id="1378458">Min&#x3A; 2, Max&#x3A; 16</p></td><td><p class="CellBody" id="1378460">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378464">1&#x30;58<span style="font-family : Times New Roman ; "><a id="CSH_356" name="CSH_356"></a></span></p></td><td><p class="CellBody" id="1378466">Enable Scratchpad</p></td><td><p class="CellBody" id="1378468">Bool</p></td><td><p class="CellBody" id="1378470">This option enables scratch pad capability which is available only in DMI.</p></td><td/><td><p class="CellBody" id="1378474">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378478">1&#x30;64<span style="font-family : Times New Roman ; "><a id="CSH_358" name="CSH_358"></a></span></p></td><td><p class="CellBody" id="1378480">Primary Set Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378482">Int</p></td><td><p class="CellBody" id="1378484">Specify address bits to be used as primary set select bits. The leftmost bit in the array is used as the LSB of the selection.</p></td><td/><td/></tr><tr height="248.00px"><td/><td><p class="CellBody" id="1378492">11&#x30;98<span style="font-family : Times New Roman ; "><a id="CSH_360" name="CSH_360"></a></span></p></td><td><p class="CellBody" id="1378494">Secondary Set Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378496">Int</p></td><td><p class="CellBody" id="1378498">Specify a table of address bits, as an arrays of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits &#x7B;9 11 13 14&#x7D; for one row, the hex value &#x30;x6A&#x30;&#x30; is used. If the table is left at all&#x2D;zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378506">1&#x30;65<span style="font-family : Times New Roman ; "><a id="CSH_362" name="CSH_362"></a></span></p></td><td><p class="CellBody" id="1378508">Tag Bank Select Bits</p></td><td><p class="CellBody" id="1378510">Int</p></td><td><p class="CellBody" id="1378512">Specify tag bank select bit. This bit must be one of the bits from the primary select bits.</p></td><td/><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378520">1&#x30;66<span style="font-family : Times New Roman ; "><a id="CSH_364" name="CSH_364"></a></span></p></td><td><p class="CellBody" id="1378522">Data Bank Select Bits</p></td><td><p class="CellBody" id="1378524">Int</p></td><td><p class="CellBody" id="1378526">Specify data bank select bit. These bits must be from the primary select bits.</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378532"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_95478__Network16" name="XREF_95478__Network16">Network</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378548"><a id="1034_CellBody_1378548" name="1034_CellBody_1378548"></a>544<span style="font-family : Times New Roman ; "><a id="CSH_366" name="CSH_366"></a></span></p></td><td><p class="CellBody" id="1378550">Maximum Packet Length (bytes)</p></td><td><p class="CellBody" id="1378552">Int</p></td><td><p class="CellBody" id="1378554">Maximum Packet Length (bytes).</p></td><td><p class="CellBody" id="1378556">Min&#x3A; 1</p></td><td><p class="CellBody" id="1378558">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378562">57<span style="font-family : Times New Roman ; "><a id="CSH_368" name="CSH_368"></a></span></p></td><td><p class="CellBody" id="1378564">Packet width for Fixed Serial</p></td><td><p class="CellBody" id="1378566">Int</p></td><td><p class="CellBody" id="1378568">Packet width for Fixed Serial.</p></td><td/><td><p class="CellBody" id="1378572">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378576">79<span style="font-family : Times New Roman ; "><a id="CSH_370" name="CSH_370"></a></span></p></td><td><p class="CellBody" id="1378578">Pipe adapter data FIFO depth</p></td><td><p class="CellBody" id="1399609">Int</p></td><td><p class="CellBody" id="1378582">Pipe adapter data FIFO depth.</p></td><td><p class="CellBody" id="1378584">Min&#x3A; &#x30;, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1378586">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378590">8&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_372" name="CSH_372"></a></span></p></td><td><p class="CellBody" id="1378592">Pipe adapter header FIFO depth</p></td><td><p class="CellBody" id="1399613">Int</p></td><td><p class="CellBody" id="1378596">Pipe adapter header FIFO depth.</p></td><td><p class="CellBody" id="1378598">Min&#x3A; &#x30;, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1378600">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378604">81<span style="font-family : Times New Roman ; "><a id="CSH_374" name="CSH_374"></a></span></p></td><td><p class="CellBody" id="1378606">ClockAdapter FIFO depth</p></td><td><p class="CellBody" id="1399615">Int</p></td><td><p class="CellBody" id="1378610">ClockAdapter FIFO depth.</p></td><td/><td><p class="CellBody" id="1378614">2</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378618">83<span style="font-family : Times New Roman ; "><a id="CSH_376" name="CSH_376"></a></span></p></td><td><p class="CellBody" id="1378620">Arbitration Policy</p></td><td><p class="CellBody" id="1378622">Str</p></td><td><p class="CellBody" id="1378624">Arbitration Policy</p></td><td/><td><p class="CellBody" id="1378628">RR1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378632">84<span style="font-family : Times New Roman ; "><a id="CSH_378" name="CSH_378"></a></span></p></td><td><p class="CellBody" id="1378634">Switch input buffer depth</p></td><td><p class="CellBody" id="1399617">Int</p></td><td><p class="CellBody" id="1378638">Switch input buffer depth.</p></td><td><p class="CellBody" id="1378640">Min&#x3A; &#x30;, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1378642">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378646">89<span style="font-family : Times New Roman ; "><a id="CSH_380" name="CSH_380"></a></span></p></td><td><p class="CellBody" id="1378648">Switch output buffer depth</p></td><td><p class="CellBody" id="1399619">Int</p></td><td><p class="CellBody" id="1378652">Switch output buffer depth.</p></td><td><p class="CellBody" id="1378654">Min&#x3A; &#x30;, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1378656">&#x30;</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1378660">625<span style="font-family : Times New Roman ; "><a id="CSH_382" name="CSH_382"></a></span></p></td><td><p class="CellBody" id="1378662">Default Packet Serialization</p></td><td><p class="CellBody" id="1378664">Str</p></td><td><p class="CellBody" id="1378666">This parameter defines the enum for the format of Packet Serialization.</p></td><td><p class="CellBody" id="1378668">HEADER_PARALLEL, HEADER_SERIAL, FIXED_SERIAL</p></td><td><p class="CellBody" id="1378670">HEADER_PARALLEL</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378672"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_68299__Common_Network_Component_Parameters16" name="XREF_68299__Common_Network_Component_Parameters16">Common Network Component Parameters</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378688"><a id="1034_CellBody_1378688" name="1034_CellBody_1378688"></a>547<span style="font-family : Times New Roman ; "><a id="CSH_384" name="CSH_384"></a></span></p></td><td><p class="CellBody" id="1378690">Domain</p></td><td><p class="CellBody" id="1378692">HierStr</p></td><td><p class="CellBody" id="1378694">Clock subdomain associated with this network.</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378700"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_49807__Pipe_Adapter16" name="XREF_49807__Pipe_Adapter16">Pipe Adapter</a></p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378716"><a id="1034_CellBody_1378716" name="1034_CellBody_1378716"></a>565<span style="font-family : Times New Roman ; "><a id="CSH_386" name="CSH_386"></a></span></p></td><td><p class="CellBody" id="1378718">Depth</p></td><td><p class="CellBody" id="1378720">Int</p></td><td><p class="CellBody" id="1378722">Depth of the PipeAdapter.</p></td><td><p class="CellBody" id="1378724">Min&#x3A; 1, Max&#x3A; 2</p></td><td><p class="CellBody" id="1378726">2</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378728"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_40390__Placeholder16" name="XREF_40390__Placeholder16">Placeholder</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378744"><a id="1034_CellBody_1378744" name="1034_CellBody_1378744"></a>636<span style="font-family : Times New Roman ; "><a id="CSH_388" name="CSH_388"></a></span></p></td><td><p class="CellBody" id="1378746">RTL Prefix</p></td><td><p class="CellBody" id="1378748">Str</p></td><td><p class="CellBody" id="1378750">RTL Prefix. For a given block, all the ports must have the same writeRtlPrefix.</p></td><td/><td><p class="CellBody" id="1378754">placeholder</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378756"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_47439__Region16" name="XREF_47439__Region16">Region</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378772"><a id="1034_CellBody_1378772" name="1034_CellBody_1378772"></a>1297<span style="font-family : Times New Roman ; "><a id="CSH_390" name="CSH_390"></a></span></p></td><td><p class="CellBody" id="1378774">Target Socket</p></td><td><p class="CellBody" id="1378776">HierStr</p></td><td><p class="CellBody" id="1378778">Region maps to one target (or an aggregate of multiple identical targets for address striping).</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378786">279<span style="font-family : Times New Roman ; "><a id="CSH_392" name="CSH_392"></a></span></p></td><td><p class="CellBody" id="1378788">Base Address</p></td><td><p class="CellBody" id="1378790">Int</p></td><td><p class="CellBody" id="1378792">The base address of the region.</p></td><td><p class="CellBody" id="1378794">Min&#x3A; &#x30;</p></td><td/></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378800">28&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_394" name="CSH_394"></a></span></p></td><td><p class="CellBody" id="1378802">Size</p></td><td><p class="CellBody" id="1378804">Int</p></td><td><p class="CellBody" id="1378806">Size of the memory. Each region size is power of 2, starting address is aligned to its size.</p></td><td><p class="CellBody" id="1378808">Min&#x3A; &#x30;</p></td><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378812"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_62114__Safety_Configuration16" name="XREF_62114__Safety_Configuration16">Safety Configuration</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378828"><a id="1034_CellBody_1378828" name="1034_CellBody_1378828"></a>397<span style="font-family : Times New Roman ; "><a id="CSH_396" name="CSH_396"></a></span></p></td><td><p class="CellBody" id="1378830">ASIL Level</p></td><td><p class="CellBody" id="1378832">Str</p></td><td><p class="CellBody" id="1378834">This parameter sets the safety mechanism for the current design.</p></td><td/><td><p class="CellBody" id="1378838">NO_ASIL</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1378842">398<span style="font-family : Times New Roman ; "><a id="CSH_398" name="CSH_398"></a></span></p></td><td><p class="CellBody" id="1378844">Interconnect protection type</p></td><td><p class="CellBody" id="1378846">Str</p></td><td><p class="CellBody" id="1378848">Interconnect protection type. Both data and control header will be protected. Available options are&#x3A; &#x2D;NONE&#x3A; no protection. &#x2D;PARITY&#x3A; Error detection, parity protection. &#x2D;SECDED&#x3A; Single bit error correction and double bit error detection, ECC protection.</p></td><td/><td><p class="CellBody" id="1378852">NONE</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1378856">399<span style="font-family : Times New Roman ; "><a id="CSH_400" name="CSH_400"></a></span></p></td><td><p class="CellBody" id="1378858">Memory Protection</p></td><td><p class="CellBody" id="1378860">Str</p></td><td><p class="CellBody" id="1378862">Protection type for all memories in the Ncore system. Available options are&#x3A; &#x2D;NONE &#x3A; no protection. &#x2D;PARITY &#x3A; Error detection, parity protection. &#x2D;SECDED &#x3A; Single bit error correction and double bit error detection, ECC protection.</p></td><td/><td><p class="CellBody" id="1378866">NONE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378870">391<span style="font-family : Times New Roman ; "><a id="CSH_402" name="CSH_402"></a></span></p></td><td><p class="CellBody" id="1378872">Resilience</p></td><td><p class="CellBody" id="1378874">Bool</p></td><td><p class="CellBody" id="1378876">Enable resilience&#x2D;related features in the Ncore system. Refer to the Reference Manual for details on available features.</p></td><td/><td><p class="CellBody" id="1378880">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378884">392<span style="font-family : Times New Roman ; "><a id="CSH_404" name="CSH_404"></a></span></p></td><td><p class="CellBody" id="1378886">Unit duplication</p></td><td><p class="CellBody" id="1378888">Bool</p></td><td><p class="CellBody" id="1378890">Enable unit duplication for all Ncore units only. Memories and interconnect logic are not duplicated; they may be protected separately.</p></td><td/><td><p class="CellBody" id="1378894">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1378896"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_30646__Snoop_Filter16" name="XREF_30646__Snoop_Filter16">Snoop Filter</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378912"><a id="1034_CellBody_1378912" name="1034_CellBody_1378912"></a>91<span style="font-family : Times New Roman ; "><a id="CSH_406" name="CSH_406"></a></span></p></td><td><p class="CellBody" id="1378914">Sets</p></td><td><p class="CellBody" id="1378916">Int</p></td><td><p class="CellBody" id="1378918">Number of sets for the selected snoop filter. This value should be a power&#x2D;of&#x2D;2.</p></td><td><p class="CellBody" id="1378920">Min&#x3A; 16, Max&#x3A; 1&#x30;48576</p></td><td><p class="CellBody" id="1378922">16</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1378926">92<span style="font-family : Times New Roman ; "><a id="CSH_408" name="CSH_408"></a></span></p></td><td><p class="CellBody" id="1378928">Ways</p></td><td><p class="CellBody" id="1378930">Int</p></td><td><p class="CellBody" id="1378932">Number of ways for the selected snoop filter. </p></td><td/><td><p class="CellBody" id="1378936">4</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1378940">93<span style="font-family : Times New Roman ; "><a id="CSH_410" name="CSH_410"></a></span></p></td><td><p class="CellBody" id="1378942">Victim Buffer entries</p></td><td><p class="CellBody" id="1378944">Int</p></td><td><p class="CellBody" id="1378946">The number of victim buffer entries for the tag filter.</p></td><td><p class="CellBody" id="1378948">Min&#x3A; &#x30;, Max&#x3A; 64</p></td><td><p class="CellBody" id="1378950">2</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1378954">154&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_412" name="CSH_412"></a></span></p></td><td><p class="CellBody" id="1378956">replPolicy</p></td><td><p class="CellBody" id="1378958">Str</p></td><td><p class="CellBody" id="1378960">Replacement Policy</p></td><td><p class="CellBody" id="1378962">ERROR, RANDOM, NRU, PLRU</p></td><td><p class="CellBody" id="1378964">RANDOM</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1378968">94<span style="font-family : Times New Roman ; "><a id="CSH_414" name="CSH_414"></a></span></p></td><td><p class="CellBody" id="1378970">Primary Set Select Bits (Left is LSB)</p></td><td><p class="CellBody" id="1378972">Int</p></td><td><p class="CellBody" id="1378974">Bits that select the set. They need to be as many as log2 (number of sets &#47; number of DCEs), they cannot be in the LSBs inside a cache line, and they cannot overlap with DCE interleaving bits. For example, for a system with 64B cache lines, 1&#x30;24 sets and 4 DCEs interleaved on bits [11 &#x3A; 1&#x30;], this needs to be an 8&#x2D;bit array with values that could be &#x2D;&#x2D; e.g., [15, 14, 13, 12, 9, 8, 7, 6]. (Left most bit is LSB.)</p></td><td/><td/></tr><tr height="248.00px"><td/><td><p class="CellBody" id="1378982">12&#x30;98<span style="font-family : Times New Roman ; "><a id="CSH_416" name="CSH_416"></a></span></p></td><td><p class="CellBody" id="1378984">SecondaryBits</p></td><td><p class="CellBody" id="1378986">Int</p></td><td><p class="CellBody" id="1378988">Specify a table of address bits, as an array of rows each entered as a hexadecimal mask, to be used as secondary set select bits. The number of entries in the array (the number of rows) is the same as the number of Primary Set Select Bits. For example, to specify bits &#x7B;9 11 13 14&#x7D; for one row, the hex value &#x30;x6A&#x30;&#x30; is used. If the table is left at all&#x2D;zeroes (default), only the Primary Set Select Bits matter. Each row can contain a different number of bits; the same bit could appear in different rows; a row may not specify any select bit; the address bits cannot overlap with the bits specified as Primary Set Select Bits; and the address bits cannot overlap with bits that have been used to specify interleaving patterns for the unit. The leftmost row in the array is used to generate the LSB of the selection.</p></td><td/><td/></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379022"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_57704__Subsystem16" name="XREF_57704__Subsystem16">Subsystem</a></p></td></tr><tr height="114.67px"><td/><td><p class="CellBody" id="1379038"><a id="1034_CellBody_1379038" name="1034_CellBody_1379038"></a>99<span style="font-family : Times New Roman ; "><a id="CSH_418" name="CSH_418"></a></span></p></td><td><p class="CellBody" id="1379040">Subsystem Type</p></td><td><p class="CellBody" id="1379042">Str</p></td><td><p class="CellBody" id="1379044">Subsystem is a self&#x2D;standing portion of the architectural design. The enumerated values define which architecture is selected for the design. &apos;ARTERIS_COHERENT&apos; design supports cache&#x2D;coherency. &apos;ARTERIS_NONCOHERENT&apos; design does not support cache coherency. &apos;ARTERIS_LLC&apos; supports Last Level Cache.</p></td><td><p class="CellBody" id="1379046">ARTERIS_COHERENT, ARTERIS_NONCOHERENT, ARTERIS_LLC</p></td><td><p class="CellBody" id="1379048">&#x3C;Undefined&#x3E;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379050"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_59126__Switch16" name="XREF_59126__Switch16">Switch</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379066"><a id="1034_CellBody_1379066" name="1034_CellBody_1379066"></a>53<span style="font-family : Times New Roman ; "><a id="CSH_420" name="CSH_420"></a></span></p></td><td><p class="CellBody" id="1379068">Input buffer depth</p></td><td><p class="CellBody" id="1379070">Int</p></td><td><p class="CellBody" id="1379072">Depth of buffers at each Switch Input Port. If the depth is &#x30;, it is a Flow&#x2D;through switch.</p></td><td/><td><p class="CellBody" id="1379076">2</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379080">7551<span style="font-family : Times New Roman ; "><a id="CSH_422" name="CSH_422"></a></span></p></td><td><p class="CellBody" id="1379082">Port Data Width</p></td><td><p class="CellBody" id="1379084">Int</p></td><td><p class="CellBody" id="1379086">Specify the data width of the ports of a switch. All ports have the same data width.</p></td><td><p class="CellBody" id="1379088">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1379090">&#x30;</p></td></tr><tr height="221.33px"><td/><td><p class="CellBody" id="1379094">7554<span style="font-family : Times New Roman ; "><a id="CSH_424" name="CSH_424"></a></span></p></td><td><p class="CellBody" id="1379096">Port Packet Serialization</p></td><td><p class="CellBody" id="1379098">Str</p></td><td><p class="CellBody" id="1379100">Choice of packetization style for all ports of the switch. &#x2D;HEADER_PARALLEL&#x3A; The first beat of a packet contains both header and data information and if subsequent data beats are needed, the following beats contain no header. This style requires the most wires but has the best latencies. &#x2D;HEADER_SERIAL&#x3A; The header is sent in the first beat of the packet, and the subsequent beats carry data, if any. This style is a trade&#x2D;off between wires and latency. &#x2D;FIXED_SERIAL&#x3A; The packetization is similar to HEADER_SERIAL, but the beat width can be made narrower than what is necessary to send the header or data in a single cycle. This style saves wires, at the cost of requiring more beats to send the same information.</p></td><td/><td><p class="CellBody" id="1379104">HEADER_PARALLEL</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379108">96<span style="font-family : Times New Roman ; "><a id="CSH_426" name="CSH_426"></a></span></p></td><td><p class="CellBody" id="1379110">Memory Type</p></td><td><p class="CellBody" id="1379112">Str</p></td><td><p class="CellBody" id="1379114">Enumerated type used to set the type of memory.</p></td><td><p class="CellBody" id="1389161">FLOP, SRAM</p></td><td><p class="CellBody" id="1379118">FLOP</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379120"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_33397__Global_Synthesis_Settings16" name="XREF_33397__Global_Synthesis_Settings16">Global Synthesis Settings</a></p></td></tr><tr height="61.33px"><td/><td><p class="CellBody" id="1379136"><a id="1034_CellBody_1379136" name="1034_CellBody_1379136"></a>2&#x30;46<span style="font-family : Times New Roman ; "><a id="CSH_428" name="CSH_428"></a></span></p></td><td><p class="CellBody" id="1379138">Clock Uncertainty</p></td><td><p class="CellBody" id="1379140">Int</p></td><td><p class="CellBody" id="1379142">The default clock uncertainty to assume for clocks, as a percentage (e.g. 15 &#x3D; 15%). The value can be overwritten in the generated synthesis scripts.</p></td><td><p class="CellBody" id="1379144">Min&#x3A; 1, Max&#x3A; 99</p></td><td><p class="CellBody" id="1379146">15</p></td></tr><tr height="88.00px"><td/><td><p class="CellBody" id="1379150">2&#x30;47<span style="font-family : Times New Roman ; "><a id="CSH_430" name="CSH_430"></a></span></p></td><td><p class="CellBody" id="1379152">RTL Wrapper Dir</p></td><td><p class="CellBody" id="1379154">Str</p></td><td><p class="CellBody" id="1379156">Directory with user&#x2D;written Verilog files which instantiate custom cells, such as memories. They override generic&#x2D;behavior Verilog files generated by Maestro (which implement memories as a &quot;sea of registers&quot;) and must be named identically.</p></td><td/><td/></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1379164">2&#x30;5&#x30;<span style="font-family : Times New Roman ; "><a id="CSH_432" name="CSH_432"></a></span></p></td><td><p class="CellBody" id="1379166">Max Transition</p></td><td><p class="CellBody" id="1379168">Int</p></td><td><p class="CellBody" id="1379170">Max signal transition time constraint, in ps.</p></td><td><p class="CellBody" id="1379172">Min&#x3A; &#x30;</p></td><td><p class="CellBody" id="1379174">15&#x30;</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1379178">2&#x30;51<span style="font-family : Times New Roman ; "><a id="CSH_434" name="CSH_434"></a></span></p></td><td><p class="CellBody" id="1379180">Output Load</p></td><td><p class="CellBody" id="1379182">Int</p></td><td><p class="CellBody" id="1379184">Capacitive load for all primary outputs, in fF.</p></td><td><p class="CellBody" id="1379186">Min&#x3A; &#x30;</p></td><td><p class="CellBody" id="1379188">1&#x30;&#x30;&#x30;&#x30;&#x30;</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379190"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_84991__Width_Adapter16" name="XREF_84991__Width_Adapter16">Width Adapter</a></p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379206"><a id="1034_CellBody_1379206" name="1034_CellBody_1379206"></a>1229<span style="font-family : Times New Roman ; "><a id="CSH_436" name="CSH_436"></a></span></p></td><td><p class="CellBody" id="1379208">Pipeline</p></td><td><p class="CellBody" id="1379210">Bool</p></td><td><p class="CellBody" id="1379212">Whether the WidthAdapter has a pipeline stage or transfers flits combinationally.</p></td><td/><td><p class="CellBody" id="1379216">FALSE</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379220">14<span style="font-family : Times New Roman ; "><a id="CSH_438" name="CSH_438"></a></span></p></td><td><p class="CellBody" id="1379222">Input Port Data Width</p></td><td><p class="CellBody" id="1379224">Int</p></td><td><p class="CellBody" id="1379226">Derived data width from input port.</p></td><td><p class="CellBody" id="1379228">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1379230">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379234">15<span style="font-family : Times New Roman ; "><a id="CSH_440" name="CSH_440"></a></span></p></td><td><p class="CellBody" id="1379236">Output Port Data Width</p></td><td><p class="CellBody" id="1379238">Int</p></td><td><p class="CellBody" id="1379240">Derived data width from output port.</p></td><td><p class="CellBody" id="1379242">Min&#x3A; &#x30;, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1379244">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379248">617<span style="font-family : Times New Roman ; "><a id="CSH_442" name="CSH_442"></a></span></p></td><td><p class="CellBody" id="1379250">Suppress Blank Beats</p></td><td><p class="CellBody" id="1379252">Bool</p></td><td><p class="CellBody" id="1379254">U&#x3A; false, F&#x3A; true, T&#x3A; true</p></td><td/><td><p class="CellBody" id="1379258">FALSE</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379260"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_18463__BootInfo16" name="XREF_18463__BootInfo16">BootInfo</a></p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1379276"><a id="1034_CellBody_1379276" name="1034_CellBody_1379276"></a>1<span style="font-family : Times New Roman ; "><a id="CSH_444" name="CSH_444"></a></span></p></td><td><p class="CellBody" id="1379278">Boot Region Home Unit ID</p></td><td><p class="CellBody" id="1379280">Str</p></td><td><p class="CellBody" id="1379282">Specify the home unit ID associated with the boot region. If the home unit is a DII then specify the node ID of the DII. If the home unit is a DMI then specify the associated DMI interleaving group ID.</p></td><td/><td><p class="CellBody" id="1379286">&#x30;</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379290">2<span style="font-family : Times New Roman ; "><a id="CSH_446" name="CSH_446"></a></span></p></td><td><p class="CellBody" id="1379292">Boot Region Size</p></td><td><p class="CellBody" id="1379294">Int</p></td><td><p class="CellBody" id="1379296">Specifies the size of boot region. Minimum is 4KB and must be a power of two.</p></td><td/><td><p class="CellBody" id="1379300">4&#x30;96</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379304">3<span style="font-family : Times New Roman ; "><a id="CSH_448" name="CSH_448"></a></span></p></td><td><p class="CellBody" id="1379306">Boot Region Home Unit Type</p></td><td><p class="CellBody" id="1379308">Str</p></td><td><p class="CellBody" id="1379310">Specify the home unit Type associated with the boot region. This can be either DMI (Memory) or DII (IO device).</p></td><td/><td><p class="CellBody" id="1379314">DMI</p></td></tr><tr height="29.33px"><td colspan="7"><p class="Heading3" id="1379316"><span style="padding-right:18pt ;">&#8203</span><a id="XREF_11467__Topology16" name="XREF_11467__Topology16">Topology</a></p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379332"><a id="1034_CellBody_1379332" name="1034_CellBody_1379332"></a>4&#x30;7<span style="font-family : Times New Roman ; "><a id="CSH_450" name="CSH_450"></a></span></p></td><td><p class="CellBody" id="1379334">Number of DVM command request credits</p></td><td><p class="CellBody" id="1379336">Int</p></td><td><p class="CellBody" id="1379338">Maximum number of DVM command requests an AIU can have in flight.</p></td><td/><td><p class="CellBody" id="1379342">2</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379346">4&#x30;8<span style="font-family : Times New Roman ; "><a id="CSH_452" name="CSH_452"></a></span></p></td><td><p class="CellBody" id="1379348">Number of DVM snoop request credits</p></td><td><p class="CellBody" id="1379350">Int</p></td><td><p class="CellBody" id="1379352">Maximum number of DVM snoop requests an AIU can have in flight on its native interface.</p></td><td/><td><p class="CellBody" id="1379356">4</p></td></tr><tr height="128.00px"><td/><td><p class="CellBody" id="1379360">395<span style="font-family : Times New Roman ; "><a id="CSH_454" name="CSH_454"></a></span></p></td><td><p class="CellBody" id="1379362">coherentTemplate</p></td><td><p class="CellBody" id="1379364">Str</p></td><td><p class="CellBody" id="1379366">Control and data network options&#x3A; &#x2D;TwoCtrlOneDataTemplate&#x3A; Adds support for two control and a single data network. &#x2D;ThreeCtrlOneDataTemplate&#x3A; Adds support for three control and a single data network.  &#x2D;FourCtrlOneDataTemplate&#x3A; Adds support for fout control and a single data network. Refer to the Reference Manual for more details.</p></td><td><p class="CellBody" id="1379368">ERROR, NA, TWOCTRLONEDATATEMPLATE, THREECTRLONEDATATEMPLATE, FOURCTRLONEDATATEMPLATE</p></td><td/></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1379374">393<span style="font-family : Times New Roman ; "><a id="CSH_456" name="CSH_456"></a></span></p></td><td><p class="CellBody" id="1379376">Native interface protection</p></td><td><p class="CellBody" id="1379378">Bool</p></td><td><p class="CellBody" id="1383846">Enable capability to add protection on native Ncore interfaces like CHI&#47;ACE&#47;AXI4. This adds an empty Verilog module with specified signals at the interface. Protection logic can be added in this Verilog module.</p></td><td/><td><p class="CellBody" id="1379384">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379402">396<span style="font-family : Times New Roman ; "><a id="CSH_458" name="CSH_458"></a></span></p></td><td><p class="CellBody" id="1379404">Duplicate unit delay</p></td><td><p class="CellBody" id="1379406">Int</p></td><td><p class="CellBody" id="1379408">Delay between functional unit and delay unit. Delay can be specified in number of clock cycles.</p></td><td><p class="CellBody" id="1379410">Min&#x3A; 1, Max&#x3A; 4</p></td><td><p class="CellBody" id="1379412">1</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379416">389<span style="font-family : Times New Roman ; "><a id="CSH_460" name="CSH_460"></a></span></p></td><td><p class="CellBody" id="1379418">General purpose address regions</p></td><td><p class="CellBody" id="1379420">Int</p></td><td><p class="CellBody" id="1379422">Number of general purpose address regions that the system can support. Refer to the Reference Manual for more details.</p></td><td><p class="CellBody" id="1379424">Min&#x3A; 1, Max&#x3A; 24</p></td><td><p class="CellBody" id="1379426">1</p></td></tr><tr height="74.67px"><td/><td><p class="CellBody" id="1379430">4&#x30;6<span style="font-family : Times New Roman ; "><a id="CSH_462" name="CSH_462"></a></span></p></td><td><p class="CellBody" id="1379432">TimeOut threshold</p></td><td><p class="CellBody" id="1379434">Int</p></td><td><p class="CellBody" id="1379436">Time out threshold value. This specifies number of clock cycles within which a transaction must complete in an NCORE system. The value specified is at 4&#x30;96 clock cycle granularity.</p></td><td><p class="CellBody" id="1379438">Min&#x3A; 1, Max&#x3A; 2147483647</p></td><td><p class="CellBody" id="1379440">16384</p></td></tr><tr height="21.33px"><td/><td><p class="CellBody" id="1379444">367<span style="font-family : Times New Roman ; "><a id="CSH_464" name="CSH_464"></a></span></p></td><td><p class="CellBody" id="1379446">Enable QoS support</p></td><td><p class="CellBody" id="1379448">Bool</p></td><td><p class="CellBody" id="1379450">Enable QoS capability.</p></td><td/><td><p class="CellBody" id="1379454">FALSE</p></td></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379458">368<span style="font-family : Times New Roman ; "><a id="CSH_466" name="CSH_466"></a></span></p></td><td><p class="CellBody" id="1379460">QoS value to priority map</p></td><td><p class="CellBody" id="1379462">Str</p></td><td><p class="CellBody" id="1379464">4 bit Native interface QoS value map to 3 bit priority. value &#x30; has the highest priority and value 7 has the lowest priority.</p></td><td/><td/></tr><tr height="48.00px"><td/><td><p class="CellBody" id="1379472">371<span style="font-family : Times New Roman ; "><a id="CSH_468" name="CSH_468"></a></span></p></td><td><p class="CellBody" id="1379474">QoS event threshold</p></td><td><p class="CellBody" id="1379476">Int</p></td><td><p class="CellBody" id="1379478">QoS starvation threshold. Maximum number of high priority requests that can bypass a lower priority request.</p></td><td><p class="CellBody" id="1379480">Min&#x3A; 1, Max&#x3A; 8192</p></td><td><p class="CellBody" id="1379482">16</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379486">177<span style="font-family : Times New Roman ; "><a id="CSH_470" name="CSH_470"></a></span></p></td><td><p class="CellBody" id="1379488">Number of trace entries in the buffer</p></td><td><p class="CellBody" id="1379490">Int</p></td><td><p class="CellBody" id="1379492">Specifies the number of trace entries in the buffer.</p></td><td><p class="CellBody" id="1379494">Min&#x3A; 32, Max&#x3A; 1&#x30;24</p></td><td><p class="CellBody" id="1379496">64</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379500">178<span style="font-family : Times New Roman ; "><a id="CSH_472" name="CSH_472"></a></span></p></td><td><p class="CellBody" id="1379502">Number of Trace Registers</p></td><td><p class="CellBody" id="1379504">Int</p></td><td><p class="CellBody" id="1379506">Specifies the number of trace register sets present in the system per AIU.</p></td><td><p class="CellBody" id="1379508">Min&#x3A; 1, Max&#x3A; 4</p></td><td><p class="CellBody" id="1379510">1</p></td></tr><tr height="34.67px"><td/><td><p class="CellBody" id="1379515">388<span style="font-family : Times New Roman ; "><a id="CSH_474" name="CSH_474"></a></span></p></td><td><p class="CellBody" id="1379517">Depth of Synchronizers</p></td><td><p class="CellBody" id="1379519">Int</p></td><td><p class="CellBody" id="1379521">Specifies the number of synchronization registers at an async clock crossing boundary.</p></td><td><p class="CellBody" id="1379523">Min&#x3A; 2, Max&#x3A; 8</p></td><td><p class="CellBody" id="1379525">2</p></td></tr></table></div></p></div>
</body>
</html>