# compile vhdl design source files
vhdl xil_defaultlib  "../../../T02_WaitForTb.srcs/sim_1/imports/exercises/T02_WaitForTb.vhd"

# Do not sort compile order
nosort
