{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578066570598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578066570598 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 16:49:30 2020 " "Processing started: Fri Jan 03 16:49:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578066570598 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578066570598 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578066570599 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1578066570806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mem_prog.v(47) " "Verilog HDL information at mem_prog.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1578066570838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitrepos/rv32i-verilog/src/top.v 13 13 " "Found 13 design units, including 13 entities, in source file /gitrepos/rv32i-verilog/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 progMem " "Found entity 1: progMem" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "2 dataMem " "Found entity 2: dataMem" {  } { { "../../src/mem/mem_data.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_data.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "3 controlUnit " "Found entity 3: controlUnit" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "4 programCounter " "Found entity 4: programCounter" {  } { { "../../src/core/core_program_counter.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_program_counter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "5 regFile " "Found entity 5: regFile" {  } { { "../../src/core/core_regfile.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Found entity 6: alu" {  } { { "../../src/core/core_execution_unit/core_execution_unit_alu.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_alu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "7 lis " "Found entity 7: lis" {  } { { "../../src/core/core_execution_unit/core_execution_unit_lis.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_lis.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "8 br " "Found entity 8: br" {  } { { "../../src/core/core_execution_unit/core_execution_unit_br.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit_br.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "9 executionUnit " "Found entity 9: executionUnit" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "10 timer " "Found entity 10: timer" {  } { { "../../src/core/core_csr_unit/core_csr_unit_timer.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit_timer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "11 crs_unit " "Found entity 11: crs_unit" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "12 core " "Found entity 12: core" {  } { { "../../src/core/core.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""} { "Info" "ISGN_ENTITY_NAME" "13 top " "Found entity 13: top" {  } { { "../../src/top.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578066570858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578066570894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_inst " "Elaborating entity \"core\" for hierarchy \"core:core_inst\"" {  } { { "../../src/top.v" "core_inst" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066570908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_inst\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_inst\|controlUnit:controlUnit_inst\"" {  } { { "../../src/core/core.v" "controlUnit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066570923 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(340) " "Verilog HDL assignment warning at core_control_unit.v(340): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(346) " "Verilog HDL assignment warning at core_control_unit.v(346): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(354) " "Verilog HDL assignment warning at core_control_unit.v(354): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(366) " "Verilog HDL assignment warning at core_control_unit.v(366): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(382) " "Verilog HDL assignment warning at core_control_unit.v(382): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(391) " "Verilog HDL assignment warning at core_control_unit.v(391): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570925 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(400) " "Verilog HDL assignment warning at core_control_unit.v(400): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(405) " "Verilog HDL assignment warning at core_control_unit.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(419) " "Verilog HDL assignment warning at core_control_unit.v(419): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(427) " "Verilog HDL assignment warning at core_control_unit.v(427): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(433) " "Verilog HDL assignment warning at core_control_unit.v(433): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(434) " "Verilog HDL assignment warning at core_control_unit.v(434): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(436) " "Verilog HDL assignment warning at core_control_unit.v(436): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(437) " "Verilog HDL assignment warning at core_control_unit.v(437): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(440) " "Verilog HDL assignment warning at core_control_unit.v(440): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(441) " "Verilog HDL assignment warning at core_control_unit.v(441): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(444) " "Verilog HDL assignment warning at core_control_unit.v(444): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(445) " "Verilog HDL assignment warning at core_control_unit.v(445): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(448) " "Verilog HDL assignment warning at core_control_unit.v(448): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(449) " "Verilog HDL assignment warning at core_control_unit.v(449): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570926 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(466) " "Verilog HDL assignment warning at core_control_unit.v(466): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(468) " "Verilog HDL assignment warning at core_control_unit.v(468): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(475) " "Verilog HDL assignment warning at core_control_unit.v(475): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(476) " "Verilog HDL assignment warning at core_control_unit.v(476): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(477) " "Verilog HDL assignment warning at core_control_unit.v(477): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(478) " "Verilog HDL assignment warning at core_control_unit.v(478): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(479) " "Verilog HDL assignment warning at core_control_unit.v(479): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(498) " "Verilog HDL assignment warning at core_control_unit.v(498): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(500) " "Verilog HDL assignment warning at core_control_unit.v(500): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(510) " "Verilog HDL assignment warning at core_control_unit.v(510): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(514) " "Verilog HDL assignment warning at core_control_unit.v(514): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(518) " "Verilog HDL assignment warning at core_control_unit.v(518): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570927 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core_control_unit.v(530) " "Verilog HDL assignment warning at core_control_unit.v(530): truncated value with size 32 to match size of target (2)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(536) " "Verilog HDL assignment warning at core_control_unit.v(536): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(537) " "Verilog HDL assignment warning at core_control_unit.v(537): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(538) " "Verilog HDL assignment warning at core_control_unit.v(538): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(539) " "Verilog HDL assignment warning at core_control_unit.v(539): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(540) " "Verilog HDL assignment warning at core_control_unit.v(540): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(541) " "Verilog HDL assignment warning at core_control_unit.v(541): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(543) " "Verilog HDL assignment warning at core_control_unit.v(543): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(544) " "Verilog HDL assignment warning at core_control_unit.v(544): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(559) " "Verilog HDL assignment warning at core_control_unit.v(559): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(560) " "Verilog HDL assignment warning at core_control_unit.v(560): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570928 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(561) " "Verilog HDL assignment warning at core_control_unit.v(561): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(562) " "Verilog HDL assignment warning at core_control_unit.v(562): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(563) " "Verilog HDL assignment warning at core_control_unit.v(563): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(564) " "Verilog HDL assignment warning at core_control_unit.v(564): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(565) " "Verilog HDL assignment warning at core_control_unit.v(565): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 core_control_unit.v(566) " "Verilog HDL assignment warning at core_control_unit.v(566): truncated value with size 32 to match size of target (4)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(594) " "Verilog HDL assignment warning at core_control_unit.v(594): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(598) " "Verilog HDL assignment warning at core_control_unit.v(598): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(602) " "Verilog HDL assignment warning at core_control_unit.v(602): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(606) " "Verilog HDL assignment warning at core_control_unit.v(606): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(610) " "Verilog HDL assignment warning at core_control_unit.v(610): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 core_control_unit.v(614) " "Verilog HDL assignment warning at core_control_unit.v(614): truncated value with size 32 to match size of target (3)" {  } { { "../../src/core/core_control_unit.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_control_unit.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1578066570929 "|top|core:core_inst|controlUnit:controlUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter core:core_inst\|programCounter:program_counter_inst " "Elaborating entity \"programCounter\" for hierarchy \"core:core_inst\|programCounter:program_counter_inst\"" {  } { { "../../src/core/core.v" "program_counter_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066570947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile core:core_inst\|regFile:reg_file_inst " "Elaborating entity \"regFile\" for hierarchy \"core:core_inst\|regFile:reg_file_inst\"" {  } { { "../../src/core/core.v" "reg_file_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066570955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "executionUnit core:core_inst\|executionUnit:exec_unit_inst " "Elaborating entity \"executionUnit\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\"" {  } { { "../../src/core/core.v" "exec_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_inst\|executionUnit:exec_unit_inst\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|alu:ALU\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "ALU" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lis core:core_inst\|executionUnit:exec_unit_inst\|lis:LIS " "Elaborating entity \"lis\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|lis:LIS\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "LIS" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br core:core_inst\|executionUnit:exec_unit_inst\|br:BR " "Elaborating entity \"br\" for hierarchy \"core:core_inst\|executionUnit:exec_unit_inst\|br:BR\"" {  } { { "../../src/core/core_execution_unit/core_execution_unit.v" "BR" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_execution_unit/core_execution_unit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crs_unit core:core_inst\|crs_unit:crs_unit_inst " "Elaborating entity \"crs_unit\" for hierarchy \"core:core_inst\|crs_unit:crs_unit_inst\"" {  } { { "../../src/core/core.v" "crs_unit_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer core:core_inst\|crs_unit:crs_unit_inst\|timer:timer_inst " "Elaborating entity \"timer\" for hierarchy \"core:core_inst\|crs_unit:crs_unit_inst\|timer:timer_inst\"" {  } { { "../../src/core/core_csr_unit/core_csr_unit.v" "timer_inst" { Text "E:/GitRepos/RV32i-Verilog/src/core/core_csr_unit/core_csr_unit.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMem dataMem:mem_data_inst " "Elaborating entity \"dataMem\" for hierarchy \"dataMem:mem_data_inst\"" {  } { { "../../src/top.v" "mem_data_inst" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "progMem progMem:mem_prog_inst " "Elaborating entity \"progMem\" for hierarchy \"progMem:mem_prog_inst\"" {  } { { "../../src/top.v" "mem_prog_inst" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578066571954 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572032 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572032 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572032 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572032 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572032 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572033 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[255\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[255\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572034 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572035 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[254\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[254\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572036 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[253\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[253\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572037 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572038 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[252\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[252\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572039 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572040 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[251\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[251\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572041 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[250\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[250\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572042 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572043 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[249\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[249\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572044 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572045 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[248\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[248\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572046 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572047 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[247\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[247\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572048 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572049 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[246\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[246\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572050 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[245\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[245\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572051 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572052 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[244\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[244\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572053 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572054 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[243\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[243\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572055 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572056 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[242\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[242\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572057 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572058 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[241\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[241\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572059 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572060 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[240\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[240\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572061 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572062 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[239\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[239\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572063 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[238\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[238\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572064 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572065 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[237\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[237\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572066 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572067 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[236\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[236\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572068 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572069 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[235\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[235\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572070 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572071 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[234\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[234\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572072 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572073 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[233\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[233\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572074 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572075 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[232\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[232\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572076 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572077 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[231\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[231\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572078 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572079 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[230\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[230\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572080 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572081 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[229\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[229\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572082 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572083 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[228\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[228\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572084 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572085 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572086 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[227\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[227\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572087 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572088 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[226\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[226\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572089 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572090 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[225\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[225\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572091 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572092 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[224\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[224\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572093 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572094 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[223\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[223\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572095 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572096 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[222\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[222\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572097 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572098 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[221\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[221\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572099 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572100 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[220\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[220\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572101 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572102 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572103 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[219\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[219\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572104 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572105 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[218\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[218\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572106 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572107 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[217\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[217\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572108 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572109 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[216\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[216\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572110 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572111 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572112 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[215\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[215\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572113 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572114 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[214\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[214\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572115 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572116 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[213\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[213\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572117 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572118 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[212\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[212\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572119 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572120 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572121 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[211\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[211\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572122 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572123 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[210\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[210\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572124 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572125 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[209\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[209\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572126 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572127 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572128 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[208\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[208\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572129 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572130 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[207\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[207\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572131 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572132 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572133 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[206\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[206\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572134 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572135 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[205\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[205\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572136 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572137 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[204\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[204\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572138 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572139 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572140 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[203\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[203\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572141 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572142 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[202\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[202\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572143 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572144 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572145 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[201\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[201\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572146 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572147 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[200\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[200\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572148 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572149 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572150 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[199\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[199\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572151 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572152 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[198\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[198\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572153 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572154 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[197\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[197\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572155 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572156 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572157 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[196\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[196\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572158 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572159 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[195\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[195\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572160 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572161 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572162 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[194\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[194\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572163 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572164 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[193\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[193\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572165 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572166 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572167 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[192\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[192\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572168 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572169 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572170 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[191\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[191\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572171 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572172 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[190\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[190\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572173 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572174 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572175 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[189\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[189\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572176 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572177 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[188\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[188\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572178 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572179 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572180 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[187\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[187\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572181 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572182 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[186\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[186\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572183 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572184 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572185 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[185\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[185\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572186 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572187 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572188 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[184\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[184\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572189 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572190 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[183\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[183\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572191 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572192 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572193 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[182\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[182\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572194 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572195 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572196 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[181\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[181\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572197 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572198 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572199 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[180\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[180\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572200 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572201 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[179\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[179\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572202 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572203 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572204 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[178\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[178\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572205 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572206 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572207 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[177\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[177\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572208 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572209 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[176\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[176\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572210 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572211 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572212 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[175\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[175\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572213 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572214 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572215 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[174\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[174\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572216 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572217 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572218 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[173\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[173\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572219 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572220 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572221 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[172\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[172\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572222 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572223 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572224 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[171\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[171\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572225 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572226 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572227 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[170\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[170\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572228 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572229 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572230 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[169\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[169\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572231 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572232 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[168\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[168\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572233 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572234 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572235 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[167\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[167\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572236 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572237 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572238 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[166\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[166\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572239 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572240 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572241 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[165\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[165\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572242 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572243 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572244 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[164\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[164\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572245 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572246 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572247 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[163\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[163\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572248 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572249 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572250 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[162\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[162\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572251 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572252 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572253 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[161\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[161\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572254 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572255 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572256 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[160\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[160\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572257 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572258 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572259 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[159\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[159\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572260 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572261 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572262 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[158\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[158\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572263 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572264 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572265 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[157\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[157\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572266 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572267 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572268 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[156\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[156\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572269 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572270 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572271 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[155\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[155\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572272 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572273 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572274 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572275 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[154\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[154\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572276 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572277 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572278 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[153\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[153\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572279 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572280 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572281 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[152\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[152\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572282 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572283 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572284 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[151\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[151\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572285 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572286 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572287 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[150\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[150\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572288 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572289 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572290 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[149\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[149\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572291 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572292 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572293 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[148\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[148\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572294 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572295 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572296 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572297 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[147\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[147\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572298 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572299 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572300 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[146\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[146\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572301 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572302 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572303 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[145\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[145\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572304 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572305 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572306 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[144\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[144\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572307 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572308 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572309 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572310 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[143\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[143\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572311 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572312 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572313 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[142\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[142\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572314 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572315 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572316 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[141\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[141\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572317 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572318 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572319 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[140\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[140\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572320 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572321 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572322 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572323 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[139\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[139\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572324 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572325 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572326 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[138\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[138\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572327 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572328 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572329 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[137\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[137\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572330 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572331 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572332 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572333 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[136\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[136\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572334 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572335 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572336 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[135\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[135\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572337 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572338 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572339 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[134\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[134\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572340 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572341 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572342 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572343 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[133\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[133\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572344 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572345 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572346 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[132\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[132\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572347 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572348 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572349 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572350 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[131\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[131\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572351 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572352 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572353 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[130\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[130\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572354 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572355 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572356 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572357 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[129\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[129\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572358 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572359 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572360 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[128\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[128\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572361 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572362 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572363 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[127\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[127\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572364 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572365 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572366 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572367 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[126\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[126\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572368 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572369 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572370 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[125\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[125\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572371 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572372 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572373 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572374 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[124\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[124\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572375 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572376 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572377 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[123\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[123\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572378 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572379 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572380 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572381 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[122\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[122\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572382 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572383 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572384 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[121\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[121\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572385 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572386 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572387 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572388 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[120\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[120\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572389 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572390 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572391 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572392 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[119\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[119\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572393 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572394 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572395 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[118\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[118\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572396 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572397 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572398 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572399 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[117\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[117\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572400 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572401 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572402 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[116\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[116\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572403 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572404 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572405 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572406 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[115\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[115\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572407 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572408 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572409 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572410 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[114\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[114\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572411 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572412 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572413 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[113\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[113\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572414 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572415 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572416 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572417 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[112\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[112\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572418 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572419 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572420 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572421 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[111\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[111\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572422 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572423 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572424 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[110\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[110\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572425 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572426 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572427 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572428 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[109\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[109\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572429 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572430 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572431 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572432 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[108\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[108\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572433 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572434 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572435 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572436 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[107\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[107\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572437 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572438 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572439 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[106\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[106\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572440 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572441 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572442 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572443 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[105\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[105\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572444 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572445 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572446 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572447 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[104\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[104\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572448 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572449 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572450 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572451 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[103\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[103\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572452 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572453 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572454 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572455 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[102\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[102\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572456 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572457 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572458 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572459 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[101\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[101\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572460 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572461 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572462 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[100\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[100\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572463 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572464 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572465 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572466 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[99\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[99\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572467 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572468 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572469 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572470 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[98\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[98\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572471 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572472 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572473 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572474 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[97\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[97\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572475 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572476 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572477 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572478 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[96\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[96\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572479 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572480 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572481 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[95\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[95\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572482 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572483 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572484 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572485 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[94\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[94\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572486 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572487 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572488 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572489 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[93\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[93\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572490 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572491 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572492 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572493 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[92\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[92\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572494 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572495 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572496 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572497 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[91\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[91\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572498 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572499 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572500 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572501 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[90\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[90\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572502 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572503 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572504 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[89\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[89\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572505 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572506 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572507 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572508 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[88\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[88\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572509 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572510 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572511 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572512 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[87\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[87\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572513 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572514 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572515 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572516 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[86\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[86\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572517 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572518 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572519 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572520 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[85\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[85\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572521 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572522 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572523 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572524 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[84\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[84\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572525 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572526 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572527 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572528 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[83\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[83\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572529 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572530 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572531 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572532 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[82\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[82\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572533 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572534 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572535 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572536 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[81\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[81\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572537 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572538 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572539 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572540 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[80\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[80\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572541 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572542 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572543 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572544 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[79\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[79\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572545 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572546 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572547 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572548 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[78\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[78\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572549 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572550 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572551 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572552 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[77\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[77\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572553 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572554 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572555 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572556 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[76\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[76\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572557 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572558 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572559 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572560 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572561 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[75\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[75\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572562 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572563 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572564 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572565 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[74\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[74\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572566 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572567 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572568 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572569 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[73\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[73\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572570 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572571 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572572 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572573 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[72\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[72\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572574 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572575 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572576 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572577 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[71\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[71\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572578 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572579 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572580 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572581 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[70\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[70\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572582 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572583 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572584 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572585 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[69\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[69\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572586 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572587 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572588 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572589 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572590 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[68\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[68\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572591 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572592 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572593 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572594 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[67\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[67\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572595 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572596 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572597 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572598 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[66\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[66\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572599 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572600 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572601 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572602 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[65\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[65\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572603 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572604 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572605 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572606 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572607 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[64\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[64\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572608 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572609 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572610 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572611 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[63\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[63\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572612 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572613 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572614 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572615 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572616 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[62\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[62\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572617 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572618 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572619 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572620 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[61\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[61\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572621 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572622 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572623 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572624 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[60\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[60\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572625 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572626 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572627 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572628 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572629 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[59\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[59\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572630 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572631 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572632 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572633 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[58\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[58\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572634 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572635 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572636 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572637 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[57\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[57\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572638 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572639 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572640 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572641 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572642 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[56\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[56\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572643 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572644 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572645 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572646 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[55\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[55\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572647 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572648 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572649 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572650 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572651 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[54\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[54\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572652 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572653 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572654 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572655 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[53\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[53\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572656 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572657 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572658 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572659 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[52\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[52\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572660 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572661 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572662 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572663 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572664 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[51\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[51\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572665 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572666 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572667 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572668 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[50\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[50\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572669 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572670 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572671 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572672 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572673 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[49\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[49\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572674 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572675 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572676 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572677 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[48\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[48\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572678 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572679 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572680 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572681 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572682 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[47\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[47\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572683 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572684 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572685 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572686 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[46\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[46\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572687 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572688 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572689 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572690 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572691 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[45\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[45\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572692 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572693 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572694 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572695 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[44\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[44\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572696 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572697 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572698 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572699 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572700 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[43\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[43\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572701 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572702 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572703 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572704 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[42\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[42\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572705 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572706 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572707 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572708 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572709 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[41\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[41\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572710 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572711 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572712 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572713 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572714 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[40\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[40\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572715 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572716 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572717 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572718 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[39\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[39\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572719 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572720 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572721 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572722 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572723 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[38\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[38\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572724 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572725 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572726 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572727 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[37\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[37\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572728 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572729 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572730 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572731 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572732 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[36\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[36\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572733 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572734 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572735 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572736 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572737 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[35\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[35\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572738 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572739 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572740 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572741 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[34\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[34\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572742 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572743 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572744 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572745 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572746 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[33\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[33\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572747 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572748 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572749 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572750 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572751 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[32\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[32\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572752 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572753 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572754 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572755 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572756 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[31\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[31\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572757 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572758 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572759 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572760 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[30\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[30\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572761 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572762 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572763 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572764 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572765 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[29\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[29\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572766 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572767 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572768 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572769 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572770 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[28\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[28\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572771 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572772 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572773 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572774 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572775 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[27\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[27\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572776 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572777 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572778 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572779 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572780 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[26\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[26\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572781 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572782 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572783 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572784 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[25\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[25\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572785 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572786 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572787 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572788 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572789 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[24\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[24\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572790 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572791 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572792 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572793 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572794 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[23\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[23\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572795 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572796 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572797 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572798 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572799 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[22\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[22\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572800 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572801 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572802 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572803 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572804 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[21\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[21\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572805 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572806 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572807 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572808 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572809 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572809 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572809 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572809 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572809 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[20\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[20\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572810 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572811 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572812 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572813 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572814 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[19\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[19\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572815 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572816 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572817 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572818 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572819 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[18\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[18\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572820 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572821 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572822 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572823 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572824 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[17\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[17\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572825 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572826 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572827 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572828 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572829 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[16\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[16\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572830 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572831 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572832 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572833 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572834 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[15\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[15\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572835 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572836 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572837 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572838 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572839 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[14\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[14\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572840 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572841 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572842 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572843 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572844 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[13\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[13\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572845 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572846 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572847 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572848 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572849 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[12\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[12\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572850 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572851 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572852 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572853 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572854 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[11\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[11\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572855 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572856 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572857 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572858 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572859 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[10\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[10\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572860 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572861 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572862 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572863 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572864 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[9\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[9\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572865 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572866 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572867 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572868 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572869 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[8\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[8\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572870 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572871 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572872 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572873 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572874 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[7\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[7\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572875 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572876 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572877 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572878 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572879 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572880 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[6\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[6\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572881 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572882 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572883 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572884 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572885 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[5\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[5\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572886 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572887 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572888 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572889 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572890 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[4\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[4\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572891 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572892 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572893 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572894 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572895 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572896 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[3\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[3\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572897 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572898 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572899 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572900 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572901 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[2\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[2\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572902 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572903 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572904 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572905 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572906 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[1\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[1\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[0\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[0\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[1\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[1\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[2\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[2\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572907 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[3\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[3\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[4\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[4\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[5\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[5\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[6\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[6\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[7\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[7\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[8\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[8\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572908 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[9\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[9\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[10\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[10\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[11\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[11\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[12\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[12\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[13\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[13\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[14\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[14\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[15\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[15\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572909 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[16\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[16\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[17\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[17\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[18\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[18\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[19\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[19\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[20\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[20\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[21\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[21\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572910 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[22\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[22\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[23\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[23\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[24\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[24\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[25\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[25\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[26\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[26\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[27\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[27\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572911 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[28\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[28\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572912 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[29\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[29\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572912 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[30\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[30\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572912 "|top|progMem:mem_prog_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "progArray\[0\]\[31\] mem_prog.v(47) " "Inferred latch for \"progArray\[0\]\[31\]\" at mem_prog.v(47)" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578066572912 "|top|progMem:mem_prog_inst"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[0\] mem_prog.v(64) " "Can't infer register for \"data_out\[0\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[1\] mem_prog.v(64) " "Can't infer register for \"data_out\[1\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[2\] mem_prog.v(64) " "Can't infer register for \"data_out\[2\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[3\] mem_prog.v(64) " "Can't infer register for \"data_out\[3\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[4\] mem_prog.v(64) " "Can't infer register for \"data_out\[4\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[5\] mem_prog.v(64) " "Can't infer register for \"data_out\[5\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[6\] mem_prog.v(64) " "Can't infer register for \"data_out\[6\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572912 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[7\] mem_prog.v(64) " "Can't infer register for \"data_out\[7\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[8\] mem_prog.v(64) " "Can't infer register for \"data_out\[8\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[9\] mem_prog.v(64) " "Can't infer register for \"data_out\[9\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[10\] mem_prog.v(64) " "Can't infer register for \"data_out\[10\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[11\] mem_prog.v(64) " "Can't infer register for \"data_out\[11\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[12\] mem_prog.v(64) " "Can't infer register for \"data_out\[12\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[13\] mem_prog.v(64) " "Can't infer register for \"data_out\[13\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[14\] mem_prog.v(64) " "Can't infer register for \"data_out\[14\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[15\] mem_prog.v(64) " "Can't infer register for \"data_out\[15\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[16\] mem_prog.v(64) " "Can't infer register for \"data_out\[16\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[17\] mem_prog.v(64) " "Can't infer register for \"data_out\[17\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "data_out\[18\] mem_prog.v(64) " "Can't infer register for \"data_out\[18\]\" at mem_prog.v(64) because it does not hold its value outside the clock edge" {  } { { "../../src/mem/mem_prog.v" "" { Text "E:/GitRepos/RV32i-Verilog/src/mem/mem_prog.v" 64 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1578066572913 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "progMem:mem_prog_inst " "Can't elaborate user hierarchy \"progMem:mem_prog_inst\"" {  } { { "../../src/top.v" "mem_prog_inst" { Text "E:/GitRepos/RV32i-Verilog/src/top.v" 81 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578066572987 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/GitRepos/RV32i-Verilog/Quartus/TOP_Project/output_files/top.map.smsg " "Generated suppressed messages file E:/GitRepos/RV32i-Verilog/Quartus/TOP_Project/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1578066573320 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 20 errors, 55 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578066573368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 03 16:49:33 2020 " "Processing ended: Fri Jan 03 16:49:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578066573368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578066573368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578066573368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578066573368 ""}
