#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfaa5b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfab090 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0xfa3720 .functor NOT 1, L_0xfdde30, C4<0>, C4<0>, C4<0>;
L_0xfa3b80 .functor XOR 8, L_0xfdda00, L_0xfddac0, C4<00000000>, C4<00000000>;
L_0xfa3fe0 .functor XOR 8, L_0xfa3b80, L_0xfddc80, C4<00000000>, C4<00000000>;
v0xfdcbb0_0 .net *"_ivl_10", 7 0, L_0xfddc80;  1 drivers
v0xfdccb0_0 .net *"_ivl_12", 7 0, L_0xfa3fe0;  1 drivers
v0xfdcd90_0 .net *"_ivl_2", 7 0, L_0xfdd8f0;  1 drivers
v0xfdce50_0 .net *"_ivl_4", 7 0, L_0xfdda00;  1 drivers
v0xfdcf30_0 .net *"_ivl_6", 7 0, L_0xfddac0;  1 drivers
v0xfdd060_0 .net *"_ivl_8", 7 0, L_0xfa3b80;  1 drivers
v0xfdd140_0 .net "anyedge_dut", 7 0, v0xfdc570_0;  1 drivers
v0xfdd200_0 .net "anyedge_ref", 7 0, v0xfa2ae0_0;  1 drivers
v0xfdd2d0_0 .var "clk", 0 0;
v0xfdd370_0 .net "in", 7 0, v0xfa4130_0;  1 drivers
v0xfdd410_0 .var/2u "stats1", 159 0;
v0xfdd4f0_0 .var/2u "strobe", 0 0;
v0xfdd5b0_0 .net "tb_match", 0 0, L_0xfdde30;  1 drivers
v0xfdd680_0 .net "tb_mismatch", 0 0, L_0xfa3720;  1 drivers
v0xfdd720_0 .net "wavedrom_enable", 0 0, v0xfdc120_0;  1 drivers
v0xfdd7f0_0 .net "wavedrom_title", 511 0, v0xfdc1c0_0;  1 drivers
L_0xfdd8f0 .concat [ 8 0 0 0], v0xfa2ae0_0;
L_0xfdda00 .concat [ 8 0 0 0], v0xfa2ae0_0;
L_0xfddac0 .concat [ 8 0 0 0], v0xfdc570_0;
L_0xfddc80 .concat [ 8 0 0 0], v0xfa2ae0_0;
L_0xfdde30 .cmp/eeq 8, L_0xfdd8f0, L_0xfa3fe0;
S_0xfab220 .scope module, "good1" "reference_module" 3 102, 3 4 0, S_0xfab090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0xfa2ae0_0 .var "anyedge", 7 0;
v0xfa2cf0_0 .net "clk", 0 0, v0xfdd2d0_0;  1 drivers
v0xfa2f80_0 .var "d_last", 7 0;
v0xfa3410_0 .net "in", 7 0, v0xfa4130_0;  alias, 1 drivers
E_0xfb1310 .event posedge, v0xfa2cf0_0;
S_0xfdba00 .scope module, "stim1" "stimulus_gen" 3 98, 3 19 0, S_0xfab090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 8 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0xfa3cd0_0 .net "clk", 0 0, v0xfdd2d0_0;  alias, 1 drivers
v0xfa4130_0 .var "in", 7 0;
v0xfdc080_0 .net "tb_match", 0 0, L_0xfdde30;  alias, 1 drivers
v0xfdc120_0 .var "wavedrom_enable", 0 0;
v0xfdc1c0_0 .var "wavedrom_title", 511 0;
E_0xfb1fa0/0 .event negedge, v0xfa2cf0_0;
E_0xfb1fa0/1 .event posedge, v0xfa2cf0_0;
E_0xfb1fa0 .event/or E_0xfb1fa0/0, E_0xfb1fa0/1;
E_0xfb1740 .event negedge, v0xfa2cf0_0;
S_0xfdbc20 .scope task, "wavedrom_start" "wavedrom_start" 3 32, 3 32 0, S_0xfdba00;
 .timescale -12 -12;
v0xfa3870_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfdbe80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 35, 3 35 0, S_0xfdba00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfdc390 .scope module, "top_module1" "top_module" 3 107, 4 1 0, S_0xfab090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /OUTPUT 8 "anyedge";
v0xfdc570_0 .var "anyedge", 7 0;
v0xfdc670_0 .net "clk", 0 0, v0xfdd2d0_0;  alias, 1 drivers
v0xfdc780_0 .var "d_last", 7 0;
v0xfdc820_0 .net "in", 7 0, v0xfa4130_0;  alias, 1 drivers
S_0xfdc9b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 114, 3 114 0, S_0xfab090;
 .timescale -12 -12;
E_0xf9c9f0 .event anyedge, v0xfdd4f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfdd4f0_0;
    %nor/r;
    %assign/vec4 v0xfdd4f0_0, 0;
    %wait E_0xf9c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfdba00;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xfa4130_0, 0;
    %wait E_0xfb1310;
    %wait E_0xfb1740;
    %pushi/vec4 2, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1310;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xfa4130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1310;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xfa4130_0, 0;
    %pushi/vec4 4, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1740;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0xfa4130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1740;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xfa4130_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1310;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %wait E_0xfb1740;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfdbe80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfb1fa0;
    %vpi_func 3 57 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xfa4130_0, 0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfab220;
T_4 ;
    %wait E_0xfb1310;
    %load/vec4 v0xfa3410_0;
    %assign/vec4 v0xfa2f80_0, 0;
    %load/vec4 v0xfa3410_0;
    %load/vec4 v0xfa2f80_0;
    %xor;
    %assign/vec4 v0xfa2ae0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0xfdc390;
T_5 ;
    %wait E_0xfb1310;
    %load/vec4 v0xfdc820_0;
    %assign/vec4 v0xfdc780_0, 0;
    %load/vec4 v0xfdc820_0;
    %load/vec4 v0xfdc780_0;
    %xor;
    %assign/vec4 v0xfdc570_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0xfab090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdd2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfdd4f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xfab090;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xfdd2d0_0;
    %inv;
    %store/vec4 v0xfdd2d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xfab090;
T_8 ;
    %vpi_call/w 3 90 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 91 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfa3cd0_0, v0xfdd680_0, v0xfdd2d0_0, v0xfdd370_0, v0xfdd200_0, v0xfdd140_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xfab090;
T_9 ;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "anyedge", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has no mismatches.", "anyedge" {0 0 0};
T_9.1 ;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 126 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 127 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 128 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xfab090;
T_10 ;
    %wait E_0xfb1fa0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdd410_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdd410_0, 4, 32;
    %load/vec4 v0xfdd5b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 139 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdd410_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfdd410_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdd410_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xfdd200_0;
    %load/vec4 v0xfdd200_0;
    %load/vec4 v0xfdd140_0;
    %xor;
    %load/vec4 v0xfdd200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 143 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdd410_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xfdd410_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfdd410_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/edgedetect2/edgedetect2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/edgedetect2/iter0/response19/top_module.sv";
