{"vcs1":{"timestamp_begin":1681736466.626296112, "rt":0.81, "ut":0.23, "st":0.13}}
{"vcselab":{"timestamp_begin":1681736467.473849358, "rt":0.93, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681736468.425885964, "rt":0.92, "ut":0.06, "st":0.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681736466.330437022}
{"VCS_COMP_START_TIME": 1681736466.330437022}
{"VCS_COMP_END_TIME": 1681736470.027478345}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340908}}
{"stitch_vcselab": {"peak_mem": 239048}}
