
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.043624                       # Number of seconds simulated
sim_ticks                                 43624427000                       # Number of ticks simulated
final_tick                                43624427000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91104                       # Simulator instruction rate (inst/s)
host_op_rate                                   408553                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              210243646                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653024                       # Number of bytes of host memory used
host_seconds                                   207.49                       # Real time elapsed on the host
sim_insts                                    18903580                       # Number of instructions simulated
sim_ops                                      84772523                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           51712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          100480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              152192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          51712                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              808                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1570                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2378                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1185391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            2303297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3488688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1185391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1185391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1185391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           2303297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3488688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       809.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1570.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4841                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2379                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2379                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  152192                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   152256                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                214                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                288                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                187                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 80                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 53                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                72                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                97                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               172                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               119                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               141                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    43624389000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2379                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1712                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      594                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       70                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          546                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     275.223443                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    160.252268                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    316.478116                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           231     42.31%     42.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          132     24.18%     66.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           60     10.99%     77.47% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           21      3.85%     81.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           15      2.75%     84.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           10      1.83%     85.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      2.38%     88.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            5      0.92%     89.19% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           59     10.81%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           546                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        51712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       100480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1185390.927885425277                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 2303296.728688264266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          809                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1570                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     26493500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     57393500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32748.45                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36556.37                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      39299500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 83887000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11890000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      16519.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4997.90                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 35261.45                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          3.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       3.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.03                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.03                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1827                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.80                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    18337279.95                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.80                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2513280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1335840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10660020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              25301160                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2411520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        150035400                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         48857760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       10353314460                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             10634995680                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             243.785338                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43562882500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       4290500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       16953500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   43106597250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    127228250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       40300500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    329057000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1420860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    736230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6318900                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              15254910                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2361120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        105964140                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         11767680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       10397784840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             10564965000                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             242.180029                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           43584564500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5029500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        9880000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   43321802000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     30643500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24694250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    232377750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6329893                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6329893                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             21755                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3198315                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     657                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                353                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3198315                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3167553                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            30762                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1803                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     9455343                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1599587                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            82                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            23                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3181193                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            82                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         87248855                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             263603                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       19056094                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6329893                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3168210                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      86923507                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   43620                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingQuiesceStallCycles           80                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   3181193                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1408                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           87209000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.977800                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.147334                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1936046      2.22%      2.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 85272954     97.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             87209000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.072550                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.218411                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1850379                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 96563                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  85232945                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7303                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  21810                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               85220040                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 20208                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  21810                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1894750                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   62814                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1627                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  85194093                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 33906                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               85179059                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 20352                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    585                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  27670                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              872                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           121350579                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             302357320                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        177963758                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              7525                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             120827444                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   523135                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 47                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             33                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      5877                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              9476575                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1617265                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           4702464                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               19                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   85138145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  84939974                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             32916                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          365696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       802891                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      87209000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.973982                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.159190                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2269026      2.60%      2.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            84939974     97.40%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        87209000                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           1570538      1.85%      1.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              61328096     72.20%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     74.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv              10976014     12.92%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 179      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  361      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  758      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     86.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  829      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 529      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 80      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9460525     11.14%     98.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1600127      1.88%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1149      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            766      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               84939974                       # Type of FU issued
system.cpu.iq.rate                           0.973537                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          257112379                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          85497977                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     84884362                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9485                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5993                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4487                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               83364728                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4708                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3122383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        48534                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          681                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23289                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           330                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  21810                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   41319                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1142                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            85138220                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             18878                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               9476575                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1617265                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 47                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   603                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             54                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           9778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12933                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                22711                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              84903471                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               9455336                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             36503                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11054923                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6298633                       # Number of branches executed
system.cpu.iew.exec_stores                    1599587                       # Number of stores executed
system.cpu.iew.exec_rate                     0.973118                       # Inst execution rate
system.cpu.iew.wb_sent                       84899996                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      84888849                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  75400461                       # num instructions producing a value
system.cpu.iew.wb_consumers                 194139536                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.972951                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.388383                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          345357                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             21755                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     87185302                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.972326                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.164037                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2412779      2.77%      2.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     84772523     97.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     87185302                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             18903580                       # Number of instructions committed
system.cpu.commit.committedOps               84772523                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       11022017                       # Number of memory references committed
system.cpu.commit.loads                       9428041                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6292309                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4033                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  83200409                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  570                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1570091      1.85%      1.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         61209506     72.20%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.00%     74.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv         10968516     12.94%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            108      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             330      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             636      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             734      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            506      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            64      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9427119     11.12%     98.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1593290      1.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          922      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          686      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          84772523                       # Class of committed instruction
system.cpu.commit.bw_lim_events              84772523                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     87530659                       # The number of ROB reads
system.cpu.rob.rob_writes                   170259469                       # The number of ROB writes
system.cpu.timesIdled                             710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           39855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    18903580                       # Number of Instructions Simulated
system.cpu.committedOps                      84772523                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.615467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.615467                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.216663                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.216663                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                177394378                       # number of integer regfile reads
system.cpu.int_regfile_writes                98942089                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6599                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3335                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 103447220                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 22039037                       # number of cc regfile writes
system.cpu.misc_regfile_reads                20525319                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.999720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7920530                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8456                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            936.675733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            179500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.999720                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15861644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15861644                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6319968                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6319968                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1591960                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1591960                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      7911928                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7911928                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7911928                       # number of overall hits
system.cpu.dcache.overall_hits::total         7911928                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12650                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12650                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2016                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2016                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        14666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14666                       # number of overall misses
system.cpu.dcache.overall_misses::total         14666                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    426812000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    426812000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69840499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69840499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    496652499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    496652499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    496652499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    496652499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6332618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6332618                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1593976                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7926594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7926594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7926594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7926594                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001998                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001265                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001850                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001850                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001850                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001850                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33740.079051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33740.079051                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34643.104663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34643.104663                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33864.209669                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33864.209669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33864.209669                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33864.209669                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3401                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.146429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5288                       # number of writebacks
system.cpu.dcache.writebacks::total              5288                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6049                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6049                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           15                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6064                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6064                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6064                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6601                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6601                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2001                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2001                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         8602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8602                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8602                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    195502017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    195502017                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67678499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67678499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    263180516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    263180516                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    263180516                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    263180516                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001042                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001255                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001085                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29617.030298                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29617.030298                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33822.338331                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33822.338331                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30595.270402                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30595.270402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30595.270402                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30595.270402                       # average overall mshr miss latency
system.cpu.dcache.replacements                   8440                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.999623                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3180906                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6094                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            521.973416                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.999623                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6368480                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6368480                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      3174812                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3174812                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      3174812                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3174812                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3174812                       # number of overall hits
system.cpu.icache.overall_hits::total         3174812                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6381                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6381                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6381                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6381                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6381                       # number of overall misses
system.cpu.icache.overall_misses::total          6381                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    189604000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189604000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    189604000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189604000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    189604000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189604000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3181193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3181193                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      3181193                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3181193                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3181193                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3181193                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29713.837956                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29713.837956                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29713.837956                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29713.837956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29713.837956                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29713.837956                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            3                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     1.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6095                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6095                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6095                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6095                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    176056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    176056500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    176056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    176056500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    176056500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    176056500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001916                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001916                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001916                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28885.397867                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28885.397867                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28885.397867                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28885.397867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28885.397867                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28885.397867                       # average overall mshr miss latency
system.cpu.icache.replacements                   6078                       # number of replacements
system.l2bus.snoop_filter.tot_requests          29219                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        14668                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1140                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1140                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               12695                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6965                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             14011                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               150                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1855                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1855                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          12696                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        18266                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        25502                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   43768                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       389952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       879616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1269568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              6459                       # Total snoops (count)
system.l2bus.snoopTraffic                      107392                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              21159                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.054209                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.226434                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    20012     94.58%     94.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1147      5.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                21159                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25185500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15332305                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            21243792                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              127.986176                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19837                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 6585                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.012453                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     6.212595                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    62.059981                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    59.713600                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.048536                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.484844                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.466512                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.999892                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                46261                       # Number of tag accesses
system.l2cache.tags.data_accesses               46261                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         5288                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         5288                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1193                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1193                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3267                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3878                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7145                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3267                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5071                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8338                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3267                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5071                       # number of overall hits
system.l2cache.overall_hits::total               8338                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          662                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            662                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2827                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2723                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         5550                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2827                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3385                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6212                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2827                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3385                       # number of overall misses
system.l2cache.overall_misses::total             6212                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     51428000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     51428000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132801000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    142547000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    275348000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    132801000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    193975000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    326776000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132801000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    193975000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    326776000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         5288                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         5288                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1855                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1855                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6094                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6601                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12695                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6094                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8456                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           14550                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6094                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8456                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          14550                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.356873                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.356873                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.463899                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.412513                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.437180                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.463899                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.400307                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.426942                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.463899                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.400307                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.426942                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77685.800604                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 77685.800604                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 46975.946233                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 52349.247154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 49612.252252                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 46975.946233                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 57304.283604                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 52603.992273                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 46975.946233                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 57304.283604                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 52603.992273                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1677                       # number of writebacks
system.l2cache.writebacks::total                 1677                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          662                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          662                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2827                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2723                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         5550                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2827                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3385                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6212                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2827                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3385                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6212                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     50104000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     50104000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    127149000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    137101000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    264250000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    127149000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    187205000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    314354000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    127149000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    187205000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    314354000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.356873                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.356873                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.463899                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.412513                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.437180                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.463899                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.400307                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.426942                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.463899                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.400307                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.426942                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75685.800604                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 75685.800604                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 44976.653696                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 50349.247154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 47612.612613                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 44976.653696                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 55304.283604                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 50604.314231                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 44976.653696                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 55304.283604                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 50604.314231                       # average overall mshr miss latency
system.l2cache.replacements                      6457                       # number of replacements
system.l3bus.snoop_filter.tot_requests          11573                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         5986                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                5549                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1675                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              3716                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                662                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               662                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           5550                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        17784                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       504704                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                30                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               6242                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000160                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.012657                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     6241     99.98%     99.98% # Request fanout histogram
system.l3bus.snoop_fanout::1                        1      0.02%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 6242                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              9136500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            15527500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2277.509516                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   7886                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2378                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 3.316232                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   731.590559                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1545.918957                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.178611                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.377422                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.556033                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2348                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4         2275                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.573242                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                33926                       # Number of tag accesses
system.l3cache.tags.data_accesses               33926                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1675                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1675                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          177                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              177                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         2018                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1638                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3656                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            2018                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1815                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3833                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           2018                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1815                       # number of overall hits
system.l3cache.overall_hits::total               3833                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          485                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            485                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          809                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         1085                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1894                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           809                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          1570                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2379                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          809                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         1570                       # number of overall misses
system.l3cache.overall_misses::total             2379                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     40054000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     40054000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     56561500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     75746000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    132307500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     56561500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    115800000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    172361500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     56561500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    115800000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    172361500                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1675                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1675                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          662                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          662                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2827                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         2723                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         5550                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2827                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         3385                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            6212                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2827                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         3385                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           6212                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.732628                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.732628                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.286169                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.398458                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.341261                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.286169                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.463811                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.382968                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.286169                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.463811                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.382968                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 82585.567010                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 82585.567010                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69915.327565                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 69811.981567                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69856.124604                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69915.327565                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 73757.961783                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 72451.240017                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69915.327565                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 73757.961783                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 72451.240017                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          485                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          485                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          809                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         1085                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1894                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          809                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         1570                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2379                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          809                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         1570                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2379                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     39084000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     39084000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     54945500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     73576000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    128521500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     54945500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    112660000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    167605500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     54945500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    112660000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    167605500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.732628                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.732628                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.286169                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.398458                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.341261                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.286169                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.463811                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.382968                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.286169                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.463811                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.382968                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80585.567010                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80585.567010                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67917.799753                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67811.981567                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67857.180570                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67917.799753                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 71757.961783                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 70452.080706                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67917.799753                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 71757.961783                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 70452.080706                       # average overall mshr miss latency
system.l3cache.replacements                        30                       # number of replacements
system.membus.snoop_filter.tot_requests          2409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  43624427000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1893                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq               485                       # Transaction distribution
system.membus.trans_dist::ReadExResp              485                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1894                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4787                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  152192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2379                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2379    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2379                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1204500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6433500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
