<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../ssee_prac2_rl_2022.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_A_Bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD_A_Bin.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bin_A_BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Bin_A_BCD.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Calculo_factorial.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comp_Num_Letra.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Comp_Num_Letra.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_BCD_Bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_BCD_Bin.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_Bin_BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_Bin_BCD.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_Bin_BCD_decim.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Remote_Lab.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque_factorial.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="bloque_factorial.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="codif_tecla.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="codif_tecla.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cont_8b_up_down_lim.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="cont_anillo_ce.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="cont_anillo_ce.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bcd_bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bin_bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_factorial.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ctrl_entz_sal.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dcm_100m_5m.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="detector.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="detector.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="displays_7seg_nexys3_RemLab.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="modulo_displays_7seg.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="mux_displays_7seg.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nivel_a_pulso.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prac2_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="prac2_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="prac2_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="prac2_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="prac2_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="prac2_top.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="prac2_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prac2_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="prac2_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="prac2_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="prac2_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="prac2_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="prac2_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="prac2_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="prac2_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="prac2_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="prac2_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="prac2_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="prac2_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="prac2_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="prac2_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="prac2_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="prac2_top.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="prac2_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="prac2_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prac2_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="prac2_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prac2_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="prac2_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="prac2_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="prac2_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac2_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac2_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="prac2_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="prac2_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac2_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="prac2_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="prac2_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="prac2_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="prac2_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="pwm_2bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_desp_4_cifras.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_desp_4_cifras.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regdesp36b.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="regdesp36b.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sinc_entrada.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sinc_entrada.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="sincroniza.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sincroniza.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="teclado_4x4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_4x4.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="teclado_hexa_completo.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_hexa_completo.vhf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1668971243" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1668971243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668971245" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1668971243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Calculo_factorial.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD.vhf"/>
      <outfile xil_pn:name="bloque_factorial.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="mux_displays_7seg.vhf"/>
      <outfile xil_pn:name="prac2_top.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp36b.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1668969551" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1668969551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/MULT18X18C2.ngc"/>
      <outfile xil_pn:name="ipcore_dir/MULT18X18C2.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1668861176" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1668861176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668969551" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1668969551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668969551" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1668969551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668969551" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1668969551">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668971264" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:start_ts="1668971245">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="prac2_top.jhd"/>
      <outfile xil_pn:name="prac2_top.lso"/>
      <outfile xil_pn:name="prac2_top.ngc"/>
      <outfile xil_pn:name="prac2_top.ngr"/>
      <outfile xil_pn:name="prac2_top.prj"/>
      <outfile xil_pn:name="prac2_top.stx"/>
      <outfile xil_pn:name="prac2_top.syr"/>
      <outfile xil_pn:name="prac2_top.xst"/>
      <outfile xil_pn:name="prac2_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1668969570" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1668969570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1668971273" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:start_ts="1668971264">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="prac2_top.bld"/>
      <outfile xil_pn:name="prac2_top.ngd"/>
      <outfile xil_pn:name="prac2_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668971283" xil_pn:name="TRANEXT_map_spartan6" xil_pn:start_ts="1668971273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="prac2_top.pcf"/>
      <outfile xil_pn:name="prac2_top_map.map"/>
      <outfile xil_pn:name="prac2_top_map.mrp"/>
      <outfile xil_pn:name="prac2_top_map.ncd"/>
      <outfile xil_pn:name="prac2_top_map.ngm"/>
      <outfile xil_pn:name="prac2_top_map.xrpt"/>
      <outfile xil_pn:name="prac2_top_summary.xml"/>
      <outfile xil_pn:name="prac2_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668971303" xil_pn:name="TRANEXT_par_spartan6" xil_pn:start_ts="1668971283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="prac2_top.ncd"/>
      <outfile xil_pn:name="prac2_top.pad"/>
      <outfile xil_pn:name="prac2_top.par"/>
      <outfile xil_pn:name="prac2_top.ptwx"/>
      <outfile xil_pn:name="prac2_top.unroutes"/>
      <outfile xil_pn:name="prac2_top.xpi"/>
      <outfile xil_pn:name="prac2_top_pad.csv"/>
      <outfile xil_pn:name="prac2_top_pad.txt"/>
      <outfile xil_pn:name="prac2_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1668971312" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:start_ts="1668971303">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="prac2_top.bgn"/>
      <outfile xil_pn:name="prac2_top.bit"/>
      <outfile xil_pn:name="prac2_top.drc"/>
      <outfile xil_pn:name="prac2_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1668971303" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1668971296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="prac2_top.twr"/>
      <outfile xil_pn:name="prac2_top.twx"/>
    </transform>
  </transforms>

</generated_project>
