 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ALU
Version: M-2016.12-SP5-4
Date   : Wed Aug 15 10:24:08 2018
****************************************

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: segmented

  Startpoint: io_ipu_bpActvtn[0]
              (input port)
  Endpoint: io_out[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ALU                5K_hvratio_1_1        gscl45nm

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  io_ipu_bpActvtn[0] (in)                  0.01       0.01 f
  U37/Y (AND2X1)                           0.06       0.07 f
  U54/Y (OAI21X1)                          0.03       0.10 r
  U25/Y (AND2X1)                           0.03       0.12 r
  U36/Y (INVX1)                            0.03       0.16 f
  U58/YC (FAX1)                            0.08       0.23 f
  U59/Y (XNOR2X1)                          0.04       0.28 r
  U60/YS (HAX1)                            0.06       0.34 f
  U65/Y (OAI21X1)                          0.04       0.38 r
  io_out[3] (out)                          0.00       0.38 r
  data arrival time                                   0.38
  -----------------------------------------------------------
  (Path is unconstrained)


1
