info x 51 510 0 0 0 0 0 0 0 0 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 iphdrchk
term mark 73 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

LIBRARY  SIMPRIM;
USE SIMPRIM.VCOMPONENTS.ALL;
USE SIMPRIM.VPACKAGE.ALL;

var add 4 0 0 226 12 15 257 50 25 25 10 10 0 0 0 0 CLKinstd_logicRISING_EDGECLK
var add 6 15 0 228 13 16 257 50 25 25 10 10 0 0 0 0 DATAinstd_logic_vectorRISING_EDGECLK
var add 2 31 0 226 15 17 257 50 25 25 10 10 0 0 0 0 RESETinstd_logicRISING_EDGECLK
var add 1 31 0 226 16 14 257 50 25 25 10 10 0 0 0 0 FRESETinstd_logicRISING_EDGECLK
var add 3 31 0 226 17 17 257 50 25 25 10 10 0 0 0 0 STARTinstd_logicRISING_EDGECLK
var add 5 15 0 228 14 20 257 50 25 25 10 10 0 0 0 0 CHECKSUMoutstd_logic_vectorRISING_EDGECLK
vdone xxx 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
npos xxx 130 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cell fill 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000
cell fill 2 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000011111010000
cell fill 2 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000000
cell fill 2 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000001
cell fill 2 36 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000010
cell fill 2 40 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000011
cell fill 2 44 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000100
cell fill 2 48 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000101
cell fill 2 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000110
cell fill 2 56 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000000111
cell fill 2 60 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001000
cell fill 2 64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001001
cell fill 2 68 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001010
cell fill 2 72 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0000000000001011
cell fill 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 3 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 4 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 4 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cell fill 5 24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
cell fill 5 28 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
time info 50 50 10 10 25 25 1 1 0 0 0 0 0 0 0 0 nsCLK
font save -14 0 400 49 0 0 0 0 0 0 0 0 0 0 0 0 Times New Roman
src mod 0 491982480 29561088 0 0 0 0 0 0 0 0 0 0 0 0 0 iphdrchk.vhd
utd false 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
com add 1 0 10 89 8 0 -67 0 0 0 0 0 0 0 0 0 Waveform created by
HDL Bencher 5.1i
Source = iphdrchk.vhd
Fri May 02 19:08:46 2003
com add 1 30 -192 -108 9 -6 -41 0 0 0 0 0 0 0 0 0 Double click on me to edit.
Click outside me to update
type info 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGICBITDOWNTO
type info 31 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 STD_LOGIC_VECTORVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
NumClocks x 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
clock_1 name 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 CLK
