# D Flip-Flop Verification using UVM (SystemVerilog)

## ğŸ“Œ Overview
This project demonstrates the functional verification of a D Flip-Flop using the Universal Verification Methodology (UVM) in SystemVerilog.
The goal is to build a modular, reusable, and scalable UVM testbench to verify correct behavior of a synchronous D flip-flop under different input and reset conditions.

This repository is suitable for:   
- Learning UVM basics
- Academic mini-projects
- Interview preparation
- RTL verification practice

## ğŸ¯ Design Under Test (DUT)
The DUT is a positive-edge triggered D Flip-Flop with reset.
**Features:**
- Samples input D on the rising edge of the clock
- Supports reset functionality
- Outputs stored value on Q

## ğŸ§ª Verification Objectives
- Verify correct data transfer from D to Q on clock edge
- Verify reset behavior
- Ensure stability of output when clock is inactive
- Check DUT behavior across multiple randomized test cases

## ğŸ—ï¸ UVM Testbench Architecture
The verification environment follows the standard UVM architecture:

```
Test
 â””â”€â”€ Environment
     â”œâ”€â”€ Agent
     â”‚   â”œâ”€â”€ Sequencer
     â”‚   â”œâ”€â”€ Driver
     â”‚   â””â”€â”€ Monitor
     â””â”€â”€ Scoreboard
```

**Key Components:**
- Sequence / Sequencer â€“ Generates stimulus (D, reset)
- Driver â€“ Drives signals to the DUT
- Monitor â€“ Observes DUT inputs and outputs
- Scoreboard â€“ Compares expected vs actual output
- Test â€“ Configures and runs the verification scenario

## ğŸ“ Project Directory Structure
D_FlipFlop_UVM_Verification/   
â”‚   
â”œâ”€â”€ rtl/   
â”‚   â””â”€â”€ d_ff.sv   
â”‚   
â”œâ”€â”€ tb/   
â”‚   â”œâ”€â”€ interface.sv   
â”‚   â”œâ”€â”€ transaction.sv   
â”‚   â”œâ”€â”€ sequence.sv   
â”‚   â”œâ”€â”€ sequencer.sv   
â”‚   â”œâ”€â”€ driver.sv   
â”‚   â”œâ”€â”€ monitor.sv   
â”‚   â”œâ”€â”€ scoreboard.sv   
â”‚   â”œâ”€â”€ agent.sv   
â”‚   â”œâ”€â”€ env.sv   
â”‚   â”œâ”€â”€ test.sv   
â”‚   â””â”€â”€ top.sv   
â”‚   
â”œâ”€â”€ sim/   
â”‚   â””â”€â”€ run.do    
â”‚   
â”œâ”€â”€ results/   
â”‚   â””â”€â”€ simulation_logs/   
â”‚   
â””â”€â”€ README.md   

## â–¶ï¸ Simulation & Tools

This project can be simulated using:
- QuestaSim / ModelSim
- VCS
- Xcelium

## ğŸ“Š Verification Results
- All directed and randomized test cases passed
- Scoreboard reports zero mismatches
- DUT behaves correctly for reset and clock conditions

## ğŸ“š Key Concepts Covered
- UVM Testbench Structure
- Transaction-level Modeling
- Driver-Monitor Communication
- Scoreboard-based Checking
- Reusable Verification Components

## ğŸš€ Future Enhancements
- Add functional coverage
- Support asynchronous reset
- Extend to JK / T Flip-Flop verification
- Add assertions (SVA)

## ğŸ‘©â€ğŸ’» Author
Priyanka S
Verification Enthusiast | SystemVerilog | UVM

## ğŸ“œ License
This project is for educational purposes.
Feel free to use, modify, and learn from it.
