// Seed: 1075593022
`default_nettype wire
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  assign id_0 = id_2;
  defparam id_3 = 1'b0 == 1;
  assign id_0 = 1;
  assign id_0 = 1;
  type_10(
      1, 1
  );
  logic id_4;
  assign id_4 = id_3 * 1;
  logic id_5, id_6, id_7, id_8, id_9;
endmodule
