// Seed: 256947143
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    input wand id_4
);
  assign module_1.id_7 = 0;
  assign id_1 = id_0;
  tri id_6 = 1;
endmodule
macromodule module_1 (
    input wor id_0,
    input logic id_1,
    output supply1 id_2,
    output logic id_3,
    input tri1 id_4,
    input wor id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    output supply1 id_9,
    input wor id_10,
    output supply1 id_11,
    input tri0 id_12,
    output wor id_13
);
  reg id_15;
  assign id_3 = id_1;
  always @(posedge 1 or posedge id_8 or posedge id_6 or posedge 1);
  always id_15 <= 1;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_11,
      id_13,
      id_4
  );
  always_latch id_3 <= {(1) {1}};
  assign id_9 = 1'd0;
  wire id_16;
endmodule
