// Seed: 4172327685
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout tri0 id_3;
  output wor id_2;
  input wire id_1;
  assign id_3 = -1;
  wire id_11;
  assign id_2 = -1 - 1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_0 = 32'd90
) (
    input supply0 _id_0,
    input wand id_1
);
  wire [logic [{  id_0  {  id_0  }  }  &&  -1 : id_0]] id_3;
  logic id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_3,
      id_4,
      id_4
  );
endmodule
