{"doi":"10.1109\/APAQS.2001.990012","coreId":"65311","oai":"oai:dro.dur.ac.uk.OAI2:6237","identifiers":["oai:dro.dur.ac.uk.OAI2:6237","10.1109\/APAQS.2001.990012"],"title":"Constructing hardware\/software interface using protocol converters.","authors":["Qin, S.","Qiu, Z.","He, J."],"enrichments":{"references":[],"documentType":{"type":1}},"contributors":[],"datePublished":"2001-01-01","abstract":"Hardware\/software partition is a critical phase in hardware\/software co-design. This paper proposes a hybrid partitioning framework, in which we design a set of protocol converters to construct the nterface component between the hardware and software components,and reuse the formerly well-built partitioning rules by introducing protocol converters and rewriting them for this hybrid framework. The hardware components generated by our partitioning process are coded directly in Verilog HDL, which will greatly facilitate the further compilation from it down to netlists","downloadUrl":"https:\/\/core.ac.uk\/download\/pdf\/65311.pdf","fullTextIdentifier":"http:\/\/dro.dur.ac.uk\/6237\/1\/6237.pdf","pdfHashValue":"5113b628005411d0fc5ff73dc1ad48bcb4e23839","publisher":"IEEE","rawRecordXml":"<record><header><identifier>\n  \n    \n      oai:dro.dur.ac.uk.OAI2:6237<\/identifier><datestamp>\n      2010-11-08T12:05:33Z<\/datestamp><\/header><metadata><oai_dc:dc xmlns:oai_dc=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/\" xmlns:dc=\"http:\/\/purl.org\/dc\/elements\/1.1\/\" xmlns:xsi=\"http:\/\/www.w3.org\/2001\/XMLSchema-instance\" xsi:schemaLocation=\"http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc\/ http:\/\/www.openarchives.org\/OAI\/2.0\/oai_dc.xsd\" ><dc:title>\n    \n      \n        Constructing hardware\/software interface using protocol converters.<\/dc:title><dc:creator>\n        Qin, S.<\/dc:creator><dc:creator>\n        Qiu, Z.<\/dc:creator><dc:creator>\n        He, J.<\/dc:creator><dc:description>\n        Hardware\/software partition is a critical phase in hardware\/software co-design. This paper proposes a hybrid partitioning framework, in which we design a set of protocol converters to construct the nterface component between the hardware and software components,and reuse the formerly well-built partitioning rules by introducing protocol converters and rewriting them for this hybrid framework. The hardware components generated by our partitioning process are coded directly in Verilog HDL, which will greatly facilitate the further compilation from it down to netlists.<\/dc:description><dc:subject>\n        Hardware\/software partition<\/dc:subject><dc:subject>\n         Protocol converter<\/dc:subject><dc:subject>\n         Program algebra.<\/dc:subject><dc:publisher>\n        IEEE<\/dc:publisher><dc:source>\n        (2001). 2nd Asia-Pacific Conference on Quality Software, 10-11 December 2000, Hong Kong ; proceedings. Los Alamitos, CA: IEEE, pp. 141-148<\/dc:source><dc:date>\n        2001-01-01<\/dc:date><dc:type>\n        Book chapter<\/dc:type><dc:type>\n        PeerReviewed<\/dc:type><dc:identifier>\n        dro:6237<\/dc:identifier><dc:identifier>\n        doi:10.1109\/APAQS.2001.990012<\/dc:identifier><dc:identifier>\n        http:\/\/dro.dur.ac.uk\/6237\/<\/dc:identifier><dc:identifier>\n        http:\/\/dx.doi.org\/10.1109\/APAQS.2001.990012 <\/dc:identifier><dc:format>\n        application\/pdf<\/dc:format><dc:identifier>\n        http:\/\/dro.dur.ac.uk\/6237\/1\/6237.pdf<\/dc:identifier><dc:rights>\n        \u00a9 2001 IEEE. Personal use of this material is permitted. However, permission to reprint\/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.\\ud\n<\/dc:rights><dc:accessRights>\n        info:en-repo\/semantics\/openAccess<\/dc:accessRights><\/oai_dc:dc><\/metadata><\/record>","journals":null,"language":{"code":"en","id":9,"name":"English"},"relations":[],"year":2001,"topics":["Hardware\/software partition","Protocol converter","Program algebra."],"subject":["Book chapter","PeerReviewed"],"fullText":"Durham Research Online\nDeposited in DRO:\n08 November 2010\nVersion of attached file:\nPublished Version\nPeer-review status of attached file:\nPeer-reviewed\nCitation for published item:\nQin, S. and Qiu, Z. and He, J. (2001) \u2019Constructing hardware\/software interface using protocol converters.\u2019, in\n2nd Asia-Pacific Conference on Quality Software, 10-11 December 2000, Hong Kong ; proceedings. Los\nAlamitos, CA: IEEE, pp. 141-148.\nFurther information on publisher\u2019s website:\nhttp:\/\/dx.doi.org\/10.1109\/APAQS.2001.990012\nPublisher\u2019s copyright statement:\n2001 IEEE. Personal use of this material is permitted. However, permission to reprint\/republish this material for\nadvertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists,\nor to reuse any copyrighted component of this work in other works must be obtained from the IEEE.\nAdditional information:\nUse policy\nThe full-text may be used and\/or reproduced, and given to third parties in any format or medium, without prior permission or charge, for\npersonal research or study, educational, or not-for-profit purposes provided that:\n\u2022 a full bibliographic reference is made to the original source\n\u2022 a link is made to the metadata record in DRO\n\u2022 the full-text is not changed in any way\nThe full-text must not be sold in any format or medium without the formal permission of the copyright holders.\nPlease consult the full DRO policy for further details.\nDurham University Library, Stockton Road, Durham DH1 3LY, United Kingdom\nTel : +44 (0)191 334 3042 \u2014 Fax : +44 (0)191 334 2971\nhttp:\/\/dro.dur.ac.uk\n\n\n\n\n\n\n\n\n"}