D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\Grade-3_2\ISP_Project\testVerilog\rev_1  -part LC4064V  -package T100I  -grade -7.5   -ispmach4s -RWCheckOnRam 1 -areadelay 0 -minc -summaryfile E:\Grade-3_2\ISP_Project\testVerilog\rev_1\synlog\report\proj_1_fpga_mapper.xml -multisrs  -oedif  E:\Grade-3_2\ISP_Project\testVerilog\rev_1\proj_1.edf  E:\Grade-3_2\ISP_Project\testVerilog\rev_1\synwork\proj_1_mult.srs  -ologparam  E:\Grade-3_2\ISP_Project\testVerilog\rev_1\syntmp\proj_1.plg  -osyn  E:\Grade-3_2\ISP_Project\testVerilog\rev_1\proj_1.srm  -prjdir  E:\Grade-3_2\ISP_Project\testVerilog\  -prjname  proj_1  -log  E:\Grade-3_2\ISP_Project\testVerilog\rev_1\synlog\proj_1_fpga_mapper.srr 
rc:2 success:0
E:\Grade-3_2\ISP_Project\testVerilog\rev_1\proj_1.edf|o|1460387223|19298
E:\Grade-3_2\ISP_Project\testVerilog\rev_1\synwork\proj_1_mult.srs|i|1460387670|5136
E:\Grade-3_2\ISP_Project\testVerilog\rev_1\syntmp\proj_1.plg|o|1460387670|0
E:\Grade-3_2\ISP_Project\testVerilog\rev_1\proj_1.srm|o|1460387223|7747
E:\Grade-3_2\ISP_Project\testVerilog\rev_1\synlog\proj_1_fpga_mapper.srr|o|1460387670|1195
D:\ispLEVER_Classic2_1\synpbase\bin\m_cpld.exe|i|1399340484|7067648
D:\ispLEVER_Classic2_1\synpbase\bin64\m_cpld.exe|i|1399343322|8049664
