#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 29 10:28:56 2023
# Process ID: 45604
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/ember_fpga_jtag_axi_0_1.dcp' for cell 'ember_fpga_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.dcp' for cell 'ember_fpga_i/proc_sys_reset_1'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2623.977 ; gain = 0.000 ; free physical = 636897 ; free virtual = 754684
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
INFO: [Chipscope 16-324] Core: ember_fpga_i/jtag_axi_0 UUID: 97dc4c39-0d18-5e76-977a-90bc4a875b69 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3065.402 ; gain = 441.426 ; free physical = 636049 ; free virtual = 753836
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/jtag_axi.xdc] for cell 'ember_fpga_i/jtag_axi_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/jtag_axi.xdc] for cell 'ember_fpga_i/jtag_axi_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0_board.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_proc_sys_reset_1_0/ember_fpga_proc_sys_reset_1_0.xdc] for cell 'ember_fpga_i/proc_sys_reset_1/U0'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.375 ; gain = 0.000 ; free physical = 636126 ; free virtual = 753912
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 72 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 24 instances
  RAM64M => RAM64M (RAMD64E(x4)): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3069.375 ; gain = 445.398 ; free physical = 636126 ; free virtual = 753912
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3160.223 ; gain = 82.852 ; free physical = 636244 ; free virtual = 754030

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13d75fd4b

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3160.223 ; gain = 0.000 ; free physical = 636238 ; free virtual = 754025

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 2ca2e4543a93e90f.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3287.977 ; gain = 0.000 ; free physical = 635996 ; free virtual = 753786
Phase 1 Generate And Synthesize Debug Cores | Checksum: 187dca364

Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 635996 ; free virtual = 753786

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a19d257a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636000 ; free virtual = 753790
INFO: [Opt 31-389] Phase Retarget created 13 cells and removed 26 cells
INFO: [Opt 31-1021] In phase Retarget, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 17d125025

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636000 ; free virtual = 753790
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 30 cells
INFO: [Opt 31-1021] In phase Constant propagation, 46 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1ccc6f464

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636001 ; free virtual = 753791
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 391 cells
INFO: [Opt 31-1021] In phase Sweep, 1324 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ccc6f464

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636001 ; free virtual = 753791
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1ccc6f464

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636001 ; free virtual = 753791
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1e07e4053

Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 636001 ; free virtual = 753791
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              13  |              26  |                                             66  |
|  Constant propagation         |              11  |              30  |                                             46  |
|  Sweep                        |               2  |             391  |                                           1324  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3287.977 ; gain = 0.000 ; free physical = 635994 ; free virtual = 753784
Ending Logic Optimization Task | Checksum: 12a4b8bea

Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3287.977 ; gain = 43.777 ; free physical = 635993 ; free virtual = 753783

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 13b5323c7

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635976 ; free virtual = 753766
Ending Power Optimization Task | Checksum: 13b5323c7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3659.285 ; gain = 371.309 ; free physical = 635984 ; free virtual = 753774

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 151d5dc23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635955 ; free virtual = 753745
Ending Final Cleanup Task | Checksum: 151d5dc23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635955 ; free virtual = 753745
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/ember_fpga_jtag_axi_0_1_impl.xdc] from IP /sim2/akashl/ember-fpga/ember-genesys2.srcs/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/ember_fpga_jtag_axi_0_1.xci
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/ember_fpga_jtag_axi_0_1_impl.xdc] for cell 'ember_fpga_i/jtag_axi_0/inst'
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/ember_fpga_jtag_axi_0_1_impl.xdc:69]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_jtag_axi_0_1/constraints/ember_fpga_jtag_axi_0_1_impl.xdc] for cell 'ember_fpga_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635952 ; free virtual = 753742
Ending Netlist Obfuscation Task | Checksum: 151d5dc23

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635952 ; free virtual = 753742
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 3659.285 ; gain = 589.902 ; free physical = 635952 ; free virtual = 753742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3659.285 ; gain = 0.000 ; free physical = 635947 ; free virtual = 753738
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636197 ; free virtual = 753990
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 115177dde

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636197 ; free virtual = 753990
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636197 ; free virtual = 753990

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: af7a87d1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636222 ; free virtual = 754014

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c8a72326

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636228 ; free virtual = 754020

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c8a72326

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636228 ; free virtual = 754020
Phase 1 Placer Initialization | Checksum: c8a72326

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636225 ; free virtual = 754017

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19236434e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636212 ; free virtual = 754004

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cb11802e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636212 ; free virtual = 754004

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 197 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 88 nets or cells. Created 0 new cell, deleted 88 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636136 ; free virtual = 753928

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             88  |                    88  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             88  |                    88  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: c35b6a8a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636135 ; free virtual = 753928
Phase 2.3 Global Placement Core | Checksum: 1155610ff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636117 ; free virtual = 753909
Phase 2 Global Placement | Checksum: 1155610ff

Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636137 ; free virtual = 753929

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bb6aeeb2

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 636138 ; free virtual = 753931

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d5945546

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635552 ; free virtual = 753345

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 7ec8ac1f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635538 ; free virtual = 753330

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b5d3af19

Time (s): cpu = 00:00:35 ; elapsed = 00:00:11 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635534 ; free virtual = 753326

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e6cb3cad

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635634 ; free virtual = 753426

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 78dd021c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635634 ; free virtual = 753427

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d077f7f3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635634 ; free virtual = 753427
Phase 3 Detail Placement | Checksum: d077f7f3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635634 ; free virtual = 753427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dbed8db2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.004 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: bbddd24f

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635630 ; free virtual = 753422
INFO: [Place 46-33] Processed net ember_fpga_i/clk_wiz/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10abc900f

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635630 ; free virtual = 753422
Phase 4.1.1.1 BUFG Insertion | Checksum: dbed8db2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635630 ; free virtual = 753422
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.004. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635630 ; free virtual = 753422
Phase 4.1 Post Commit Optimization | Checksum: 141e97245

Time (s): cpu = 00:00:43 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635630 ; free virtual = 753422

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141e97245

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635637 ; free virtual = 753430

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 141e97245

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635637 ; free virtual = 753430
Phase 4.3 Placer Reporting | Checksum: 141e97245

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635637 ; free virtual = 753430

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635637 ; free virtual = 753429

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635637 ; free virtual = 753429
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 164679ccd

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635629 ; free virtual = 753422
Ending Placer Task | Checksum: f07c5c52

Time (s): cpu = 00:00:44 ; elapsed = 00:00:16 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635625 ; free virtual = 753417
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635716 ; free virtual = 753508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635694 ; free virtual = 753498
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635820 ; free virtual = 753615
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635840 ; free virtual = 753635
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3683.301 ; gain = 0.000 ; free physical = 635789 ; free virtual = 753596
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5cce19a8 ConstDB: 0 ShapeSum: 93ae42aa RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dba8e010

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3774.328 ; gain = 91.027 ; free physical = 635643 ; free virtual = 753442
Post Restoration Checksum: NetGraph: b4fdaf2a NumContArr: 26ab30e6 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dba8e010

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3774.328 ; gain = 91.027 ; free physical = 635645 ; free virtual = 753444

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dba8e010

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3803.324 ; gain = 120.023 ; free physical = 635600 ; free virtual = 753399

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dba8e010

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3803.324 ; gain = 120.023 ; free physical = 635600 ; free virtual = 753399
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 192567f7f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 3846.434 ; gain = 163.133 ; free physical = 635588 ; free virtual = 753388
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.010  | TNS=0.000  | WHS=-0.364 | THS=-323.778|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 24a3bd24b

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3846.434 ; gain = 163.133 ; free physical = 635458 ; free virtual = 753257
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.010  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1af7e7502

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635457 ; free virtual = 753256
Phase 2 Router Initialization | Checksum: 23fc7b33d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635457 ; free virtual = 753256

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6589
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6589
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 23fc7b33d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635456 ; free virtual = 753255
Phase 3 Initial Routing | Checksum: 24551f825

Time (s): cpu = 00:00:41 ; elapsed = 00:00:19 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635501 ; free virtual = 753300

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 334
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.290  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f93a7c68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635507 ; free virtual = 753306
Phase 4 Rip-up And Reroute | Checksum: f93a7c68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635507 ; free virtual = 753306

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: f93a7c68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635507 ; free virtual = 753306

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f93a7c68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635507 ; free virtual = 753306
Phase 5 Delay and Skew Optimization | Checksum: f93a7c68

Time (s): cpu = 00:00:45 ; elapsed = 00:00:21 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635507 ; free virtual = 753306

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16632ed8e

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635506 ; free virtual = 753305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.303  | TNS=0.000  | WHS=0.073  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 17aee8862

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635502 ; free virtual = 753301
Phase 6 Post Hold Fix | Checksum: 17aee8862

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635505 ; free virtual = 753304

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.433454 %
  Global Horizontal Routing Utilization  = 0.44597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17aee8862

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635505 ; free virtual = 753304

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17aee8862

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 3862.434 ; gain = 179.133 ; free physical = 635500 ; free virtual = 753299

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e457b110

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3894.445 ; gain = 211.145 ; free physical = 635503 ; free virtual = 753302

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.303  | TNS=0.000  | WHS=0.073  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e457b110

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3894.445 ; gain = 211.145 ; free physical = 635506 ; free virtual = 753305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3894.445 ; gain = 211.145 ; free physical = 635569 ; free virtual = 753368

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:25 . Memory (MB): peak = 3894.445 ; gain = 211.145 ; free physical = 635569 ; free virtual = 753368
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3894.445 ; gain = 0.000 ; free physical = 635541 ; free virtual = 753354
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_clk_out1_ember_fpga_clk_wiz_0' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc:597]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
140 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan 29 10:31:25 2023...
