begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*  * Copyright (c) 2002-2009 Sam Leffler, Errno Consulting  * Copyright (c) 2002-2008 Atheros Communications, Inc.  *  * Permission to use, copy, modify, and/or distribute this software for any  * purpose with or without fee is hereby granted, provided that the above  * copyright notice and this permission notice appear in all copies.  *  * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF  * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR  * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES  * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN  * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF  * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.  *  * $FreeBSD$  */
end_comment

begin_include
include|#
directive|include
file|"opt_ah.h"
end_include

begin_include
include|#
directive|include
file|"ah.h"
end_include

begin_include
include|#
directive|include
file|"ah_desc.h"
end_include

begin_include
include|#
directive|include
file|"ah_internal.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416reg.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416phy.h"
end_include

begin_include
include|#
directive|include
file|"ar5416/ar5416desc.h"
end_include

begin_comment
comment|/*  * Stop transmit on the specified queue  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416StopTxDma
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|u_int
name|q
parameter_list|)
block|{
define|#
directive|define
name|STOP_DMA_TIMEOUT
value|4000
comment|/* us */
define|#
directive|define
name|STOP_DMA_ITER
value|100
comment|/* us */
name|u_int
name|i
decl_stmt|;
name|HALASSERT
argument_list|(
name|q
operator|<
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
operator|.
name|halTotalQueues
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
name|AH5212
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_txq
index|[
name|q
index|]
operator|.
name|tqi_type
operator|!=
name|HAL_TX_QUEUE_INACTIVE
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q_TXD
argument_list|,
literal|1
operator|<<
name|q
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|STOP_DMA_TIMEOUT
operator|/
name|STOP_DMA_ITER
init|;
name|i
operator|!=
literal|0
condition|;
name|i
operator|--
control|)
block|{
if|if
condition|(
name|ar5212NumTxPending
argument_list|(
name|ah
argument_list|,
name|q
argument_list|)
operator|==
literal|0
condition|)
break|break;
name|OS_DELAY
argument_list|(
name|STOP_DMA_ITER
argument_list|)
expr_stmt|;
block|}
ifdef|#
directive|ifdef
name|AH_DEBUG
if|if
condition|(
name|i
operator|==
literal|0
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: queue %u DMA did not stop in 400 msec\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: QSTS 0x%x Q_TXE 0x%x Q_TXD 0x%x Q_CBR 0x%x\n"
argument_list|,
name|__func__
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_QSTS
argument_list|(
name|q
argument_list|)
argument_list|)
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_Q_TXE
argument_list|)
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_Q_TXD
argument_list|)
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_QCBRCFG
argument_list|(
name|q
argument_list|)
argument_list|)
argument_list|)
expr_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: Q_MISC 0x%x Q_RDYTIMECFG 0x%x Q_RDYTIMESHDN 0x%x\n"
argument_list|,
name|__func__
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_QMISC
argument_list|(
name|q
argument_list|)
argument_list|)
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_QRDYTIMECFG
argument_list|(
name|q
argument_list|)
argument_list|)
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_Q_RDYTIMESHDN
argument_list|)
argument_list|)
expr_stmt|;
block|}
endif|#
directive|endif
comment|/* AH_DEBUG */
comment|/* ar5416 and up can kill packets at the PCU level */
if|if
condition|(
name|ar5212NumTxPending
argument_list|(
name|ah
argument_list|,
name|q
argument_list|)
condition|)
block|{
name|uint32_t
name|j
decl_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: Num of pending TX Frames %d on Q %d\n"
argument_list|,
name|__func__
argument_list|,
name|ar5212NumTxPending
argument_list|(
name|ah
argument_list|,
name|q
argument_list|)
argument_list|,
name|q
argument_list|)
expr_stmt|;
comment|/* Kill last PCU Tx Frame */
comment|/* TODO - save off and restore current values of Q1/Q2? */
for|for
control|(
name|j
operator|=
literal|0
init|;
name|j
operator|<
literal|2
condition|;
name|j
operator|++
control|)
block|{
name|uint32_t
name|tsfLow
init|=
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_TSF_L32
argument_list|)
decl_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QUIET2
argument_list|,
name|SM
argument_list|(
literal|10
argument_list|,
name|AR_QUIET2_QUIET_DUR
argument_list|)
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QUIET_PERIOD
argument_list|,
literal|100
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_NEXT_QUIET
argument_list|,
name|tsfLow
operator|>>
literal|10
argument_list|)
expr_stmt|;
name|OS_REG_SET_BIT
argument_list|(
name|ah
argument_list|,
name|AR_TIMER_MODE
argument_list|,
name|AR_TIMER_MODE_QUIET
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_TSF_L32
argument_list|)
operator|>>
literal|10
operator|)
operator|==
operator|(
name|tsfLow
operator|>>
literal|10
operator|)
condition|)
break|break;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: TSF moved while trying to set quiet time "
literal|"TSF: 0x%08x\n"
argument_list|,
name|__func__
argument_list|,
name|tsfLow
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
name|j
operator|<
literal|1
argument_list|)
expr_stmt|;
comment|/* TSF shouldn't count twice or reg access is taking forever */
block|}
name|OS_REG_SET_BIT
argument_list|(
name|ah
argument_list|,
name|AR_DIAG_SW
argument_list|,
name|AR_DIAG_CHAN_IDLE
argument_list|)
expr_stmt|;
comment|/* Allow the quiet mechanism to do its work */
name|OS_DELAY
argument_list|(
literal|200
argument_list|)
expr_stmt|;
name|OS_REG_CLR_BIT
argument_list|(
name|ah
argument_list|,
name|AR_TIMER_MODE
argument_list|,
name|AR_TIMER_MODE_QUIET
argument_list|)
expr_stmt|;
comment|/* Verify the transmit q is empty */
for|for
control|(
name|i
operator|=
name|STOP_DMA_TIMEOUT
operator|/
name|STOP_DMA_ITER
init|;
name|i
operator|!=
literal|0
condition|;
name|i
operator|--
control|)
block|{
if|if
condition|(
name|ar5212NumTxPending
argument_list|(
name|ah
argument_list|,
name|q
argument_list|)
operator|==
literal|0
condition|)
break|break;
name|OS_DELAY
argument_list|(
name|STOP_DMA_ITER
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|i
operator|==
literal|0
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: Failed to stop Tx DMA in %d msec after killing"
literal|" last frame\n"
argument_list|,
name|__func__
argument_list|,
name|STOP_DMA_TIMEOUT
operator|/
literal|1000
argument_list|)
expr_stmt|;
block|}
name|OS_REG_CLR_BIT
argument_list|(
name|ah
argument_list|,
name|AR_DIAG_SW
argument_list|,
name|AR_DIAG_CHAN_IDLE
argument_list|)
expr_stmt|;
block|}
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q_TXD
argument_list|,
literal|0
argument_list|)
expr_stmt|;
return|return
operator|(
name|i
operator|!=
literal|0
operator|)
return|;
undef|#
directive|undef
name|STOP_DMA_ITER
undef|#
directive|undef
name|STOP_DMA_TIMEOUT
block|}
end_function

begin_define
define|#
directive|define
name|VALID_KEY_TYPES
define|\
value|((1<< HAL_KEY_TYPE_CLEAR) | (1<< HAL_KEY_TYPE_WEP)|\          (1<< HAL_KEY_TYPE_AES)   | (1<< HAL_KEY_TYPE_TKIP))
end_define

begin_define
define|#
directive|define
name|isValidKeyType
parameter_list|(
name|_t
parameter_list|)
value|((1<< (_t))& VALID_KEY_TYPES)
end_define

begin_define
define|#
directive|define
name|set11nTries
parameter_list|(
name|_series
parameter_list|,
name|_index
parameter_list|)
define|\
value|(SM((_series)[_index].Tries, AR_XmitDataTries##_index))
end_define

begin_define
define|#
directive|define
name|set11nRate
parameter_list|(
name|_series
parameter_list|,
name|_index
parameter_list|)
define|\
value|(SM((_series)[_index].Rate, AR_XmitRate##_index))
end_define

begin_define
define|#
directive|define
name|set11nPktDurRTSCTS
parameter_list|(
name|_series
parameter_list|,
name|_index
parameter_list|)
define|\
value|(SM((_series)[_index].PktDuration, AR_PacketDur##_index) |\          ((_series)[_index].RateFlags& HAL_RATESERIES_RTS_CTS   ?\          AR_RTSCTSQual##_index : 0))
end_define

begin_define
define|#
directive|define
name|set11nRateFlags
parameter_list|(
name|_series
parameter_list|,
name|_index
parameter_list|)
define|\
value|((_series)[_index].RateFlags& HAL_RATESERIES_2040 ? AR_2040_##_index : 0) \         |((_series)[_index].RateFlags& HAL_RATESERIES_HALFGI ? AR_GI##_index : 0) \         |((_series)[_index].RateFlags& HAL_RATESERIES_STBC ? AR_STBC##_index : 0) \         |SM((_series)[_index].ChSel, AR_ChainSel##_index)
end_define

begin_comment
comment|/*  * Descriptor Access Functions  */
end_comment

begin_define
define|#
directive|define
name|VALID_PKT_TYPES
define|\
value|((1<<HAL_PKT_TYPE_NORMAL)|(1<<HAL_PKT_TYPE_ATIM)|\          (1<<HAL_PKT_TYPE_PSPOLL)|(1<<HAL_PKT_TYPE_PROBE_RESP)|\          (1<<HAL_PKT_TYPE_BEACON)|(1<<HAL_PKT_TYPE_AMPDU))
end_define

begin_define
define|#
directive|define
name|isValidPktType
parameter_list|(
name|_t
parameter_list|)
value|((1<<(_t))& VALID_PKT_TYPES)
end_define

begin_define
define|#
directive|define
name|VALID_TX_RATES
define|\
value|((1<<0x0b)|(1<<0x0f)|(1<<0x0a)|(1<<0x0e)|(1<<0x09)|(1<<0x0d)|\          (1<<0x08)|(1<<0x0c)|(1<<0x1b)|(1<<0x1a)|(1<<0x1e)|(1<<0x19)|\ 	 (1<<0x1d)|(1<<0x18)|(1<<0x1c)|(1<<0x01)|(1<<0x02)|(1<<0x03)|\ 	 (1<<0x04)|(1<<0x05)|(1<<0x06)|(1<<0x07)|(1<<0x00))
end_define

begin_comment
comment|/* NB: accept HT rates */
end_comment

begin_define
define|#
directive|define
name|isValidTxRate
parameter_list|(
name|_r
parameter_list|)
value|((1<<((_r)& 0x7f))& VALID_TX_RATES)
end_define

begin_function
name|HAL_BOOL
name|ar5416SetupTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|pktLen
parameter_list|,
name|u_int
name|hdrLen
parameter_list|,
name|HAL_PKT_TYPE
name|type
parameter_list|,
name|u_int
name|txPower
parameter_list|,
name|u_int
name|txRate0
parameter_list|,
name|u_int
name|txTries0
parameter_list|,
name|u_int
name|keyIx
parameter_list|,
name|u_int
name|antMode
parameter_list|,
name|u_int
name|flags
parameter_list|,
name|u_int
name|rtsctsRate
parameter_list|,
name|u_int
name|rtsctsDuration
parameter_list|,
name|u_int
name|compicvLen
parameter_list|,
name|u_int
name|compivLen
parameter_list|,
name|u_int
name|comp
parameter_list|)
block|{
define|#
directive|define
name|RTSCTS
value|(HAL_TXDESC_RTSENA|HAL_TXDESC_CTSENA)
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|struct
name|ath_hal_5416
modifier|*
name|ahp
init|=
name|AH5416
argument_list|(
name|ah
argument_list|)
decl_stmt|;
operator|(
name|void
operator|)
name|hdrLen
expr_stmt|;
name|HALASSERT
argument_list|(
name|txTries0
operator|!=
literal|0
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
name|isValidPktType
argument_list|(
name|type
argument_list|)
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
name|isValidTxRate
argument_list|(
name|txRate0
argument_list|)
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
operator|(
name|flags
operator|&
name|RTSCTS
operator|)
operator|!=
name|RTSCTS
argument_list|)
expr_stmt|;
comment|/* XXX validate antMode */
name|txPower
operator|=
operator|(
name|txPower
operator|+
name|AH5212
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_txPowerIndexOffset
operator|)
expr_stmt|;
if|if
condition|(
name|txPower
operator|>
literal|63
condition|)
name|txPower
operator|=
literal|63
expr_stmt|;
name|ads
operator|->
name|ds_ctl0
operator|=
operator|(
name|pktLen
operator|&
name|AR_FrameLen
operator|)
operator||
operator|(
name|txPower
operator|<<
name|AR_XmitPower_S
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_VEOL
condition|?
name|AR_VEOL
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_CLRDMASK
condition|?
name|AR_ClrDestMask
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_INTREQ
condition|?
name|AR_TxIntrReq
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl1
operator|=
operator|(
name|type
operator|<<
name|AR_FrameType_S
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_NOACK
condition|?
name|AR_NoAck
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|=
name|SM
argument_list|(
name|txTries0
argument_list|,
name|AR_XmitDataTries0
argument_list|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_DURENA
condition|?
name|AR_DurUpdateEn
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
operator|(
name|txRate0
operator|<<
name|AR_XmitRate0_S
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl4
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl5
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl7
operator|=
name|SM
argument_list|(
name|ahp
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel0
argument_list|)
operator||
name|SM
argument_list|(
name|ahp
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel1
argument_list|)
operator||
name|SM
argument_list|(
name|ahp
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel2
argument_list|)
operator||
name|SM
argument_list|(
name|ahp
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel3
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl8
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl0
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl9
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl1
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl10
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl2
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl11
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl3
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower3
argument_list|)
expr_stmt|;
if|if
condition|(
name|keyIx
operator|!=
name|HAL_TXKEYIX_INVALID
condition|)
block|{
comment|/* XXX validate key index */
name|ads
operator|->
name|ds_ctl1
operator||=
name|SM
argument_list|(
name|keyIx
argument_list|,
name|AR_DestIdx
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl0
operator||=
name|AR_DestIdxValid
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|ahp
operator|->
name|ah_keytype
index|[
name|keyIx
index|]
argument_list|,
name|AR_EncrType
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|flags
operator|&
name|RTSCTS
condition|)
block|{
if|if
condition|(
operator|!
name|isValidTxRate
argument_list|(
name|rtsctsRate
argument_list|)
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: invalid rts/cts rate 0x%x\n"
argument_list|,
name|__func__
argument_list|,
name|rtsctsRate
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
comment|/* XXX validate rtsctsDuration */
name|ads
operator|->
name|ds_ctl0
operator||=
operator|(
name|flags
operator|&
name|HAL_TXDESC_CTSENA
condition|?
name|AR_CTSEnable
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_RTSENA
condition|?
name|AR_RTSEnable
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl7
operator||=
operator|(
name|rtsctsRate
operator|<<
name|AR_RTSCTSRate_S
operator|)
expr_stmt|;
block|}
comment|/* 	 * Set the TX antenna to 0 for Kite 	 * To preserve existing behaviour, also set the TPC bits to 0; 	 * when TPC is enabled these should be filled in appropriately. 	 */
if|if
condition|(
name|AR_SREV_KITE
argument_list|(
name|ah
argument_list|)
condition|)
block|{
name|ads
operator|->
name|ds_ctl8
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl0
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl9
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl1
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl10
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl2
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl11
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl3
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower3
argument_list|)
expr_stmt|;
block|}
return|return
name|AH_TRUE
return|;
undef|#
directive|undef
name|RTSCTS
block|}
end_function

begin_function
name|HAL_BOOL
name|ar5416SetupXTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|txRate1
parameter_list|,
name|u_int
name|txTries1
parameter_list|,
name|u_int
name|txRate2
parameter_list|,
name|u_int
name|txTries2
parameter_list|,
name|u_int
name|txRate3
parameter_list|,
name|u_int
name|txTries3
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
if|if
condition|(
name|txTries1
condition|)
block|{
name|HALASSERT
argument_list|(
name|isValidTxRate
argument_list|(
name|txRate1
argument_list|)
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|txTries1
argument_list|,
name|AR_XmitDataTries1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator||=
operator|(
name|txRate1
operator|<<
name|AR_XmitRate1_S
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|txTries2
condition|)
block|{
name|HALASSERT
argument_list|(
name|isValidTxRate
argument_list|(
name|txRate2
argument_list|)
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|txTries2
argument_list|,
name|AR_XmitDataTries2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator||=
operator|(
name|txRate2
operator|<<
name|AR_XmitRate2_S
operator|)
expr_stmt|;
block|}
if|if
condition|(
name|txTries3
condition|)
block|{
name|HALASSERT
argument_list|(
name|isValidTxRate
argument_list|(
name|txRate3
argument_list|)
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|txTries3
argument_list|,
name|AR_XmitDataTries3
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator||=
operator|(
name|txRate3
operator|<<
name|AR_XmitRate3_S
operator|)
expr_stmt|;
block|}
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_function
name|HAL_BOOL
name|ar5416FillTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|HAL_DMA_ADDR
modifier|*
name|bufAddrList
parameter_list|,
name|uint32_t
modifier|*
name|segLenList
parameter_list|,
name|u_int
name|descId
parameter_list|,
name|u_int
name|qcuId
parameter_list|,
name|HAL_BOOL
name|firstSeg
parameter_list|,
name|HAL_BOOL
name|lastSeg
parameter_list|,
specifier|const
name|struct
name|ath_desc
modifier|*
name|ds0
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
name|segLen
init|=
name|segLenList
index|[
literal|0
index|]
decl_stmt|;
name|HALASSERT
argument_list|(
operator|(
name|segLen
operator|&
operator|~
name|AR_BufLen
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_data
operator|=
name|bufAddrList
index|[
literal|0
index|]
expr_stmt|;
if|if
condition|(
name|firstSeg
condition|)
block|{
comment|/* 		 * First descriptor, don't clobber xmit control data 		 * setup by ar5212SetupTxDesc. 		 */
name|ads
operator|->
name|ds_ctl1
operator||=
name|segLen
operator||
operator|(
name|lastSeg
condition|?
literal|0
else|:
name|AR_TxMore
operator|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|lastSeg
condition|)
block|{
comment|/* !firstSeg&& lastSeg */
comment|/* 		 * Last descriptor in a multi-descriptor frame, 		 * copy the multi-rate transmit parameters from 		 * the first frame for processing on completion.  		 */
name|ads
operator|->
name|ds_ctl1
operator|=
name|segLen
expr_stmt|;
ifdef|#
directive|ifdef
name|AH_NEED_DESC_SWAP
name|ads
operator|->
name|ds_ctl0
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl0
argument_list|)
operator|&
name|AR_TxIntrReq
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl3
argument_list|)
expr_stmt|;
comment|/* ctl6 - we only need encrtype; the rest are blank */
name|ads
operator|->
name|ds_ctl6
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl6
operator|&
name|AR_EncrType
argument_list|)
expr_stmt|;
else|#
directive|else
name|ads
operator|->
name|ds_ctl0
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl0
operator|&
name|AR_TxIntrReq
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl2
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl3
expr_stmt|;
comment|/* ctl6 - we only need encrtype; the rest are blank */
name|ads
operator|->
name|ds_ctl6
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl6
operator|&
name|AR_EncrType
expr_stmt|;
endif|#
directive|endif
block|}
else|else
block|{
comment|/* !firstSeg&& !lastSeg */
comment|/* 		 * Intermediate descriptor in a multi-descriptor frame. 		 */
ifdef|#
directive|ifdef
name|AH_NEED_DESC_SWAP
name|ads
operator|->
name|ds_ctl0
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl0
argument_list|)
operator|&
name|AR_TxIntrReq
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl6
operator|&
name|AR_EncrType
argument_list|)
expr_stmt|;
else|#
directive|else
name|ads
operator|->
name|ds_ctl0
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl0
operator|&
name|AR_TxIntrReq
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl6
operator|&
name|AR_EncrType
expr_stmt|;
endif|#
directive|endif
name|ads
operator|->
name|ds_ctl1
operator|=
name|segLen
operator||
name|AR_TxMore
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
literal|0
expr_stmt|;
block|}
comment|/* XXX only on last descriptor? */
name|OS_MEMZERO
argument_list|(
name|ads
operator|->
name|u
operator|.
name|tx
operator|.
name|status
argument_list|,
sizeof|sizeof
argument_list|(
name|ads
operator|->
name|u
operator|.
name|tx
operator|.
name|status
argument_list|)
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * NB: cipher is no longer used, it's calculated.  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416ChainTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|HAL_DMA_ADDR
modifier|*
name|bufAddrList
parameter_list|,
name|uint32_t
modifier|*
name|segLenList
parameter_list|,
name|u_int
name|pktLen
parameter_list|,
name|u_int
name|hdrLen
parameter_list|,
name|HAL_PKT_TYPE
name|type
parameter_list|,
name|u_int
name|keyIx
parameter_list|,
name|HAL_CIPHER
name|cipher
parameter_list|,
name|uint8_t
name|delims
parameter_list|,
name|HAL_BOOL
name|firstSeg
parameter_list|,
name|HAL_BOOL
name|lastSeg
parameter_list|,
name|HAL_BOOL
name|lastAggr
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
modifier|*
name|ds_txstatus
init|=
name|AR5416_DS_TXSTATUS
argument_list|(
name|ah
argument_list|,
name|ads
argument_list|)
decl_stmt|;
name|struct
name|ath_hal_5416
modifier|*
name|ahp
init|=
name|AH5416
argument_list|(
name|ah
argument_list|)
decl_stmt|;
name|u_int
name|segLen
init|=
name|segLenList
index|[
literal|0
index|]
decl_stmt|;
name|int
name|isaggr
init|=
literal|0
decl_stmt|;
name|uint32_t
name|last_aggr
init|=
literal|0
decl_stmt|;
operator|(
name|void
operator|)
name|hdrLen
expr_stmt|;
operator|(
name|void
operator|)
name|ah
expr_stmt|;
name|HALASSERT
argument_list|(
operator|(
name|segLen
operator|&
operator|~
name|AR_BufLen
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_data
operator|=
name|bufAddrList
index|[
literal|0
index|]
expr_stmt|;
name|HALASSERT
argument_list|(
name|isValidPktType
argument_list|(
name|type
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|type
operator|==
name|HAL_PKT_TYPE_AMPDU
condition|)
block|{
name|type
operator|=
name|HAL_PKT_TYPE_NORMAL
expr_stmt|;
name|isaggr
operator|=
literal|1
expr_stmt|;
if|if
condition|(
name|lastAggr
operator|==
name|AH_FALSE
condition|)
name|last_aggr
operator|=
name|AR_MoreAggr
expr_stmt|;
block|}
comment|/* 	 * Since this function is called before any of the other 	 * descriptor setup functions (at least in this particular 	 * 802.11n aggregation implementation), always bzero() the 	 * descriptor. Previously this would be done for all but 	 * the first segment. 	 * XXX TODO: figure out why; perhaps I'm using this slightly 	 * XXX incorrectly. 	 */
name|OS_MEMZERO
argument_list|(
name|ds
operator|->
name|ds_hw
argument_list|,
name|AR5416_DESC_TX_CTL_SZ
argument_list|)
expr_stmt|;
comment|/* 	 * Note: VEOL should only be for the last descriptor in the chain. 	 */
name|ads
operator|->
name|ds_ctl0
operator|=
operator|(
name|pktLen
operator|&
name|AR_FrameLen
operator|)
expr_stmt|;
comment|/* 	 * For aggregates: 	 * + IsAggr must be set for all descriptors of all subframes of 	 *   the aggregate 	 * + MoreAggr must be set for all descriptors of all subframes 	 *   of the aggregate EXCEPT the last subframe; 	 * + MoreAggr must be _CLEAR_ for all descrpitors of the last 	 *   subframe of the aggregate. 	 */
name|ads
operator|->
name|ds_ctl1
operator|=
operator|(
name|type
operator|<<
name|AR_FrameType_S
operator|)
operator||
operator|(
name|isaggr
condition|?
operator|(
name|AR_IsAggr
operator||
name|last_aggr
operator|)
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|keyIx
operator|!=
name|HAL_TXKEYIX_INVALID
condition|)
block|{
comment|/* XXX validate key index */
name|ads
operator|->
name|ds_ctl1
operator||=
name|SM
argument_list|(
name|keyIx
argument_list|,
name|AR_DestIdx
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl0
operator||=
name|AR_DestIdxValid
expr_stmt|;
block|}
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|ahp
operator|->
name|ah_keytype
index|[
name|keyIx
index|]
argument_list|,
name|AR_EncrType
argument_list|)
expr_stmt|;
if|if
condition|(
name|isaggr
condition|)
block|{
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|delims
argument_list|,
name|AR_PadDelim
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|firstSeg
condition|)
block|{
name|ads
operator|->
name|ds_ctl1
operator||=
name|segLen
operator||
operator|(
name|lastSeg
condition|?
literal|0
else|:
name|AR_TxMore
operator|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|lastSeg
condition|)
block|{
comment|/* !firstSeg&& lastSeg */
name|ads
operator|->
name|ds_ctl0
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
name|segLen
expr_stmt|;
block|}
else|else
block|{
comment|/* !firstSeg&& !lastSeg */
comment|/* 		 * Intermediate descriptor in a multi-descriptor frame. 		 */
name|ads
operator|->
name|ds_ctl0
operator|=
literal|0
expr_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
name|segLen
operator||
name|AR_TxMore
expr_stmt|;
block|}
name|ds_txstatus
index|[
literal|0
index|]
operator|=
name|ds_txstatus
index|[
literal|1
index|]
operator|=
literal|0
expr_stmt|;
name|ds_txstatus
index|[
literal|9
index|]
operator|&=
operator|~
name|AR_TxDone
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_function
name|HAL_BOOL
name|ar5416SetupFirstTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|aggrLen
parameter_list|,
name|u_int
name|flags
parameter_list|,
name|u_int
name|txPower
parameter_list|,
name|u_int
name|txRate0
parameter_list|,
name|u_int
name|txTries0
parameter_list|,
name|u_int
name|antMode
parameter_list|,
name|u_int
name|rtsctsRate
parameter_list|,
name|u_int
name|rtsctsDuration
parameter_list|)
block|{
define|#
directive|define
name|RTSCTS
value|(HAL_TXDESC_RTSENA|HAL_TXDESC_CTSENA)
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|struct
name|ath_hal_5212
modifier|*
name|ahp
init|=
name|AH5212
argument_list|(
name|ah
argument_list|)
decl_stmt|;
name|HALASSERT
argument_list|(
name|txTries0
operator|!=
literal|0
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
name|isValidTxRate
argument_list|(
name|txRate0
argument_list|)
argument_list|)
expr_stmt|;
name|HALASSERT
argument_list|(
operator|(
name|flags
operator|&
name|RTSCTS
operator|)
operator|!=
name|RTSCTS
argument_list|)
expr_stmt|;
comment|/* XXX validate antMode */
name|txPower
operator|=
operator|(
name|txPower
operator|+
name|ahp
operator|->
name|ah_txPowerIndexOffset
operator|)
expr_stmt|;
if|if
condition|(
name|txPower
operator|>
literal|63
condition|)
name|txPower
operator|=
literal|63
expr_stmt|;
name|ads
operator|->
name|ds_ctl0
operator||=
operator|(
name|txPower
operator|<<
name|AR_XmitPower_S
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_VEOL
condition|?
name|AR_VEOL
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_CLRDMASK
condition|?
name|AR_ClrDestMask
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_INTREQ
condition|?
name|AR_TxIntrReq
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
operator|(
name|flags
operator|&
name|HAL_TXDESC_NOACK
condition|?
name|AR_NoAck
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|txTries0
argument_list|,
name|AR_XmitDataTries0
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator||=
operator|(
name|txRate0
operator|<<
name|AR_XmitRate0_S
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl7
operator|=
name|SM
argument_list|(
name|AH5416
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel0
argument_list|)
operator||
name|SM
argument_list|(
name|AH5416
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel1
argument_list|)
operator||
name|SM
argument_list|(
name|AH5416
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel2
argument_list|)
operator||
name|SM
argument_list|(
name|AH5416
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_tx_chainmask
argument_list|,
name|AR_ChainSel3
argument_list|)
expr_stmt|;
comment|/* NB: no V1 WAR */
name|ads
operator|->
name|ds_ctl8
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl0
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl9
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl1
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl10
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl2
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl11
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl3
argument_list|)
operator||
name|SM
argument_list|(
name|txPower
argument_list|,
name|AR_XmitPower3
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
operator|(
literal|0xffff
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|aggrLen
argument_list|,
name|AR_AggrLen
argument_list|)
expr_stmt|;
if|if
condition|(
name|flags
operator|&
name|RTSCTS
condition|)
block|{
comment|/* XXX validate rtsctsDuration */
name|ads
operator|->
name|ds_ctl0
operator||=
operator|(
name|flags
operator|&
name|HAL_TXDESC_CTSENA
condition|?
name|AR_CTSEnable
else|:
literal|0
operator|)
operator||
operator|(
name|flags
operator|&
name|HAL_TXDESC_RTSENA
condition|?
name|AR_RTSEnable
else|:
literal|0
operator|)
expr_stmt|;
block|}
comment|/* 	 * Set the TX antenna to 0 for Kite 	 * To preserve existing behaviour, also set the TPC bits to 0; 	 * when TPC is enabled these should be filled in appropriately. 	 */
if|if
condition|(
name|AR_SREV_KITE
argument_list|(
name|ah
argument_list|)
condition|)
block|{
name|ads
operator|->
name|ds_ctl8
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl0
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl9
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl1
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl10
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl2
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl11
operator|=
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_AntCtl3
argument_list|)
operator||
name|SM
argument_list|(
literal|0
argument_list|,
name|AR_XmitPower3
argument_list|)
expr_stmt|;
block|}
return|return
name|AH_TRUE
return|;
undef|#
directive|undef
name|RTSCTS
block|}
end_function

begin_function
name|HAL_BOOL
name|ar5416SetupLastTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
specifier|const
name|struct
name|ath_desc
modifier|*
name|ds0
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|ads
operator|->
name|ds_ctl1
operator|&=
operator|~
name|AR_MoreAggr
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_PadDelim
expr_stmt|;
comment|/* hack to copy rate info to last desc for later processing */
ifdef|#
directive|ifdef
name|AH_NEED_DESC_SWAP
name|ads
operator|->
name|ds_ctl2
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl2
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
name|__bswap32
argument_list|(
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl3
argument_list|)
expr_stmt|;
else|#
directive|else
name|ads
operator|->
name|ds_ctl2
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl2
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
operator|->
name|ds_ctl3
expr_stmt|;
endif|#
directive|endif
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|AH_NEED_DESC_SWAP
end_ifdef

begin_comment
comment|/* Swap transmit descriptor */
end_comment

begin_function
specifier|static
name|__inline
name|void
name|ar5416SwapTxDesc
parameter_list|(
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|)
block|{
name|ds
operator|->
name|ds_data
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_data
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_ctl0
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_ctl0
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_ctl1
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_ctl1
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_hw
index|[
literal|0
index|]
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_hw
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_hw
index|[
literal|1
index|]
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_hw
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_hw
index|[
literal|2
index|]
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_hw
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
name|ds
operator|->
name|ds_hw
index|[
literal|3
index|]
operator|=
name|__bswap32
argument_list|(
name|ds
operator|->
name|ds_hw
index|[
literal|3
index|]
argument_list|)
expr_stmt|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/*  * Processing of HW TX descriptor.  */
end_comment

begin_function
name|HAL_STATUS
name|ar5416ProcTxDesc
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|struct
name|ath_tx_status
modifier|*
name|ts
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
modifier|*
name|ds_txstatus
init|=
name|AR5416_DS_TXSTATUS
argument_list|(
name|ah
argument_list|,
name|ads
argument_list|)
decl_stmt|;
ifdef|#
directive|ifdef
name|AH_NEED_DESC_SWAP
if|if
condition|(
operator|(
name|ds_txstatus
index|[
literal|9
index|]
operator|&
name|__bswap32
argument_list|(
name|AR_TxDone
argument_list|)
operator|)
operator|==
literal|0
condition|)
return|return
name|HAL_EINPROGRESS
return|;
name|ar5416SwapTxDesc
argument_list|(
name|ds
argument_list|)
expr_stmt|;
else|#
directive|else
if|if
condition|(
operator|(
name|ds_txstatus
index|[
literal|9
index|]
operator|&
name|AR_TxDone
operator|)
operator|==
literal|0
condition|)
return|return
name|HAL_EINPROGRESS
return|;
endif|#
directive|endif
comment|/* Update software copies of the HW status */
name|ts
operator|->
name|ts_seqnum
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|9
index|]
argument_list|,
name|AR_SeqNum
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_tstamp
operator|=
name|AR_SendTimestamp
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_tid
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|9
index|]
argument_list|,
name|AR_TxTid
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_status
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_ExcessiveRetries
condition|)
name|ts
operator|->
name|ts_status
operator||=
name|HAL_TXERR_XRETRY
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_Filtered
condition|)
name|ts
operator|->
name|ts_status
operator||=
name|HAL_TXERR_FILT
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_FIFOUnderrun
condition|)
name|ts
operator|->
name|ts_status
operator||=
name|HAL_TXERR_FIFO
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|9
index|]
operator|&
name|AR_TxOpExceeded
condition|)
name|ts
operator|->
name|ts_status
operator||=
name|HAL_TXERR_XTXOP
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_TxTimerExpired
condition|)
name|ts
operator|->
name|ts_status
operator||=
name|HAL_TXERR_TIMER_EXPIRED
expr_stmt|;
name|ts
operator|->
name|ts_flags
operator|=
literal|0
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|0
index|]
operator|&
name|AR_TxBaStatus
condition|)
block|{
name|ts
operator|->
name|ts_flags
operator||=
name|HAL_TX_BA
expr_stmt|;
name|ts
operator|->
name|ts_ba_low
operator|=
name|AR_BaBitmapLow
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_ba_high
operator|=
name|AR_BaBitmapHigh
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|ds
operator|->
name|ds_ctl1
operator|&
name|AR_IsAggr
condition|)
name|ts
operator|->
name|ts_flags
operator||=
name|HAL_TX_AGGR
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_DescCfgErr
condition|)
name|ts
operator|->
name|ts_flags
operator||=
name|HAL_TX_DESC_CFG_ERR
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_TxDataUnderrun
condition|)
name|ts
operator|->
name|ts_flags
operator||=
name|HAL_TX_DATA_UNDERRUN
expr_stmt|;
if|if
condition|(
name|ds_txstatus
index|[
literal|1
index|]
operator|&
name|AR_TxDelimUnderrun
condition|)
name|ts
operator|->
name|ts_flags
operator||=
name|HAL_TX_DELIM_UNDERRUN
expr_stmt|;
comment|/* 	 * Extract the transmit rate used and mark the rate as 	 * ``alternate'' if it wasn't the series 0 rate. 	 */
name|ts
operator|->
name|ts_finaltsi
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|9
index|]
argument_list|,
name|AR_FinalTxIdx
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|ts
operator|->
name|ts_finaltsi
condition|)
block|{
case|case
literal|0
case|:
name|ts
operator|->
name|ts_rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate0
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|ts
operator|->
name|ts_rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate1
argument_list|)
expr_stmt|;
break|break;
case|case
literal|2
case|:
name|ts
operator|->
name|ts_rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate2
argument_list|)
expr_stmt|;
break|break;
case|case
literal|3
case|:
name|ts
operator|->
name|ts_rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate3
argument_list|)
expr_stmt|;
break|break;
block|}
name|ts
operator|->
name|ts_rssi
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|5
index|]
argument_list|,
name|AR_TxRSSICombined
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ctl
index|[
literal|0
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|0
index|]
argument_list|,
name|AR_TxRSSIAnt00
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ctl
index|[
literal|1
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|0
index|]
argument_list|,
name|AR_TxRSSIAnt01
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ctl
index|[
literal|2
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|0
index|]
argument_list|,
name|AR_TxRSSIAnt02
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ext
index|[
literal|0
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|5
index|]
argument_list|,
name|AR_TxRSSIAnt10
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ext
index|[
literal|1
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|5
index|]
argument_list|,
name|AR_TxRSSIAnt11
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_rssi_ext
index|[
literal|2
index|]
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|5
index|]
argument_list|,
name|AR_TxRSSIAnt12
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_evm0
operator|=
name|AR_TxEVM0
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_evm1
operator|=
name|AR_TxEVM1
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_evm2
operator|=
name|AR_TxEVM2
argument_list|(
name|ds_txstatus
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_shortretry
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|1
index|]
argument_list|,
name|AR_RTSFailCnt
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_longretry
operator|=
name|MS
argument_list|(
name|ds_txstatus
index|[
literal|1
index|]
argument_list|,
name|AR_DataFailCnt
argument_list|)
expr_stmt|;
comment|/* 	 * The retry count has the number of un-acked tries for the 	 * final series used.  When doing multi-rate retry we must 	 * fixup the retry count by adding in the try counts for 	 * each series that was fully-processed.  Beware that this 	 * takes values from the try counts in the final descriptor. 	 * These are not required by the hardware.  We assume they 	 * are placed there by the driver as otherwise we have no 	 * access and the driver can't do the calculation because it 	 * doesn't know the descriptor format. 	 */
switch|switch
condition|(
name|ts
operator|->
name|ts_finaltsi
condition|)
block|{
case|case
literal|3
case|:
name|ts
operator|->
name|ts_longretry
operator|+=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries2
argument_list|)
expr_stmt|;
case|case
literal|2
case|:
name|ts
operator|->
name|ts_longretry
operator|+=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries1
argument_list|)
expr_stmt|;
case|case
literal|1
case|:
name|ts
operator|->
name|ts_longretry
operator|+=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries0
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * These fields are not used. Zero these to preserve compatability 	 * with existing drivers. 	 */
name|ts
operator|->
name|ts_virtcol
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl1
argument_list|,
name|AR_VirtRetryCnt
argument_list|)
expr_stmt|;
name|ts
operator|->
name|ts_antenna
operator|=
literal|0
expr_stmt|;
comment|/* We don't switch antennas on Owl*/
comment|/* handle tx trigger level changes internally */
if|if
condition|(
operator|(
name|ts
operator|->
name|ts_status
operator|&
name|HAL_TXERR_FIFO
operator|)
operator|||
operator|(
name|ts
operator|->
name|ts_flags
operator|&
operator|(
name|HAL_TX_DATA_UNDERRUN
operator||
name|HAL_TX_DELIM_UNDERRUN
operator|)
operator|)
condition|)
name|ar5212UpdateTxTrigLevel
argument_list|(
name|ah
argument_list|,
name|AH_TRUE
argument_list|)
expr_stmt|;
return|return
name|HAL_OK
return|;
block|}
end_function

begin_function
name|HAL_BOOL
name|ar5416SetGlobalTxTimeout
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|u_int
name|tu
parameter_list|)
block|{
name|struct
name|ath_hal_5416
modifier|*
name|ahp
init|=
name|AH5416
argument_list|(
name|ah
argument_list|)
decl_stmt|;
if|if
condition|(
name|tu
operator|>
literal|0xFFFF
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: bad global tx timeout %u\n"
argument_list|,
name|__func__
argument_list|,
name|tu
argument_list|)
expr_stmt|;
comment|/* restore default handling */
name|ahp
operator|->
name|ah_globaltxtimeout
operator|=
operator|(
name|u_int
operator|)
operator|-
literal|1
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_GTXTO
argument_list|,
name|AR_GTXTO_TIMEOUT_LIMIT
argument_list|,
name|tu
argument_list|)
expr_stmt|;
name|ahp
operator|->
name|ah_globaltxtimeout
operator|=
name|tu
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_function
name|u_int
name|ar5416GetGlobalTxTimeout
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|)
block|{
return|return
name|MS
argument_list|(
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_GTXTO
argument_list|)
argument_list|,
name|AR_GTXTO_TIMEOUT_LIMIT
argument_list|)
return|;
block|}
end_function

begin_define
define|#
directive|define
name|HT_RC_2_MCS
parameter_list|(
name|_rc
parameter_list|)
value|((_rc)& 0x0f)
end_define

begin_decl_stmt
specifier|static
specifier|const
name|u_int8_t
name|baDurationDelta
index|[]
init|=
block|{
literal|24
block|,
comment|//  0: BPSK
literal|12
block|,
comment|//  1: QPSK 1/2
literal|12
block|,
comment|//  2: QPSK 3/4
literal|4
block|,
comment|//  3: 16-QAM 1/2
literal|4
block|,
comment|//  4: 16-QAM 3/4
literal|4
block|,
comment|//  5: 64-QAM 2/3
literal|4
block|,
comment|//  6: 64-QAM 3/4
literal|4
block|,
comment|//  7: 64-QAM 5/6
literal|24
block|,
comment|//  8: BPSK
literal|12
block|,
comment|//  9: QPSK 1/2
literal|12
block|,
comment|// 10: QPSK 3/4
literal|4
block|,
comment|// 11: 16-QAM 1/2
literal|4
block|,
comment|// 12: 16-QAM 3/4
literal|4
block|,
comment|// 13: 64-QAM 2/3
literal|4
block|,
comment|// 14: 64-QAM 3/4
literal|4
block|,
comment|// 15: 64-QAM 5/6
block|}
decl_stmt|;
end_decl_stmt

begin_function
name|void
name|ar5416Set11nRateScenario
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|durUpdateEn
parameter_list|,
name|u_int
name|rtsctsRate
parameter_list|,
name|HAL_11N_RATE_SERIES
name|series
index|[]
parameter_list|,
name|u_int
name|nseries
parameter_list|,
name|u_int
name|flags
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
name|ds_ctl0
decl_stmt|;
name|HALASSERT
argument_list|(
name|nseries
operator|==
literal|4
argument_list|)
expr_stmt|;
operator|(
name|void
operator|)
name|nseries
expr_stmt|;
comment|/* 	 * Only one of RTS and CTS enable must be set. 	 * If a frame has both set, just do RTS protection - 	 * that's enough to satisfy legacy protection. 	 */
if|if
condition|(
name|flags
operator|&
operator|(
name|HAL_TXDESC_RTSENA
operator||
name|HAL_TXDESC_CTSENA
operator|)
condition|)
block|{
name|ds_ctl0
operator|=
name|ads
operator|->
name|ds_ctl0
expr_stmt|;
if|if
condition|(
name|flags
operator|&
name|HAL_TXDESC_RTSENA
condition|)
block|{
name|ds_ctl0
operator|&=
operator|~
name|AR_CTSEnable
expr_stmt|;
name|ds_ctl0
operator||=
name|AR_RTSEnable
expr_stmt|;
block|}
else|else
block|{
name|ds_ctl0
operator|&=
operator|~
name|AR_RTSEnable
expr_stmt|;
name|ds_ctl0
operator||=
name|AR_CTSEnable
expr_stmt|;
block|}
name|ads
operator|->
name|ds_ctl0
operator|=
name|ds_ctl0
expr_stmt|;
block|}
else|else
block|{
name|ads
operator|->
name|ds_ctl0
operator|=
operator|(
name|ads
operator|->
name|ds_ctl0
operator|&
operator|~
operator|(
name|AR_RTSEnable
operator||
name|AR_CTSEnable
operator|)
operator|)
expr_stmt|;
block|}
name|ads
operator|->
name|ds_ctl2
operator|=
name|set11nTries
argument_list|(
name|series
argument_list|,
literal|0
argument_list|)
operator||
name|set11nTries
argument_list|(
name|series
argument_list|,
literal|1
argument_list|)
operator||
name|set11nTries
argument_list|(
name|series
argument_list|,
literal|2
argument_list|)
operator||
name|set11nTries
argument_list|(
name|series
argument_list|,
literal|3
argument_list|)
operator||
operator|(
name|durUpdateEn
condition|?
name|AR_DurUpdateEn
else|:
literal|0
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl3
operator|=
name|set11nRate
argument_list|(
name|series
argument_list|,
literal|0
argument_list|)
operator||
name|set11nRate
argument_list|(
name|series
argument_list|,
literal|1
argument_list|)
operator||
name|set11nRate
argument_list|(
name|series
argument_list|,
literal|2
argument_list|)
operator||
name|set11nRate
argument_list|(
name|series
argument_list|,
literal|3
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl4
operator|=
name|set11nPktDurRTSCTS
argument_list|(
name|series
argument_list|,
literal|0
argument_list|)
operator||
name|set11nPktDurRTSCTS
argument_list|(
name|series
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl5
operator|=
name|set11nPktDurRTSCTS
argument_list|(
name|series
argument_list|,
literal|2
argument_list|)
operator||
name|set11nPktDurRTSCTS
argument_list|(
name|series
argument_list|,
literal|3
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl7
operator|=
name|set11nRateFlags
argument_list|(
name|series
argument_list|,
literal|0
argument_list|)
operator||
name|set11nRateFlags
argument_list|(
name|series
argument_list|,
literal|1
argument_list|)
operator||
name|set11nRateFlags
argument_list|(
name|series
argument_list|,
literal|2
argument_list|)
operator||
name|set11nRateFlags
argument_list|(
name|series
argument_list|,
literal|3
argument_list|)
operator||
name|SM
argument_list|(
name|rtsctsRate
argument_list|,
name|AR_RTSCTSRate
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Note: this should be called before calling ar5416SetBurstDuration()  * (if it is indeed called) in order to ensure that the burst duration  * is correctly updated with the BA delta workaround.  */
end_comment

begin_function
name|void
name|ar5416Set11nAggrFirst
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|aggrLen
parameter_list|,
name|u_int
name|numDelims
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
name|flags
decl_stmt|;
name|uint32_t
name|burstDur
decl_stmt|;
name|uint8_t
name|rate
decl_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
operator|(
name|AR_IsAggr
operator||
name|AR_MoreAggr
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
operator|(
name|AR_AggrLen
operator||
name|AR_PadDelim
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|aggrLen
argument_list|,
name|AR_AggrLen
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|numDelims
argument_list|,
name|AR_PadDelim
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|AR_SREV_MERLIN_10_OR_LATER
argument_list|(
name|ah
argument_list|)
condition|)
block|{
comment|/* 		 * XXX It'd be nice if I were passed in the rate scenario 		 * at this point.. 		 */
name|rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate0
argument_list|)
expr_stmt|;
name|flags
operator|=
name|ads
operator|->
name|ds_ctl0
operator|&
operator|(
name|AR_CTSEnable
operator||
name|AR_RTSEnable
operator|)
expr_stmt|;
comment|/* 		 * WAR - MAC assumes normal ACK time instead of 		 * block ACK while computing packet duration. 		 * Add this delta to the burst duration in the descriptor. 		 */
if|if
condition|(
name|flags
operator|&&
operator|(
name|ads
operator|->
name|ds_ctl1
operator|&
name|AR_IsAggr
operator|)
condition|)
block|{
name|burstDur
operator|=
name|baDurationDelta
index|[
name|HT_RC_2_MCS
argument_list|(
name|rate
argument_list|)
index|]
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator|&=
operator|~
operator|(
name|AR_BurstDur
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|burstDur
argument_list|,
name|AR_BurstDur
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_function
name|void
name|ar5416Set11nAggrMiddle
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|numDelims
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
modifier|*
name|ds_txstatus
init|=
name|AR5416_DS_TXSTATUS
argument_list|(
name|ah
argument_list|,
name|ads
argument_list|)
decl_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
operator|(
name|AR_IsAggr
operator||
name|AR_MoreAggr
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_PadDelim
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator||=
name|SM
argument_list|(
name|numDelims
argument_list|,
name|AR_PadDelim
argument_list|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_AggrLen
expr_stmt|;
comment|/* 	 * Clear the TxDone status here, may need to change 	 * func name to reflect this 	 */
name|ds_txstatus
index|[
literal|9
index|]
operator|&=
operator|~
name|AR_TxDone
expr_stmt|;
block|}
end_function

begin_function
name|void
name|ar5416Set11nAggrLast
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|ads
operator|->
name|ds_ctl1
operator||=
name|AR_IsAggr
expr_stmt|;
name|ads
operator|->
name|ds_ctl1
operator|&=
operator|~
name|AR_MoreAggr
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_PadDelim
expr_stmt|;
block|}
end_function

begin_function
name|void
name|ar5416Clr11nAggr
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|ads
operator|->
name|ds_ctl1
operator|&=
operator|(
operator|~
name|AR_IsAggr
operator|&
operator|~
name|AR_MoreAggr
operator|)
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_PadDelim
expr_stmt|;
name|ads
operator|->
name|ds_ctl6
operator|&=
operator|~
name|AR_AggrLen
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Program the burst duration, with the included BA delta if it's  * applicable.  */
end_comment

begin_function
name|void
name|ar5416Set11nBurstDuration
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|struct
name|ath_desc
modifier|*
name|ds
parameter_list|,
name|u_int
name|burstDuration
parameter_list|)
block|{
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC
argument_list|(
name|ds
argument_list|)
decl_stmt|;
name|uint32_t
name|burstDur
init|=
literal|0
decl_stmt|;
name|uint8_t
name|rate
decl_stmt|;
if|if
condition|(
operator|!
name|AR_SREV_MERLIN_10_OR_LATER
argument_list|(
name|ah
argument_list|)
condition|)
block|{
comment|/* 		 * XXX It'd be nice if I were passed in the rate scenario 		 * at this point.. 		 */
name|rate
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitDataTries0
argument_list|)
expr_stmt|;
comment|/* 		 * WAR - MAC assumes normal ACK time instead of 		 * block ACK while computing packet duration. 		 * Add this delta to the burst duration in the descriptor. 		 */
if|if
condition|(
name|ads
operator|->
name|ds_ctl1
operator|&
name|AR_IsAggr
condition|)
block|{
name|burstDur
operator|=
name|baDurationDelta
index|[
name|HT_RC_2_MCS
argument_list|(
name|rate
argument_list|)
index|]
expr_stmt|;
block|}
block|}
name|ads
operator|->
name|ds_ctl2
operator|&=
operator|~
name|AR_BurstDur
expr_stmt|;
name|ads
operator|->
name|ds_ctl2
operator||=
name|SM
argument_list|(
name|burstDur
operator|+
name|burstDuration
argument_list|,
name|AR_BurstDur
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Retrieve the rate table from the given TX completion descriptor  */
end_comment

begin_function
name|HAL_BOOL
name|ar5416GetTxCompletionRates
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
specifier|const
name|struct
name|ath_desc
modifier|*
name|ds0
parameter_list|,
name|int
modifier|*
name|rates
parameter_list|,
name|int
modifier|*
name|tries
parameter_list|)
block|{
specifier|const
name|struct
name|ar5416_desc
modifier|*
name|ads
init|=
name|AR5416DESC_CONST
argument_list|(
name|ds0
argument_list|)
decl_stmt|;
name|rates
index|[
literal|0
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate0
argument_list|)
expr_stmt|;
name|rates
index|[
literal|1
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate1
argument_list|)
expr_stmt|;
name|rates
index|[
literal|2
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate2
argument_list|)
expr_stmt|;
name|rates
index|[
literal|3
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl3
argument_list|,
name|AR_XmitRate3
argument_list|)
expr_stmt|;
name|tries
index|[
literal|0
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries0
argument_list|)
expr_stmt|;
name|tries
index|[
literal|1
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries1
argument_list|)
expr_stmt|;
name|tries
index|[
literal|2
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries2
argument_list|)
expr_stmt|;
name|tries
index|[
literal|3
index|]
operator|=
name|MS
argument_list|(
name|ads
operator|->
name|ds_ctl2
argument_list|,
name|AR_XmitDataTries3
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_comment
comment|/*  * TX queue management routines - AR5416 and later chipsets  */
end_comment

begin_comment
comment|/*  * Allocate and initialize a tx DCU/QCU combination.  */
end_comment

begin_function
name|int
name|ar5416SetupTxQueue
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|HAL_TX_QUEUE
name|type
parameter_list|,
specifier|const
name|HAL_TXQ_INFO
modifier|*
name|qInfo
parameter_list|)
block|{
name|struct
name|ath_hal_5212
modifier|*
name|ahp
init|=
name|AH5212
argument_list|(
name|ah
argument_list|)
decl_stmt|;
name|HAL_TX_QUEUE_INFO
modifier|*
name|qi
decl_stmt|;
name|HAL_CAPABILITIES
modifier|*
name|pCap
init|=
operator|&
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
decl_stmt|;
name|int
name|q
decl_stmt|,
name|defqflags
decl_stmt|;
comment|/* by default enable OK+ERR+DESC+URN interrupts */
name|defqflags
operator|=
name|HAL_TXQ_TXOKINT_ENABLE
operator||
name|HAL_TXQ_TXERRINT_ENABLE
operator||
name|HAL_TXQ_TXDESCINT_ENABLE
operator||
name|HAL_TXQ_TXURNINT_ENABLE
expr_stmt|;
comment|/* XXX move queue assignment to driver */
switch|switch
condition|(
name|type
condition|)
block|{
case|case
name|HAL_TX_QUEUE_BEACON
case|:
name|q
operator|=
name|pCap
operator|->
name|halTotalQueues
operator|-
literal|1
expr_stmt|;
comment|/* highest priority */
name|defqflags
operator||=
name|HAL_TXQ_DBA_GATED
operator||
name|HAL_TXQ_CBR_DIS_QEMPTY
operator||
name|HAL_TXQ_ARB_LOCKOUT_GLOBAL
operator||
name|HAL_TXQ_BACKOFF_DISABLE
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_CAB
case|:
name|q
operator|=
name|pCap
operator|->
name|halTotalQueues
operator|-
literal|2
expr_stmt|;
comment|/* next highest priority */
name|defqflags
operator||=
name|HAL_TXQ_DBA_GATED
operator||
name|HAL_TXQ_CBR_DIS_QEMPTY
operator||
name|HAL_TXQ_CBR_DIS_BEMPTY
operator||
name|HAL_TXQ_ARB_LOCKOUT_GLOBAL
operator||
name|HAL_TXQ_BACKOFF_DISABLE
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_PSPOLL
case|:
name|q
operator|=
literal|1
expr_stmt|;
comment|/* lowest priority */
name|defqflags
operator||=
name|HAL_TXQ_DBA_GATED
operator||
name|HAL_TXQ_CBR_DIS_QEMPTY
operator||
name|HAL_TXQ_CBR_DIS_BEMPTY
operator||
name|HAL_TXQ_ARB_LOCKOUT_GLOBAL
operator||
name|HAL_TXQ_BACKOFF_DISABLE
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_UAPSD
case|:
name|q
operator|=
name|pCap
operator|->
name|halTotalQueues
operator|-
literal|3
expr_stmt|;
comment|/* nextest highest priority */
if|if
condition|(
name|ahp
operator|->
name|ah_txq
index|[
name|q
index|]
operator|.
name|tqi_type
operator|!=
name|HAL_TX_QUEUE_INACTIVE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: no available UAPSD tx queue\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
break|break;
case|case
name|HAL_TX_QUEUE_DATA
case|:
for|for
control|(
name|q
operator|=
literal|0
init|;
name|q
operator|<
name|pCap
operator|->
name|halTotalQueues
condition|;
name|q
operator|++
control|)
if|if
condition|(
name|ahp
operator|->
name|ah_txq
index|[
name|q
index|]
operator|.
name|tqi_type
operator|==
name|HAL_TX_QUEUE_INACTIVE
condition|)
break|break;
if|if
condition|(
name|q
operator|==
name|pCap
operator|->
name|halTotalQueues
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: no available tx queue\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
break|break;
default|default:
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: bad tx queue type %u\n"
argument_list|,
name|__func__
argument_list|,
name|type
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: queue %u\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
name|qi
operator|=
operator|&
name|ahp
operator|->
name|ah_txq
index|[
name|q
index|]
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_type
operator|!=
name|HAL_TX_QUEUE_INACTIVE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: tx queue %u already active\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
return|return
operator|-
literal|1
return|;
block|}
name|OS_MEMZERO
argument_list|(
name|qi
argument_list|,
sizeof|sizeof
argument_list|(
name|HAL_TX_QUEUE_INFO
argument_list|)
argument_list|)
expr_stmt|;
name|qi
operator|->
name|tqi_type
operator|=
name|type
expr_stmt|;
if|if
condition|(
name|qInfo
operator|==
name|AH_NULL
condition|)
block|{
name|qi
operator|->
name|tqi_qflags
operator|=
name|defqflags
expr_stmt|;
name|qi
operator|->
name|tqi_aifs
operator|=
name|INIT_AIFS
expr_stmt|;
name|qi
operator|->
name|tqi_cwmin
operator|=
name|HAL_TXQ_USEDEFAULT
expr_stmt|;
comment|/* NB: do at reset */
name|qi
operator|->
name|tqi_cwmax
operator|=
name|INIT_CWMAX
expr_stmt|;
name|qi
operator|->
name|tqi_shretry
operator|=
name|INIT_SH_RETRY
expr_stmt|;
name|qi
operator|->
name|tqi_lgretry
operator|=
name|INIT_LG_RETRY
expr_stmt|;
name|qi
operator|->
name|tqi_physCompBuf
operator|=
literal|0
expr_stmt|;
block|}
else|else
block|{
name|qi
operator|->
name|tqi_physCompBuf
operator|=
name|qInfo
operator|->
name|tqi_compBuf
expr_stmt|;
operator|(
name|void
operator|)
name|ar5212SetTxQueueProps
argument_list|(
name|ah
argument_list|,
name|q
argument_list|,
name|qInfo
argument_list|)
expr_stmt|;
block|}
comment|/* NB: must be followed by ar5212ResetTxQueue */
return|return
name|q
return|;
block|}
end_function

begin_comment
comment|/*  * Update the h/w interrupt registers to reflect a tx q's configuration.  */
end_comment

begin_function
specifier|static
name|void
name|setTxQInterrupts
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|HAL_TX_QUEUE_INFO
modifier|*
name|qi
parameter_list|)
block|{
name|struct
name|ath_hal_5212
modifier|*
name|ahp
init|=
name|AH5212
argument_list|(
name|ah
argument_list|)
decl_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: tx ok 0x%x err 0x%x desc 0x%x eol 0x%x urn 0x%x\n"
argument_list|,
name|__func__
argument_list|,
name|ahp
operator|->
name|ah_txOkInterruptMask
argument_list|,
name|ahp
operator|->
name|ah_txErrInterruptMask
argument_list|,
name|ahp
operator|->
name|ah_txDescInterruptMask
argument_list|,
name|ahp
operator|->
name|ah_txEolInterruptMask
argument_list|,
name|ahp
operator|->
name|ah_txUrnInterruptMask
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_IMR_S0
argument_list|,
name|SM
argument_list|(
name|ahp
operator|->
name|ah_txOkInterruptMask
argument_list|,
name|AR_IMR_S0_QCU_TXOK
argument_list|)
operator||
name|SM
argument_list|(
name|ahp
operator|->
name|ah_txDescInterruptMask
argument_list|,
name|AR_IMR_S0_QCU_TXDESC
argument_list|)
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_IMR_S1
argument_list|,
name|SM
argument_list|(
name|ahp
operator|->
name|ah_txErrInterruptMask
argument_list|,
name|AR_IMR_S1_QCU_TXERR
argument_list|)
operator||
name|SM
argument_list|(
name|ahp
operator|->
name|ah_txEolInterruptMask
argument_list|,
name|AR_IMR_S1_QCU_TXEOL
argument_list|)
argument_list|)
expr_stmt|;
name|OS_REG_RMW_FIELD
argument_list|(
name|ah
argument_list|,
name|AR_IMR_S2
argument_list|,
name|AR_IMR_S2_QCU_TXURN
argument_list|,
name|ahp
operator|->
name|ah_txUrnInterruptMask
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Set the retry, aifs, cwmin/max, readyTime regs for specified queue  * Assumes:  *  phwChannel has been set to point to the current channel  */
end_comment

begin_define
define|#
directive|define
name|TU_TO_USEC
parameter_list|(
name|_tu
parameter_list|)
value|((_tu)<< 10)
end_define

begin_function
name|HAL_BOOL
name|ar5416ResetTxQueue
parameter_list|(
name|struct
name|ath_hal
modifier|*
name|ah
parameter_list|,
name|u_int
name|q
parameter_list|)
block|{
name|struct
name|ath_hal_5212
modifier|*
name|ahp
init|=
name|AH5212
argument_list|(
name|ah
argument_list|)
decl_stmt|;
name|HAL_CAPABILITIES
modifier|*
name|pCap
init|=
operator|&
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_caps
decl_stmt|;
specifier|const
name|struct
name|ieee80211_channel
modifier|*
name|chan
init|=
name|AH_PRIVATE
argument_list|(
name|ah
argument_list|)
operator|->
name|ah_curchan
decl_stmt|;
name|HAL_TX_QUEUE_INFO
modifier|*
name|qi
decl_stmt|;
name|uint32_t
name|cwMin
decl_stmt|,
name|chanCwMin
decl_stmt|,
name|qmisc
decl_stmt|,
name|dmisc
decl_stmt|;
if|if
condition|(
name|q
operator|>=
name|pCap
operator|->
name|halTotalQueues
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_ANY
argument_list|,
literal|"%s: invalid queue num %u\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
return|return
name|AH_FALSE
return|;
block|}
name|qi
operator|=
operator|&
name|ahp
operator|->
name|ah_txq
index|[
name|q
index|]
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_type
operator|==
name|HAL_TX_QUEUE_INACTIVE
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: inactive queue %u\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
comment|/* XXX??? */
block|}
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: reset queue %u\n"
argument_list|,
name|__func__
argument_list|,
name|q
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_cwmin
operator|==
name|HAL_TXQ_USEDEFAULT
condition|)
block|{
comment|/* 		 * Select cwmin according to channel type. 		 * NB: chan can be NULL during attach 		 */
if|if
condition|(
name|chan
operator|&&
name|IEEE80211_IS_CHAN_B
argument_list|(
name|chan
argument_list|)
condition|)
name|chanCwMin
operator|=
name|INIT_CWMIN_11B
expr_stmt|;
else|else
name|chanCwMin
operator|=
name|INIT_CWMIN
expr_stmt|;
comment|/* make sure that the CWmin is of the form (2^n - 1) */
for|for
control|(
name|cwMin
operator|=
literal|1
init|;
name|cwMin
operator|<
name|chanCwMin
condition|;
name|cwMin
operator|=
operator|(
name|cwMin
operator|<<
literal|1
operator|)
operator||
literal|1
control|)
empty_stmt|;
block|}
else|else
name|cwMin
operator|=
name|qi
operator|->
name|tqi_cwmin
expr_stmt|;
comment|/* set cwMin/Max and AIFS values */
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_DLCL_IFS
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|cwMin
argument_list|,
name|AR_D_LCL_IFS_CWMIN
argument_list|)
operator||
name|SM
argument_list|(
name|qi
operator|->
name|tqi_cwmax
argument_list|,
name|AR_D_LCL_IFS_CWMAX
argument_list|)
operator||
name|SM
argument_list|(
name|qi
operator|->
name|tqi_aifs
argument_list|,
name|AR_D_LCL_IFS_AIFS
argument_list|)
argument_list|)
expr_stmt|;
comment|/* Set retry limit values */
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_DRETRY_LIMIT
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|INIT_SSH_RETRY
argument_list|,
name|AR_D_RETRY_LIMIT_STA_SH
argument_list|)
operator||
name|SM
argument_list|(
name|INIT_SLG_RETRY
argument_list|,
name|AR_D_RETRY_LIMIT_STA_LG
argument_list|)
operator||
name|SM
argument_list|(
name|qi
operator|->
name|tqi_lgretry
argument_list|,
name|AR_D_RETRY_LIMIT_FR_LG
argument_list|)
operator||
name|SM
argument_list|(
name|qi
operator|->
name|tqi_shretry
argument_list|,
name|AR_D_RETRY_LIMIT_FR_SH
argument_list|)
argument_list|)
expr_stmt|;
comment|/* NB: always enable early termination on the QCU */
name|qmisc
operator|=
name|AR_Q_MISC_DCU_EARLY_TERM_REQ
operator||
name|SM
argument_list|(
name|AR_Q_MISC_FSP_ASAP
argument_list|,
name|AR_Q_MISC_FSP
argument_list|)
expr_stmt|;
comment|/* NB: always enable DCU to wait for next fragment from QCU */
name|dmisc
operator|=
name|AR_D_MISC_FRAG_WAIT_EN
expr_stmt|;
comment|/* Enable exponential backoff window */
name|dmisc
operator||=
name|AR_D_MISC_BKOFF_PERSISTENCE
expr_stmt|;
comment|/*  	 * The chip reset default is to use a DCU backoff threshold of 0x2. 	 * Restore this when programming the DCU MISC register. 	 */
name|dmisc
operator||=
literal|0x2
expr_stmt|;
comment|/* multiqueue support */
if|if
condition|(
name|qi
operator|->
name|tqi_cbrPeriod
condition|)
block|{
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QCBRCFG
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|qi
operator|->
name|tqi_cbrPeriod
argument_list|,
name|AR_Q_CBRCFG_CBR_INTERVAL
argument_list|)
operator||
name|SM
argument_list|(
name|qi
operator|->
name|tqi_cbrOverflowLimit
argument_list|,
name|AR_Q_CBRCFG_CBR_OVF_THRESH
argument_list|)
argument_list|)
expr_stmt|;
name|qmisc
operator|=
operator|(
name|qmisc
operator|&
operator|~
name|AR_Q_MISC_FSP
operator|)
operator||
name|AR_Q_MISC_FSP_CBR
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_cbrOverflowLimit
condition|)
name|qmisc
operator||=
name|AR_Q_MISC_CBR_EXP_CNTR_LIMIT
expr_stmt|;
block|}
if|if
condition|(
name|qi
operator|->
name|tqi_readyTime
operator|&&
operator|(
name|qi
operator|->
name|tqi_type
operator|!=
name|HAL_TX_QUEUE_CAB
operator|)
condition|)
block|{
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QRDYTIMECFG
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|qi
operator|->
name|tqi_readyTime
argument_list|,
name|AR_Q_RDYTIMECFG_INT
argument_list|)
operator||
name|AR_Q_RDYTIMECFG_ENA
argument_list|)
expr_stmt|;
block|}
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_DCHNTIME
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|qi
operator|->
name|tqi_burstTime
argument_list|,
name|AR_D_CHNTIME_DUR
argument_list|)
operator||
operator|(
name|qi
operator|->
name|tqi_burstTime
condition|?
name|AR_D_CHNTIME_EN
else|:
literal|0
operator|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_readyTime
operator|&&
operator|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_RDYTIME_EXP_POLICY_ENABLE
operator|)
condition|)
name|qmisc
operator||=
name|AR_Q_MISC_RDYTIME_EXP_POLICY
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_DBA_GATED
condition|)
name|qmisc
operator|=
operator|(
name|qmisc
operator|&
operator|~
name|AR_Q_MISC_FSP
operator|)
operator||
name|AR_Q_MISC_FSP_DBA_GATED
expr_stmt|;
if|if
condition|(
name|MS
argument_list|(
name|qmisc
argument_list|,
name|AR_Q_MISC_FSP
argument_list|)
operator|!=
name|AR_Q_MISC_FSP_ASAP
condition|)
block|{
comment|/* 		 * These are meangingful only when not scheduled asap. 		 */
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_CBR_DIS_BEMPTY
condition|)
name|qmisc
operator||=
name|AR_Q_MISC_CBR_INCR_DIS0
expr_stmt|;
else|else
name|qmisc
operator|&=
operator|~
name|AR_Q_MISC_CBR_INCR_DIS0
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_CBR_DIS_QEMPTY
condition|)
name|qmisc
operator||=
name|AR_Q_MISC_CBR_INCR_DIS1
expr_stmt|;
else|else
name|qmisc
operator|&=
operator|~
name|AR_Q_MISC_CBR_INCR_DIS1
expr_stmt|;
block|}
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_BACKOFF_DISABLE
condition|)
name|dmisc
operator||=
name|AR_D_MISC_POST_FR_BKOFF_DIS
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_FRAG_BURST_BACKOFF_ENABLE
condition|)
name|dmisc
operator||=
name|AR_D_MISC_FRAG_BKOFF_EN
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_ARB_LOCKOUT_GLOBAL
condition|)
name|dmisc
operator||=
name|SM
argument_list|(
name|AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL
argument_list|,
name|AR_D_MISC_ARB_LOCKOUT_CNTRL
argument_list|)
expr_stmt|;
elseif|else
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_ARB_LOCKOUT_INTRA
condition|)
name|dmisc
operator||=
name|SM
argument_list|(
name|AR_D_MISC_ARB_LOCKOUT_CNTRL_INTRA_FR
argument_list|,
name|AR_D_MISC_ARB_LOCKOUT_CNTRL
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_IGNORE_VIRTCOL
condition|)
name|dmisc
operator||=
name|SM
argument_list|(
name|AR_D_MISC_VIR_COL_HANDLING_IGNORE
argument_list|,
name|AR_D_MISC_VIR_COL_HANDLING
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_SEQNUM_INC_DIS
condition|)
name|dmisc
operator||=
name|AR_D_MISC_SEQ_NUM_INCR_DIS
expr_stmt|;
comment|/* 	 * Fillin type-dependent bits.  Most of this can be 	 * removed by specifying the queue parameters in the 	 * driver; it's here for backwards compatibility. 	 */
switch|switch
condition|(
name|qi
operator|->
name|tqi_type
condition|)
block|{
case|case
name|HAL_TX_QUEUE_BEACON
case|:
comment|/* beacon frames */
name|qmisc
operator||=
name|AR_Q_MISC_FSP_DBA_GATED
operator||
name|AR_Q_MISC_BEACON_USE
operator||
name|AR_Q_MISC_CBR_INCR_DIS1
expr_stmt|;
name|dmisc
operator||=
name|SM
argument_list|(
name|AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL
argument_list|,
name|AR_D_MISC_ARB_LOCKOUT_CNTRL
argument_list|)
operator||
name|AR_D_MISC_BEACON_USE
operator||
name|AR_D_MISC_POST_FR_BKOFF_DIS
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_CAB
case|:
comment|/* CAB  frames */
comment|/*  		 * No longer Enable AR_Q_MISC_RDYTIME_EXP_POLICY, 		 * There is an issue with the CAB Queue 		 * not properly refreshing the Tx descriptor if 		 * the TXE clear setting is used. 		 */
name|qmisc
operator||=
name|AR_Q_MISC_FSP_DBA_GATED
operator||
name|AR_Q_MISC_CBR_INCR_DIS1
operator||
name|AR_Q_MISC_CBR_INCR_DIS0
expr_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: CAB: tqi_readyTime = %d\n"
argument_list|,
name|__func__
argument_list|,
name|qi
operator|->
name|tqi_readyTime
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_readyTime
condition|)
block|{
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: using tqi_readyTime\n"
argument_list|,
name|__func__
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QRDYTIMECFG
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|qi
operator|->
name|tqi_readyTime
argument_list|,
name|AR_Q_RDYTIMECFG_INT
argument_list|)
operator||
name|AR_Q_RDYTIMECFG_ENA
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|int
name|value
decl_stmt|;
comment|/* 			 * NB: don't set default ready time if driver 			 * has explicitly specified something.  This is 			 * here solely for backwards compatibility. 			 */
comment|/* 			 * XXX for now, hard-code a CAB interval of 70% 			 * XXX of the total beacon interval. 			 * 			 * XXX This keeps Merlin and later based MACs 			 * XXX quite a bit happier (stops stuck beacons, 			 * XXX which I gather is because of such a long 			 * XXX cabq time.) 			 */
name|value
operator|=
operator|(
name|ahp
operator|->
name|ah_beaconInterval
operator|*
literal|70
operator|/
literal|100
operator|)
operator|-
operator|(
name|ah
operator|->
name|ah_config
operator|.
name|ah_sw_beacon_response_time
operator|+
name|ah
operator|->
name|ah_config
operator|.
name|ah_dma_beacon_response_time
operator|)
operator|-
name|ah
operator|->
name|ah_config
operator|.
name|ah_additional_swba_backoff
expr_stmt|;
comment|/* 			 * XXX Ensure it isn't too low - nothing lower 			 * XXX than 10 TU 			 */
if|if
condition|(
name|value
operator|<
literal|10
condition|)
name|value
operator|=
literal|10
expr_stmt|;
name|HALDEBUG
argument_list|(
name|ah
argument_list|,
name|HAL_DEBUG_TXQUEUE
argument_list|,
literal|"%s: defaulting to rdytime = %d uS\n"
argument_list|,
name|__func__
argument_list|,
name|value
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QRDYTIMECFG
argument_list|(
name|q
argument_list|)
argument_list|,
name|SM
argument_list|(
name|TU_TO_USEC
argument_list|(
name|value
argument_list|)
argument_list|,
name|AR_Q_RDYTIMECFG_INT
argument_list|)
operator||
name|AR_Q_RDYTIMECFG_ENA
argument_list|)
expr_stmt|;
block|}
name|dmisc
operator||=
name|SM
argument_list|(
name|AR_D_MISC_ARB_LOCKOUT_CNTRL_GLOBAL
argument_list|,
name|AR_D_MISC_ARB_LOCKOUT_CNTRL
argument_list|)
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_PSPOLL
case|:
name|qmisc
operator||=
name|AR_Q_MISC_CBR_INCR_DIS1
expr_stmt|;
break|break;
case|case
name|HAL_TX_QUEUE_UAPSD
case|:
name|dmisc
operator||=
name|AR_D_MISC_POST_FR_BKOFF_DIS
expr_stmt|;
break|break;
default|default:
comment|/* NB: silence compiler */
break|break;
block|}
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_QMISC
argument_list|(
name|q
argument_list|)
argument_list|,
name|qmisc
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_DMISC
argument_list|(
name|q
argument_list|)
argument_list|,
name|dmisc
argument_list|)
expr_stmt|;
comment|/* Setup compression scratchpad buffer */
comment|/*  	 * XXX: calling this asynchronously to queue operation can 	 *      cause unexpected behavior!!! 	 */
if|if
condition|(
name|qi
operator|->
name|tqi_physCompBuf
condition|)
block|{
name|HALASSERT
argument_list|(
name|qi
operator|->
name|tqi_type
operator|==
name|HAL_TX_QUEUE_DATA
operator|||
name|qi
operator|->
name|tqi_type
operator|==
name|HAL_TX_QUEUE_UAPSD
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q_CBBS
argument_list|,
operator|(
literal|80
operator|+
literal|2
operator|*
name|q
operator|)
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q_CBBA
argument_list|,
name|qi
operator|->
name|tqi_physCompBuf
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q_CBC
argument_list|,
name|HAL_COMP_BUF_MAX_SIZE
operator|/
literal|1024
argument_list|)
expr_stmt|;
name|OS_REG_WRITE
argument_list|(
name|ah
argument_list|,
name|AR_Q0_MISC
operator|+
literal|4
operator|*
name|q
argument_list|,
name|OS_REG_READ
argument_list|(
name|ah
argument_list|,
name|AR_Q0_MISC
operator|+
literal|4
operator|*
name|q
argument_list|)
operator||
name|AR_Q_MISC_QCU_COMP_EN
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Always update the secondary interrupt mask registers - this 	 * could be a new queue getting enabled in a running system or 	 * hw getting re-initialized during a reset! 	 * 	 * Since we don't differentiate between tx interrupts corresponding 	 * to individual queues - secondary tx mask regs are always unmasked; 	 * tx interrupts are enabled/disabled for all queues collectively 	 * using the primary mask reg 	 */
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_TXOKINT_ENABLE
condition|)
name|ahp
operator|->
name|ah_txOkInterruptMask
operator||=
literal|1
operator|<<
name|q
expr_stmt|;
else|else
name|ahp
operator|->
name|ah_txOkInterruptMask
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|q
operator|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_TXERRINT_ENABLE
condition|)
name|ahp
operator|->
name|ah_txErrInterruptMask
operator||=
literal|1
operator|<<
name|q
expr_stmt|;
else|else
name|ahp
operator|->
name|ah_txErrInterruptMask
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|q
operator|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_TXDESCINT_ENABLE
condition|)
name|ahp
operator|->
name|ah_txDescInterruptMask
operator||=
literal|1
operator|<<
name|q
expr_stmt|;
else|else
name|ahp
operator|->
name|ah_txDescInterruptMask
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|q
operator|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_TXEOLINT_ENABLE
condition|)
name|ahp
operator|->
name|ah_txEolInterruptMask
operator||=
literal|1
operator|<<
name|q
expr_stmt|;
else|else
name|ahp
operator|->
name|ah_txEolInterruptMask
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|q
operator|)
expr_stmt|;
if|if
condition|(
name|qi
operator|->
name|tqi_qflags
operator|&
name|HAL_TXQ_TXURNINT_ENABLE
condition|)
name|ahp
operator|->
name|ah_txUrnInterruptMask
operator||=
literal|1
operator|<<
name|q
expr_stmt|;
else|else
name|ahp
operator|->
name|ah_txUrnInterruptMask
operator|&=
operator|~
operator|(
literal|1
operator|<<
name|q
operator|)
expr_stmt|;
name|setTxQInterrupts
argument_list|(
name|ah
argument_list|,
name|qi
argument_list|)
expr_stmt|;
return|return
name|AH_TRUE
return|;
block|}
end_function

begin_undef
undef|#
directive|undef
name|TU_TO_USEC
end_undef

end_unit

