/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file kernel_operator_vec_gather_mask_impl.h
 * \brief
 */
#if !defined(__ASCENDC_INCLUDE_INTERNAL_HEADERS__)
#pragma message( \
    "impl/basic_api/dav_m510/kernel_operator_vec_gather_mask_impl.h is an internal header file and must not be used directly. Functions or variables defined in this file may be removed in the future. Please use \"#include \"basic_api/kernel_vec_intf.h\"\" and use public functions or variables defined in interface headers files.")
#define __ASCENDC_INCLUDE_INTERNAL_HEADERS__
#define __UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_GATHER_MASK_IMPL_H__
#endif
#ifndef ASCENDC_MODULE_OPERATOR_VEC_GATHER_MASK_IMPL_H
#define ASCENDC_MODULE_OPERATOR_VEC_GATHER_MASK_IMPL_H
#include "../../../include/basic_api/kernel_struct_gather.h"

namespace AscendC {
__aicore__ inline int64_t GetGatherMaskRemainCountImpl()
{
    ASCENDC_ASSERT((false), "unsupported GetGatherMaskRemainCount on current device");
    return 0;
}

template <typename T>
__aicore__ inline void GatherMaskAllNormal(
    __ubuf__ T* dst, __ubuf__ T* src0, const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    constexpr uint32_t ElePerVec = GetVecLen() / sizeof(T);
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> srcReg;
        Reg::MaskReg loadMask = Reg::CreateMask<T, Reg::MaskPattern::ALL>();
        Reg::UnalignReg ureg;
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY, Reg::PostLiteral::POST_MODE_UPDATE>(
                srcReg, src0, reducev2Params.src0BlockStride, reducev2Params.src0RepeatStride, loadMask);
            Reg::StoreUnAlign(dst, srcReg, ureg, ElePerVec);
        }
        Reg::StoreUnAlignPost(dst, ureg, 0);
    }
    rsvdCnt = ElePerVec * reducev2Params.repeatTimes;
}

template <typename T>
__aicore__ inline void GatherMaskAllReduce(
    __ubuf__ T* dst, __ubuf__ T* src0, const uint32_t mask, const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    constexpr uint8_t ElePerBlkT = GetDataBlockSizeInBytes() / sizeof(T);
    constexpr uint32_t ElePerVec = GetVecLen() / sizeof(T);
    uint16_t innerRepeatTimes = CeilDivision(mask, ElePerVec);
    uint32_t maskValue = mask;
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> srcReg;
        Reg::RegTensor<T> dstReg;
        Reg::MaskReg loadMask;
        Reg::UnalignReg ureg;
        Reg::ClearSpr<SpecialPurposeReg::AR>();
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            maskValue = mask;
            for (uint16_t j = 0; j < innerRepeatTimes; ++j) {
                loadMask = Reg::UpdateMask<T>(maskValue);
                Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY>(
                    srcReg,
                    src0 + i * reducev2Params.src0RepeatStride * ElePerBlkT +
                        j * 8 * reducev2Params.src0BlockStride * ElePerBlkT,
                    reducev2Params.src0BlockStride, loadMask);
                if constexpr (SupportType<T, bfloat16_t>()) {
                    Reg::GatherMask<uint16_t, Reg::GatherMaskMode::STORE_REG>(
                        (Reg::RegTensor<uint16_t>&)dstReg, (Reg::RegTensor<uint16_t>&)srcReg, loadMask);
                } else {
                    Reg::GatherMask<T, Reg::GatherMaskMode::STORE_REG>(dstReg, srcReg, loadMask);
                }
                Reg::StoreUnAlign(dst, dstReg, ureg);
            }
        }
        Reg::StoreUnAlignPost(dst, ureg);
    }
    rsvdCnt = GetSpr<SpecialPurposeReg::AR>() / sizeof(T);
}

template <typename T, uint8_t solidPattern>
__aicore__ inline void GatherMaskSqueezeNormal(
    __ubuf__ T* dst, __ubuf__ T* src0, const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    if constexpr (sizeof(T) != 1) {
        if constexpr (sizeof(T) == 2) {
            if constexpr (solidPattern == 1) {
                SetVectorMask<T>(0x5555555555555555, 0x5555555555555555);
            } else if constexpr (solidPattern == 2) {
                SetVectorMask<T>(0xaaaaaaaaaaaaaaaa, 0xaaaaaaaaaaaaaaaa);
            } else if constexpr (solidPattern == 3) {
                SetVectorMask<T>(0x1111111111111111, 0x1111111111111111);
            } else if constexpr (solidPattern == 4) {
                SetVectorMask<T>(0x2222222222222222, 0x2222222222222222);
            } else if constexpr (solidPattern == 5) {
                SetVectorMask<T>(0x4444444444444444, 0x4444444444444444);
            } else if constexpr (solidPattern == 6) {
                SetVectorMask<T>(0x8888888888888888, 0x8888888888888888);
            }
        } else {
            if constexpr (solidPattern == 1) {
                SetVectorMask<T>(0, 0x5555555555555555);
            } else if constexpr (solidPattern == 2) {
                SetVectorMask<T>(0, 0xaaaaaaaaaaaaaaaa);
            } else if constexpr (solidPattern == 3) {
                SetVectorMask<T>(0, 0x1111111111111111);
            } else if constexpr (solidPattern == 4) {
                SetVectorMask<T>(0, 0x2222222222222222);
            } else if constexpr (solidPattern == 5) {
                SetVectorMask<T>(0, 0x4444444444444444);
            } else if constexpr (solidPattern == 6) {
                SetVectorMask<T>(0, 0x8888888888888888);
            }
        }
    }
    __ubuf__ uint8_t* tempBuf = AscendCUtils::GetTemporaryBufferAddr<uint8_t>(GetRuntimeUBSize(), 32);
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> dstReg;
        Reg::RegTensor<T> srcReg;
        Reg::MaskReg loadMask = Reg::CreateMask<T, Reg::MaskPattern::ALL>();
        Reg::UnalignReg ureg;
        Reg::MaskReg patternMask;
        Reg::ClearSpr<SpecialPurposeReg::AR>();
        if constexpr (sizeof(T) != 1) {
            patternMask = Reg::MoveMask<T>();
        } else {
            Reg::RegTensor<uint8_t> patternReg;
            Reg::MaskReg tmpMask = Reg::CreateMask<uint8_t, Reg::MaskPattern::VL32>();
            if constexpr (solidPattern == 1) {
                Reg::Duplicate(patternReg, 0x55);
            } else if constexpr (solidPattern == 2) {
                Reg::Duplicate(patternReg, 0xaa);
            } else if constexpr (solidPattern == 3) {
                Reg::Duplicate(patternReg, 0x11);
            } else if constexpr (solidPattern == 4) {
                Reg::Duplicate(patternReg, 0x22);
            } else if constexpr (solidPattern == 5) {
                Reg::Duplicate(patternReg, 0x44);
            } else if constexpr (solidPattern == 6) {
                Reg::Duplicate(patternReg, 0x88);
            }
            Reg::StoreAlign(tempBuf, patternReg, tmpMask);
            Reg::LocalMemBar<Reg::MemType::VEC_STORE, Reg::MemType::VEC_LOAD>();
            Reg::LoadAlign(patternMask, tempBuf);
        }
        Reg::MaskAnd(patternMask, patternMask, loadMask, loadMask);
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY, Reg::PostLiteral::POST_MODE_UPDATE>(
                srcReg, src0, reducev2Params.src0BlockStride, reducev2Params.src0RepeatStride, loadMask);
            if constexpr (SupportType<T, bfloat16_t>()) {
                Reg::GatherMask<uint16_t, Reg::GatherMaskMode::STORE_REG>(
                    (Reg::RegTensor<uint16_t>&)dstReg, (Reg::RegTensor<uint16_t>&)srcReg, patternMask);
            } else {
                Reg::GatherMask<T, Reg::GatherMaskMode::STORE_REG>(dstReg, srcReg, patternMask);
            }
            Reg::StoreUnAlign(dst, dstReg, ureg);
        }
        Reg::StoreUnAlignPost(dst, ureg);
    }
    rsvdCnt = GetSpr<SpecialPurposeReg::AR>() / sizeof(T);
    AscendCUtils::FreeTemporaryBuffer<uint8_t>(tempBuf);
}

template <typename T, uint8_t solidPattern>
__aicore__ inline void GatherMaskSqueezeReduce(
    __ubuf__ T* dst, __ubuf__ T* src0, const uint32_t mask, const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    if constexpr (sizeof(T) != 1) {
        if constexpr (sizeof(T) == 2) {
            if constexpr (solidPattern == 1) {
                SetVectorMask<T>(0x5555555555555555, 0x5555555555555555);
            } else if constexpr (solidPattern == 2) {
                SetVectorMask<T>(0xaaaaaaaaaaaaaaaa, 0xaaaaaaaaaaaaaaaa);
            } else if constexpr (solidPattern == 3) {
                SetVectorMask<T>(0x1111111111111111, 0x1111111111111111);
            } else if constexpr (solidPattern == 4) {
                SetVectorMask<T>(0x2222222222222222, 0x2222222222222222);
            } else if constexpr (solidPattern == 5) {
                SetVectorMask<T>(0x4444444444444444, 0x4444444444444444);
            } else if constexpr (solidPattern == 6) {
                SetVectorMask<T>(0x8888888888888888, 0x8888888888888888);
            }
        } else {
            if constexpr (solidPattern == 1) {
                SetVectorMask<T>(0, 0x5555555555555555);
            } else if constexpr (solidPattern == 2) {
                SetVectorMask<T>(0, 0xaaaaaaaaaaaaaaaa);
            } else if constexpr (solidPattern == 3) {
                SetVectorMask<T>(0, 0x1111111111111111);
            } else if constexpr (solidPattern == 4) {
                SetVectorMask<T>(0, 0x2222222222222222);
            } else if constexpr (solidPattern == 5) {
                SetVectorMask<T>(0, 0x4444444444444444);
            } else if constexpr (solidPattern == 6) {
                SetVectorMask<T>(0, 0x8888888888888888);
            }
        }
    }
    __ubuf__ uint8_t* tempBuf = AscendCUtils::GetTemporaryBufferAddr<uint8_t>(GetRuntimeUBSize(), 32);
    constexpr uint8_t ElePerBlkT = GetDataBlockSizeInBytes() / sizeof(T);
    constexpr uint32_t ElePerVec = GetVecLen() / sizeof(T);
    uint16_t innerRepeatTimes = CeilDivision(mask, ElePerVec);
    uint32_t maskValue = mask;
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> dstReg;
        Reg::RegTensor<T> srcReg;
        Reg::MaskReg loadMask;
        Reg::UnalignReg ureg;
        Reg::MaskReg patternMask;
        Reg::MaskReg executeMask;
        Reg::ClearSpr<SpecialPurposeReg::AR>();
        if constexpr (sizeof(T) != 1) {
            patternMask = Reg::MoveMask<T>();
        } else {
            Reg::RegTensor<uint8_t> reducePatternReg;
            Reg::MaskReg tmpMask = Reg::CreateMask<uint8_t, Reg::MaskPattern::VL32>();
            if constexpr (solidPattern == 1) {
                Reg::Duplicate(reducePatternReg, 0x55);
            } else if constexpr (solidPattern == 2) {
                Reg::Duplicate(reducePatternReg, 0xaa);
            } else if constexpr (solidPattern == 3) {
                Reg::Duplicate(reducePatternReg, 0x11);
            } else if constexpr (solidPattern == 4) {
                Reg::Duplicate(reducePatternReg, 0x22);
            } else if constexpr (solidPattern == 5) {
                Reg::Duplicate(reducePatternReg, 0x44);
            } else if constexpr (solidPattern == 6) {
                Reg::Duplicate(reducePatternReg, 0x88);
            }
            Reg::StoreAlign(tempBuf, reducePatternReg, tmpMask);
            Reg::LocalMemBar<Reg::MemType::VEC_STORE, Reg::MemType::VEC_LOAD>();
            Reg::LoadAlign(patternMask, tempBuf);
        }
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            maskValue = mask;
            for (uint16_t j = 0; j < innerRepeatTimes; ++j) {
                loadMask = Reg::UpdateMask<T>(maskValue);
                Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY>(
                    srcReg,
                    src0 + i * reducev2Params.src0RepeatStride * ElePerBlkT +
                        j * 8 * reducev2Params.src0BlockStride * ElePerBlkT,
                    reducev2Params.src0BlockStride, loadMask);
                Reg::MaskAnd(executeMask, patternMask, loadMask, loadMask);
                if constexpr (SupportType<T, bfloat16_t>()) {
                    Reg::GatherMask<uint16_t, Reg::GatherMaskMode::STORE_REG>(
                        (Reg::RegTensor<uint16_t>&)dstReg, (Reg::RegTensor<uint16_t>&)srcReg, executeMask);
                } else {
                    Reg::GatherMask<T, Reg::GatherMaskMode::STORE_REG>(dstReg, srcReg, executeMask);
                }
                Reg::StoreUnAlign(dst, dstReg, ureg);
            }
        }
        Reg::StoreUnAlignPost(dst, ureg);
    }
    rsvdCnt = GetSpr<SpecialPurposeReg::AR>() / sizeof(T);
    AscendCUtils::FreeTemporaryBuffer<uint8_t>(tempBuf);
}

template <typename T>
__aicore__ inline void GatherMaskAll(
    __ubuf__ T* dst, __ubuf__ T* src0, const bool reduceMode, const uint32_t mask,
    const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    if (reduceMode) {
        GatherMaskAllReduce(dst, src0, mask, reducev2Params, rsvdCnt);
    } else {
        GatherMaskAllNormal(dst, src0, reducev2Params, rsvdCnt);
    }
}

template <typename T, uint8_t solidPattern>
__aicore__ inline void GatherMaskSqueeze(
    __ubuf__ T* dst, __ubuf__ T* src0, const bool reduceMode, const uint32_t mask,
    const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    if (reduceMode) {
        GatherMaskSqueezeReduce<T, solidPattern>(dst, src0, mask, reducev2Params, rsvdCnt);
    } else {
        GatherMaskSqueezeNormal<T, solidPattern>(dst, src0, reducev2Params, rsvdCnt);
    }
}

template <typename T>
__aicore__ inline void GatherMaskCal(
    __ubuf__ T* dst, __ubuf__ T* src0, const uint8_t src1Pattern, const bool reduceMode, const uint32_t mask,
    const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    if (src1Pattern == 1) {
        GatherMaskSqueeze<T, 1>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 2) {
        GatherMaskSqueeze<T, 2>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 3) {
        GatherMaskSqueeze<T, 3>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 4) {
        GatherMaskSqueeze<T, 4>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 5) {
        GatherMaskSqueeze<T, 5>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 6) {
        GatherMaskSqueeze<T, 6>(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else if (src1Pattern == 7) {
        GatherMaskAll(dst, src0, reduceMode, mask, reducev2Params, rsvdCnt);
    } else {
        ASCENDC_ASSERT((false), "GatherMask Pattern can only be 1~7");
    }
}

template <typename T, typename U>
__aicore__ inline void GatherMaskReduce(
    __ubuf__ T* dst, __ubuf__ T* src0, __ubuf__ U* src1, const uint32_t mask, const GatherMaskParams& reducev2Params,
    uint64_t& rsvdCnt)
{
    constexpr uint8_t ElePerBlkT = GetDataBlockSizeInBytes() / sizeof(T);
    constexpr uint8_t ElePerBlkU = GetDataBlockSizeInBytes() / sizeof(U);
    constexpr uint32_t ElePerVec = GetVecLen() / sizeof(T);
    uint32_t oneRepMaskOffset = reducev2Params.src1RepeatStride * ElePerBlkU;
    uint16_t innerRepeatTimes = CeilDivision(mask, ElePerVec);
    uint32_t maskValue = mask;
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> dstReg;
        Reg::RegTensor<T> srcReg;
        Reg::MaskReg loadMask;
        Reg::MaskReg patternMask;
        Reg::UnalignReg ureg;
        Reg::UnalignReg maskUreg;
        Reg::RegTensor<U> patternReg;
        Reg::ClearSpr<SpecialPurposeReg::AR>();
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            maskValue = mask;
            for (uint16_t j = 0; j < innerRepeatTimes; ++j) {
                loadMask = Reg::UpdateMask<T>(maskValue);
                Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY>(
                    srcReg,
                    src0 + i * reducev2Params.src0RepeatStride * ElePerBlkT +
                        j * 8 * reducev2Params.src0BlockStride * ElePerBlkT,
                    reducev2Params.src0BlockStride, loadMask);
                if constexpr (sizeof(T) == 1) { // 1bit in ub, 1bit in register
                    Reg::LoadAlign(patternMask, src1 + i * oneRepMaskOffset + j * ElePerBlkU);
                } else if constexpr (sizeof(T) == 2) { // 1bit in ub, us to 2bit in register
                    Reg::LoadAlign<U, Reg::MaskDist::DIST_US>(
                        patternMask, src1 + i * oneRepMaskOffset + j * ElePerBlkU / sizeof(T));
                } else if constexpr (sizeof(T) == 4) { // 1bit in ub, us to 4bit in register
                    Reg::LoadUnAlignPre(maskUreg, src1 + i * oneRepMaskOffset + j * ElePerBlkU / sizeof(T));
                    Reg::LoadUnAlign(patternReg, maskUreg, src1 + i * oneRepMaskOffset + j * ElePerBlkU / sizeof(T));
                    Reg::MaskGenWithRegTensor<U, 0>(patternMask, patternReg);
                }
                Reg::MaskAnd(patternMask, patternMask, loadMask, loadMask);
                if constexpr (SupportType<T, bfloat16_t>()) {
                    Reg::GatherMask<uint16_t, Reg::GatherMaskMode::STORE_REG>(
                        (Reg::RegTensor<uint16_t>&)dstReg, (Reg::RegTensor<uint16_t>&)srcReg, patternMask);
                } else {
                    Reg::GatherMask<T, Reg::GatherMaskMode::STORE_REG>(dstReg, srcReg, patternMask);
                }
                Reg::StoreUnAlign(dst, dstReg, ureg);
            }
        }
        Reg::StoreUnAlignPost(dst, ureg);
    }
    rsvdCnt = GetSpr<SpecialPurposeReg::AR>() / sizeof(T);
}

template <typename T, typename U>
__aicore__ inline void GatherMaskCal(
    __ubuf__ T* dst, __ubuf__ T* src0, __ubuf__ U* src1, const bool reduceMode, const uint32_t mask,
    const GatherMaskParams& reducev2Params, uint64_t& rsvdCnt)
{
    static_assert(
        SupportType<T, half, int16_t, uint16_t, int32_t, uint32_t, float, uint8_t, int8_t, bfloat16_t>(),
        "GatherMask only support half/int16_t/uint16_t/int32_t/uint32_t/float/bfloat16_t/int8_t/uint8_t"
        "data type on current device");
    static_assert(
        SupportType<U, uint8_t, uint16_t, uint32_t>(),
        "GatherMask only support uint8_t/uint16_t/uint32_t pattern type on current device");
    static_assert(
        (sizeof(T) == 1 && IsSameType<U, uint8_t>::value) || (sizeof(T) == 2 && IsSameType<U, uint16_t>::value) ||
            (sizeof(T) == 4 && IsSameType<U, uint32_t>::value),
        "GatherMask only support int8_t/uint8_t data type with uint8_t pattern type, or"
        "GatherMask only support half/int16_t/uint16_t/bfloat16_t data type with uint16_t pattern type, or"
        "int32_t/uint32_t/float data type with uint32_t pattern type on current device");
    if (reduceMode) {
        GatherMaskReduce<T, U>(dst, src0, src1, mask, reducev2Params, rsvdCnt);
        return;
    }
    constexpr uint8_t ElePerBlk = GetDataBlockSizeInBytes() / sizeof(T);
    uint32_t oneRepMaskOffset = reducev2Params.src1RepeatStride * GetDataBlockSizeInBytes() / sizeof(T);
    __VEC_SCOPE__
    {
        Reg::RegTensor<T> dstReg;
        Reg::RegTensor<T> srcReg;
        Reg::MaskReg loadMask = Reg::CreateMask<T, Reg::MaskPattern::ALL>();
        Reg::MaskReg patternMask;
        Reg::UnalignReg ureg;
        Reg::UnalignReg maskUreg;
        Reg::RegTensor<U> patternReg;
        Reg::ClearSpr<SpecialPurposeReg::AR>();
        for (uint16_t i = 0; i < reducev2Params.repeatTimes; ++i) {
            Reg::LoadAlign<T, Reg::DataCopyMode::DATA_BLOCK_COPY>(
                srcReg, src0 + i * reducev2Params.src0RepeatStride * ElePerBlk, reducev2Params.src0BlockStride,
                loadMask);
            if constexpr (sizeof(T) == 1) {
                Reg::LoadAlign(patternMask, src1 + i * oneRepMaskOffset);
            } else if constexpr (sizeof(T) == 2) {
                Reg::LoadAlign<U, Reg::MaskDist::DIST_US>(patternMask, src1 + i * oneRepMaskOffset);
            } else if constexpr (sizeof(T) == 4) {
                Reg::LoadUnAlignPre(maskUreg, src1 + i * oneRepMaskOffset);
                Reg::LoadUnAlign(patternReg, maskUreg, src1 + i * oneRepMaskOffset);
                Reg::MaskGenWithRegTensor<U, 0>(patternMask, patternReg);
            }
            Reg::MaskAnd(patternMask, patternMask, loadMask, loadMask);
            if constexpr (SupportType<T, bfloat16_t>()) {
                Reg::GatherMask<uint16_t, Reg::GatherMaskMode::STORE_REG>(
                    (Reg::RegTensor<uint16_t>&)dstReg, (Reg::RegTensor<uint16_t>&)srcReg, patternMask);
            } else {
                Reg::GatherMask<T, Reg::GatherMaskMode::STORE_REG>(dstReg, srcReg, patternMask);
            }
            Reg::StoreUnAlign(dst, dstReg, ureg);
        }
        Reg::StoreUnAlignPost(dst, ureg);
    }
    rsvdCnt = GetSpr<SpecialPurposeReg::AR>() / sizeof(T);
}

template <typename T>
__aicore__ inline void ExtractVf(
    __ubuf__ T* dstValueLocal, __ubuf__ uint32_t* dstIndexLocal, __ubuf__ T* sortedLocal, const int32_t repeatTime)
{
    uint16_t loopTimes = static_cast<uint16_t>(repeatTime / 2);
    uint16_t tail = repeatTime % 2;
    if constexpr (SupportType<T, float>()) {
        Reg::RegTensor<float> vreg0;
        Reg::RegTensor<float> vreg1;
        Reg::MaskReg preg = Reg::CreateMask<float>();
        uint32_t repeatElm = VECTOR_REG_WIDTH / sizeof(float);
        for (uint16_t i = 0; i < loopTimes; ++i) {
            Reg::LoadAlign<float, Reg::LoadDist::DIST_DINTLV_B32>(vreg0, vreg1, sortedLocal + i * repeatElm * 2);
            Reg::StoreAlign(dstValueLocal + i * repeatElm, vreg0, preg);
            Reg::StoreAlign(dstIndexLocal + i * repeatElm, (Reg::RegTensor<uint32_t>&)vreg1, preg);
        }
        for (uint16_t i = 0; i < tail; ++i) {
            Reg::LoadAlign(vreg0, sortedLocal + repeatTime / 2 * repeatElm * 2);
            Reg::LoadAlign(vreg1, sortedLocal + repeatTime / 2 * repeatElm * 2);
            Reg::DeInterleave(vreg0, vreg1, vreg0, vreg1);
            preg = Reg::CreateMask<float, Reg::MaskPattern::H>();
            Reg::StoreAlign(dstValueLocal + repeatTime / 2 * repeatElm, vreg0, preg);
            Reg::StoreAlign(dstIndexLocal + repeatTime / 2 * repeatElm, (Reg::RegTensor<uint32_t>&)vreg1, preg);
        }
    } else if constexpr (SupportType<T, half>()) {
        Reg::RegTensor<float> vreg0;
        Reg::RegTensor<float> vreg1;
        Reg::RegTensor<half> vreg2;
        Reg::MaskReg indexPreg = Reg::CreateMask<uint32_t>();
        Reg::MaskReg preg1 = Reg::CreateMask<half, Reg::MaskPattern::H>();
        uint32_t repeatElm = VECTOR_REG_WIDTH / sizeof(float);
        for (uint16_t i = 0; i < loopTimes; ++i) {
            Reg::LoadAlign<float, Reg::LoadDist::DIST_DINTLV_B32>(
                vreg0, vreg1, (__ubuf__ float*)sortedLocal + i * repeatElm * 2);
            Reg::Squeeze<half, Reg::GatherMaskMode::NO_STORE_REG>(vreg2, (Reg::RegTensor<half>&)vreg0, indexPreg);
            Reg::StoreAlign(dstValueLocal + i * repeatElm, vreg2, preg1);
            Reg::StoreAlign(dstIndexLocal + i * repeatElm, (Reg::RegTensor<uint32_t>&)vreg1, indexPreg);
        }
        for (uint16_t i = 0; i < tail; ++i) {
            Reg::LoadAlign(vreg0, (__ubuf__ float*)sortedLocal + repeatTime / 2 * repeatElm * 2);
            Reg::LoadAlign(vreg1, (__ubuf__ float*)sortedLocal + repeatTime / 2 * repeatElm * 2);
            Reg::DeInterleave(vreg0, vreg1, vreg0, vreg1);
            Reg::Squeeze<half, Reg::GatherMaskMode::NO_STORE_REG>(vreg2, (Reg::RegTensor<half>&)vreg0, indexPreg);
            Reg::MaskReg preg2 = Reg::CreateMask<half, Reg::MaskPattern::Q>();
            Reg::StoreAlign(dstValueLocal + repeatTime / 2 * repeatElm, vreg2, preg2);
            preg2 = Reg::CreateMask<uint32_t, Reg::MaskPattern::H>();
            Reg::StoreAlign(dstIndexLocal + repeatTime / 2 * repeatElm, (Reg::RegTensor<uint32_t>&)vreg1, preg2);
        }
    }
}

template <typename T>
__aicore__ inline void ExtractImpl(
    __ubuf__ T* dstValueLocal, __ubuf__ uint32_t* dstIndexLocal, __ubuf__ T* sortedLocal, const int32_t repeatTime)
{
    VF_CALL<ExtractVf<T>>(dstValueLocal, dstIndexLocal, sortedLocal, repeatTime);
}

} // namespace AscendC
#endif // ASCENDC_MODULE_OPERATOR_VEC_GATHER_MASK_IMPL_H
#if defined(__UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_GATHER_MASK_IMPL_H__)
#undef __ASCENDC_INCLUDE_INTERNAL_HEADERS__
#undef __UNDEF_ASCENDC_INCLUDE_INTERNAL_HEADERS_KERNEL_OPERATOR_VEC_GATHER_MASK_IMPL_H__
#endif
