Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Apr 10 18:32:40 2017
| Host         : gus-laptop running 64-bit unknown
| Command      : report_control_sets -verbose -file base_zynq_design_wrapper_control_sets_placed.rpt
| Design       : base_zynq_design_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   211 |
| Minimum Number of register sites lost to control set restrictions |   392 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             283 |          125 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             432 |          163 |
| Yes          | No                    | No                     |            1304 |          438 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1493 |          518 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                      |                                                                                                  Enable Signal                                                                                                 |                                                                                               Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/f                                                                                                                                                                      |                                                                                                                                                                                                              |                1 |              1 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                         |                                                                                                                                                                                                              |                1 |              2 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0                                 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                 |                1 |              3 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                 |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                     | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                   | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                       |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                          |                3 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                           |                                                                                                                                                                                                              |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                       |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                       | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                       |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                           |                                                                                                                                                                                                              |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                                                        | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                     |                                                                                                                                                                                                              |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                    |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                         |                                                                                                                                                                                                              |                1 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              4 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                           |                1 |              5 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                              | base_zynq_design_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                     |                2 |              6 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_3/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                1 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/usb_ier_reg_reg[14]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_5/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/E[0]                                                                                                                                                     | base_zynq_design_i/axi_usb2_device_4/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              7 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_3/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0] |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]_0  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i_reg[0]  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                             | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                            |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]                                           |                                                                                                                                                                                                              |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                           |                                                                                                                                                                                                              |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_5/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_5/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_3/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_4/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_4/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                                                                       |                5 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/brr_shadow_reg_reg[7]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/usb_ier_reg_reg[31]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                3 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/usb_ier_reg_reg[23]                                                                                                                                      | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/read_burst_cntr[7]_i_1_n_0                                                                                                                               | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/brr_shadow_reg_reg[15]                                                                                                                                   | base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/usb_ier_reg_reg[7]                                                                                                                                       | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                2 |              8 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_4/U0/ILC.cy_reg_n_0                                                                                                                                                       |                2 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_0/U0/ILC.cy_reg_n_0                                                                                                                                                       |                3 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_3/U0/ILC.cy_reg_n_0                                                                                                                                                       |                3 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_2/U0/ILC.cy_reg_n_0                                                                                                                                                       |                2 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_1/U0/ILC.cy_reg_n_0                                                                                                                                                       |                2 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot[8]_i_1__0_n_0              | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                5 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/w                                                                                                                                                                      | base_zynq_design_i/axi_usb2_device_5/U0/ILC.cy_reg_n_0                                                                                                                                                       |                3 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                        | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                6 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot[8]_i_1_n_0                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                2 |              9 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                4 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                5 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                6 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                5 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                5 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    |                                                                                                                                                                                                              |                4 |             10 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                                               |                5 |             11 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                           |                                                                                                                                                                                                              |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]                                              |                                                                                                                                                                                                              |                3 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                7 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                              |                                                                                                                                                                                                              |                3 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                                                              |                7 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].MUXCY_L_I_i_2_n_0                                                                     |                                                                                                                                                                                                              |                2 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                           |                                                                                                                                                                                                              |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                   | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |                4 |             12 |
|                                                         |                                                                                                                                                                                                                |                                                                                                                                                                                                              |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__7_n_0                                                         |                                                                                                                                                                                                              |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__6_n_0                                                         |                                                                                                                                                                                                              |                7 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__5_n_0                                                         |                                                                                                                                                                                                              |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__4_n_0                                                         |                                                                                                                                                                                                              |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__3_n_0                                                         |                                                                                                                                                                                                              |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__2_n_0                                                         |                                                                                                                                                                                                              |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/write_req012_out                                                                                                                                         | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__1_n_0                                                         |                                                                                                                                                                                                              |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                             | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                           |                5 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i[13]_i_1__0_n_0                                                         |                                                                                                                                                                                                              |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                         | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                       | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                6 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                            |                                                                                                                                                                                                              |                4 |             12 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                           | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |                3 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                      |                                                                                                                                                                                                              |                4 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[8].reg_slice_mi/r_pipe/skid_buffer_reg[34]_0                                                              |                                                                                                                                                                                                              |                8 |             13 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                           |                                                                                                                                                                                                              |                3 |             14 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                         |                                                                                                                                                                                                              |                4 |             14 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i[13]_i_1_n_0                                                            |                                                                                                                                                                                                              |                6 |             14 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_0/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                3 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_4/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_2/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_1/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                5 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_3/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_1[0]                |                                                                                                                                                                                                              |                8 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/p_0_in85_in                                                                                                                                              | base_zynq_design_i/axi_usb2_device_5/U0/CORE_WITHOUT_DMA.IPIC_IF/p_20_in21_in                                                                                                                                |                4 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                4 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/bus2ip_addr_i[15]_i_1_n_0                                                                                                                                | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             15 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_62_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_53_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_70_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                8 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_44_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_35_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                7 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                7 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                7 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                8 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_26_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_17_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_26_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_35_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_44_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_1_n_0              | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_70_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_62_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/p_53_out                                                                   | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.gen_thread_loop[7].active_target[59]_i_1__0_n_0          | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                5 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/bus2ip_addr_i110_out                                                                                                                                     | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/SR[0]                                                                                                                                                  |                6 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_17_out                                                                  | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |                4 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                       |                3 |             16 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]                                              |                                                                                                                                                                                                              |                4 |             20 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_0/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |               10 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_1/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |                9 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_5/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |               12 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_4/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |                7 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_2/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |               10 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[31]                                                                                                                                    | base_zynq_design_i/axi_usb2_device_3/U0/AXI_INTERFACE/IP2Bus_Data_o_reg[7]_0                                                                                                                                 |               10 |             22 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                           | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |               13 |             25 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                         |                                                                                                                                                                                                              |                9 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]                                           |                                                                                                                                                                                                              |                8 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                                                              |               10 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                          |                                                                                                                                                                                                              |               10 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                    | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                      |                6 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                  | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |                6 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                   |                                                                                                                                                                                                              |                6 |             32 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                         |                                                                                                                                                                                                              |                9 |             34 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b_pipe/SR[0]                                                                            |               13 |             36 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_ready_i2                                                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |               11 |             36 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/s_ready_i2                                                                                                 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |               17 |             36 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/save_init_bram_addr_ld_reg[3]_0                                                                   |               23 |             40 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               15 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_0[0]                |                                                                                                                                                                                                              |               10 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               10 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               15 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               17 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               17 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               18 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               13 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                    |                                                                                                                                                                                                              |               16 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_6[0]                |                                                                                                                                                                                                              |               17 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_5[0]                |                                                                                                                                                                                                              |               13 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_4[0]                |                                                                                                                                                                                                              |               11 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_3[0]                |                                                                                                                                                                                                              |               14 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_2[0]                |                                                                                                                                                                                                              |               15 |             45 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_payload_i_reg[46]_7[0]                |                                                                                                                                                                                                              |               13 |             47 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r_pipe/skid_buffer_reg[0]_0                                                               |                                                                                                                                                                                                              |               14 |             47 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                         |                                                                                                                                                                                                              |               13 |             47 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                           |                                                                                                                                                                                                              |               14 |             47 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                  |               20 |             69 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                | base_zynq_design_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                |               53 |            143 |
|  base_zynq_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                |                                                                                                                                                                                                              |              120 |            272 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


