<Project ModBy="Analyzer" Name="E:/higgs_sdr_rev2_master/fpgas/cs/cs21/build/debug/cs21_top.rvs" Date="2018-04-27">
 <Core Name="cs00_top_LA0">
  <Setting>
   <Capture SamplesPerTrig="4096" NumTrigsCap="1"/>
   <Event EventCnt="0" CntEnableRun="0"/>
   <TrigSetting PreTrgSamples="" AND_ALL="0" PostTrgSamples="" TURadix="0"/>
  </Setting>
  <Dataset Name="Base">
   <Trace>
    <Bus Name="riscv_in_data" Radix="0">
     <Sig Name="vex_machine_top_inst/riscv_in_data[0]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[1]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[2]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[3]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[4]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[5]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[6]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[7]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[8]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[9]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[10]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[11]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[12]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[13]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[14]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[15]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[16]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[17]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[18]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[19]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[20]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[21]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[22]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[23]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[24]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[25]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[26]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[27]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[28]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[29]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[30]"/>
     <Sig Name="vex_machine_top_inst/riscv_in_data[31]"/>
    </Bus>
    <Sig Name="vex_machine_top_inst/riscv_in_valid"/>
    <Sig Name="vex_machine_top_inst/riscv_in_ready"/>
    <Bus Name="riscv_out_data" Radix="0">
     <Sig Name="vex_machine_top_inst/riscv_out_data[0]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[1]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[2]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[3]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[4]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[5]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[6]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[7]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[8]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[9]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[10]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[11]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[12]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[13]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[14]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[15]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[16]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[17]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[18]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[19]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[20]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[21]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[22]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[23]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[24]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[25]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[26]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[27]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[28]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[29]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[30]"/>
     <Sig Name="vex_machine_top_inst/riscv_out_data[31]"/>
    </Bus>
    <Sig Name="vex_machine_top_inst/riscv_out_valid"/>
    <Sig Name="vex_machine_top_inst/riscv_out_ready"/>
    <Bus Name="t0_dma_out_data" Radix="0">
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[0]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[1]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[2]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[3]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[4]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[5]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[6]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[7]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[8]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[9]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[10]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[11]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[12]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[13]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[14]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[15]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[16]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[17]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[18]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[19]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[20]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[21]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[22]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[23]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[24]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[25]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[26]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[27]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[28]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[29]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[30]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_data[31]"/>
    </Bus>
    <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/t0_dma_out_valid"/>
    <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_ready_i_1"/>
    <Bus Name="i0_dma_out_ready" Radix="0">
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[0]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[1]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[2]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[3]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[4]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[5]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[6]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[7]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[8]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[9]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[10]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[11]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[12]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[13]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[14]"/>
     <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/i0_dma_out_addr[15]"/>
    </Bus>
    <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/q_state[0]"/>
    <Sig Name="vex_machine_top_inst/q_engine_inst/dma_out_0/q_state[1]"/>
   </Trace>
   <Trigger>
    <TU Operator="0" Name="TU1" ID="1" Value="1" Radix="2"/>
    <TU Operator="0" Name="TU2" ID="2" Value="0" Radix="2"/>
    <TU Operator="0" Name="TU3" ID="3" Value="1" Radix="2"/>
    <TU Operator="0" Name="TU4" ID="4" Value="0" Radix="2"/>
    <TU Operator="0" Name="TU5" ID="5" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU6" ID="6" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU7" ID="7" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU8" ID="8" Value="1" Radix="0"/>
    <TU Operator="0" Name="TU9" ID="9" Value="01" Radix="0"/>
    <TE Enable="0" Expression="TU1" Name="TE1" ID="1"/>
    <TE Enable="0" Expression="TU2" Name="TE2" ID="2"/>
    <TE Enable="0" Expression="TU3" Name="TE3" ID="3"/>
    <TE Enable="0" Expression="TU4" Name="TE4" ID="4"/>
    <TE Enable="0" Expression="TU5 &amp; TU3" Name="TE5" ID="5"/>
    <TE Enable="1" Expression="TU6 &amp; TU1" Name="TE6" ID="6"/>
    <TE Enable="0" Expression="TU7" Name="TE7" ID="7"/>
    <TE Enable="0" Expression="TU8" Name="TE8" ID="8"/>
    <TE Enable="0" Expression="TU9" Name="TE9" ID="9"/>
   </Trigger>
  </Dataset>
 </Core>
</Project>
