Loading plugins phase: Elapsed time ==> 1s.687ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -d CY8C5888LTI-LP097 -s C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.390ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.265ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  BEARCon2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 BEARCon2.v -verilog
======================================================================

======================================================================
Compiling:  BEARCon2.v
Program  :   C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 BEARCon2.v -verilog
======================================================================

======================================================================
Compiling:  BEARCon2.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 -verilog BEARCon2.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Nov 10 21:58:56 2015


======================================================================
Compiling:  BEARCon2.v
Program  :   vpp
Options  :    -yv2 -q10 BEARCon2.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Nov 10 21:58:56 2015

Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'BEARCon2.ctl'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  BEARCon2.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 -verilog BEARCon2.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Nov 10 21:58:58 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\codegentemp\BEARCon2.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\codegentemp\BEARCon2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  BEARCon2.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 -verilog BEARCon2.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Nov 10 21:59:05 2015

Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\codegentemp\BEARCon2.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\codegentemp\BEARCon2.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v2_40\B_Counter_v2_40.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\bQuadDec_v2_30\bQuadDec_v2_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\WaveDAC8_1:Net_280\
	\WaveDAC8_1:Net_80\
	Net_7
	\Counter_1:Net_89\
	\Counter_1:Net_95\
	\Counter_1:Net_102\
	\WaveDAC8_2:Net_280\
	\WaveDAC8_2:Net_80\
	Net_17
	\Counter_2:Net_89\
	\Counter_2:Net_95\
	\Counter_2:Net_102\
	\QuadDec1:Net_1129\
	\QuadDec1:Cnt16:Net_82\
	\QuadDec1:Cnt16:Net_95\
	\QuadDec1:Cnt16:Net_91\
	\QuadDec1:Cnt16:Net_102\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec1:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec1:Net_1127\
	\QuadDec2:Net_1129\
	\QuadDec2:Cnt16:Net_82\
	\QuadDec2:Cnt16:Net_95\
	\QuadDec2:Cnt16:Net_91\
	\QuadDec2:Cnt16:Net_102\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec2:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec2:Net_1127\
	\QuadDec3:Net_1129\
	\QuadDec3:Cnt16:Net_82\
	\QuadDec3:Cnt16:Net_95\
	\QuadDec3:Cnt16:Net_91\
	\QuadDec3:Cnt16:Net_102\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_2\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_1\
	\QuadDec3:Cnt16:CounterUDB:ctrl_cmod_0\
	\QuadDec3:Net_1127\
	\PWM:PWMUDB:km_run\
	\PWM:PWMUDB:ctrl_cmpmode2_2\
	\PWM:PWMUDB:ctrl_cmpmode2_1\
	\PWM:PWMUDB:ctrl_cmpmode2_0\
	\PWM:PWMUDB:ctrl_cmpmode1_2\
	\PWM:PWMUDB:ctrl_cmpmode1_1\
	\PWM:PWMUDB:ctrl_cmpmode1_0\
	\PWM:PWMUDB:capt_rising\
	\PWM:PWMUDB:capt_falling\
	\PWM:PWMUDB:trig_rise\
	\PWM:PWMUDB:trig_fall\
	\PWM:PWMUDB:sc_kill\
	\PWM:PWMUDB:min_kill\
	\PWM:PWMUDB:km_tc\
	\PWM:PWMUDB:db_tc\
	\PWM:PWMUDB:dith_sel\
	\PWM:PWMUDB:compare2\
	\PWM:Net_101\
	Net_48
	Net_49
	\PWM:PWMUDB:cmp2\
	\PWM:PWMUDB:MODULE_1:b_31\
	\PWM:PWMUDB:MODULE_1:b_30\
	\PWM:PWMUDB:MODULE_1:b_29\
	\PWM:PWMUDB:MODULE_1:b_28\
	\PWM:PWMUDB:MODULE_1:b_27\
	\PWM:PWMUDB:MODULE_1:b_26\
	\PWM:PWMUDB:MODULE_1:b_25\
	\PWM:PWMUDB:MODULE_1:b_24\
	\PWM:PWMUDB:MODULE_1:b_23\
	\PWM:PWMUDB:MODULE_1:b_22\
	\PWM:PWMUDB:MODULE_1:b_21\
	\PWM:PWMUDB:MODULE_1:b_20\
	\PWM:PWMUDB:MODULE_1:b_19\
	\PWM:PWMUDB:MODULE_1:b_18\
	\PWM:PWMUDB:MODULE_1:b_17\
	\PWM:PWMUDB:MODULE_1:b_16\
	\PWM:PWMUDB:MODULE_1:b_15\
	\PWM:PWMUDB:MODULE_1:b_14\
	\PWM:PWMUDB:MODULE_1:b_13\
	\PWM:PWMUDB:MODULE_1:b_12\
	\PWM:PWMUDB:MODULE_1:b_11\
	\PWM:PWMUDB:MODULE_1:b_10\
	\PWM:PWMUDB:MODULE_1:b_9\
	\PWM:PWMUDB:MODULE_1:b_8\
	\PWM:PWMUDB:MODULE_1:b_7\
	\PWM:PWMUDB:MODULE_1:b_6\
	\PWM:PWMUDB:MODULE_1:b_5\
	\PWM:PWMUDB:MODULE_1:b_4\
	\PWM:PWMUDB:MODULE_1:b_3\
	\PWM:PWMUDB:MODULE_1:b_2\
	\PWM:PWMUDB:MODULE_1:b_1\
	\PWM:PWMUDB:MODULE_1:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_50
	Net_47
	\PWM:Net_113\
	\PWM:Net_107\
	\PWM:Net_114\

    Synthesized names
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 174 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__P00_Vout_net_0
Aliasing Net_4 to zero
Aliasing \WaveDAC8_1:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_1:VDAC8:Net_82\ to zero
Aliasing Net_179 to zero
Aliasing \Counter_1:Net_82\ to zero
Aliasing \Counter_1:Net_91\ to zero
Aliasing \WaveDAC8_2:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8_2:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8_2:VDAC8:Net_82\ to zero
Aliasing Net_221 to zero
Aliasing \Counter_2:Net_82\ to zero
Aliasing \Counter_2:Net_91\ to zero
Aliasing Net_225 to zero
Aliasing tmpOE__P01_Vout_net_0 to tmpOE__P00_Vout_net_0
Aliasing \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:status_1\ to \QuadDec1:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec1:bQuadDec:status_4\ to zero
Aliasing \QuadDec1:bQuadDec:status_5\ to zero
Aliasing \QuadDec1:bQuadDec:status_6\ to zero
Aliasing \QuadDec1:Net_1229\ to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_1A_net_0 to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_1B_net_0 to tmpOE__P00_Vout_net_0
Aliasing \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:status_1\ to \QuadDec2:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec2:bQuadDec:status_4\ to zero
Aliasing \QuadDec2:bQuadDec:status_5\ to zero
Aliasing \QuadDec2:bQuadDec:status_6\ to zero
Aliasing \QuadDec2:Net_1229\ to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_2A_net_0 to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_2B_net_0 to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_6\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_5\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_4\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_3\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_2\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_1\ to tmpOE__P00_Vout_net_0
Aliasing \LCD_Char1:tmpOE__LCDPort_net_0\ to tmpOE__P00_Vout_net_0
Aliasing \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:capt_rising\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:status_1\ to \QuadDec3:Cnt16:CounterUDB:underflow\
Aliasing \QuadDec3:bQuadDec:status_4\ to zero
Aliasing \QuadDec3:bQuadDec:status_5\ to zero
Aliasing \QuadDec3:bQuadDec:status_6\ to zero
Aliasing \QuadDec3:Net_1229\ to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_3A_net_0 to tmpOE__P00_Vout_net_0
Aliasing tmpOE__Quad_3B_net_0 to tmpOE__P00_Vout_net_0
Aliasing \PWM:PWMUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:trig_out\ to tmpOE__P00_Vout_net_0
Aliasing Net_190 to zero
Aliasing \PWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:min_kill_reg\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM:PWMUDB:final_kill\ to tmpOE__P00_Vout_net_0
Aliasing \PWM:PWMUDB:dith_count_1\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM:PWMUDB:dith_count_0\\R\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM:PWMUDB:cs_addr_0\ to \PWM:PWMUDB:runmode_enable\\R\
Aliasing \PWM:PWMUDB:pwm1_i\ to zero
Aliasing \PWM:PWMUDB:pwm2_i\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__P00_Vout_net_0
Aliasing tmpOE__LED_PIN_net_0 to tmpOE__P00_Vout_net_0
Aliasing tmpOE__CoarsePIN_net_0 to tmpOE__P00_Vout_net_0
Aliasing tmpOE__LED_PIN2_net_0 to tmpOE__P00_Vout_net_0
Aliasing \QuadDec1:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec1:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec2:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec2:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \QuadDec3:Cnt16:CounterUDB:prevCapture\\D\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\\D\ to \QuadDec3:Cnt16:CounterUDB:prevCompare\\D\
Aliasing \PWM:PWMUDB:min_kill_reg\\D\ to tmpOE__P00_Vout_net_0
Aliasing \PWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__P00_Vout_net_0
Removing Lhs of wire one[7] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire Net_4[9] = zero[2]
Removing Rhs of wire \WaveDAC8_1:Net_183\[20] = \WaveDAC8_1:demux:tmp__demux_0_reg\[25]
Removing Rhs of wire \WaveDAC8_1:Net_107\[23] = \WaveDAC8_1:demux:tmp__demux_1_reg\[28]
Removing Rhs of wire \WaveDAC8_1:Net_134\[26] = \WaveDAC8_1:cydff_1\[44]
Removing Lhs of wire \WaveDAC8_1:Net_336\[27] = Net_177[29]
Removing Rhs of wire Net_177[29] = \Counter_1:Net_48\[51]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_83\[31] = zero[2]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_81\[32] = zero[2]
Removing Lhs of wire \WaveDAC8_1:VDAC8:Net_82\[33] = zero[2]
Removing Lhs of wire Net_179[47] = zero[2]
Removing Lhs of wire \Counter_1:Net_82\[49] = zero[2]
Removing Lhs of wire \Counter_1:Net_91\[50] = zero[2]
Removing Rhs of wire \WaveDAC8_2:Net_183\[68] = \WaveDAC8_2:demux:tmp__demux_0_reg\[73]
Removing Rhs of wire \WaveDAC8_2:Net_107\[71] = \WaveDAC8_2:demux:tmp__demux_1_reg\[76]
Removing Rhs of wire \WaveDAC8_2:Net_134\[74] = \WaveDAC8_2:cydff_1\[93]
Removing Lhs of wire \WaveDAC8_2:Net_336\[75] = Net_222[77]
Removing Rhs of wire Net_222[77] = \Counter_2:Net_48\[99]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_83\[79] = zero[2]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_81\[80] = zero[2]
Removing Lhs of wire \WaveDAC8_2:VDAC8:Net_82\[81] = zero[2]
Removing Lhs of wire Net_221[94] = zero[2]
Removing Lhs of wire \Counter_2:Net_82\[96] = zero[2]
Removing Lhs of wire \Counter_2:Net_91\[97] = zero[2]
Removing Lhs of wire Net_225[98] = zero[2]
Removing Lhs of wire tmpOE__P01_Vout_net_0[107] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec1:Net_1210\[114] = \QuadDec1:Cnt16:Net_49\[115]
Removing Rhs of wire \QuadDec1:Net_1210\[114] = \QuadDec1:Cnt16:CounterUDB:tc_reg_i\[171]
Removing Lhs of wire \QuadDec1:Cnt16:Net_89\[117] = \QuadDec1:Net_1251\[118]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_1\[128] = zero[2]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_capmode_0\[129] = zero[2]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:ctrl_enable\[141] = \QuadDec1:Cnt16:CounterUDB:control_7\[133]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:capt_rising\[143] = zero[2]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:capt_falling\[144] = \QuadDec1:Cnt16:CounterUDB:prevCapture\[142]
Removing Rhs of wire \QuadDec1:Net_1260\[148] = \QuadDec1:bQuadDec:state_2\[271]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:overflow\[149] = \QuadDec1:Cnt16:CounterUDB:per_FF\[167]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:underflow\[150] = \QuadDec1:Cnt16:CounterUDB:per_zero\[156]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:final_enable\[151] = \QuadDec1:Cnt16:CounterUDB:control_7\[133]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:counter_enable\[152] = \QuadDec1:Cnt16:CounterUDB:control_7\[133]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_0\[153] = \QuadDec1:Cnt16:CounterUDB:cmp_out_status\[154]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:status_1\[155] = \QuadDec1:Cnt16:CounterUDB:underflow\[150]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_2\[157] = \QuadDec1:Cnt16:CounterUDB:overflow_status\[158]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_3\[159] = \QuadDec1:Cnt16:CounterUDB:underflow_status\[160]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:status_4\[161] = \QuadDec1:Cnt16:CounterUDB:hwCapture\[146]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_5\[162] = \QuadDec1:Cnt16:CounterUDB:fifo_full\[163]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:status_6\[164] = \QuadDec1:Cnt16:CounterUDB:fifo_nempty\[165]
Removing Rhs of wire \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[172] = \QuadDec1:Cnt16:CounterUDB:cmp_equal\[173]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:dp_dir\[180] = \QuadDec1:Net_1251\[118]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_2\[181] = \QuadDec1:Net_1251\[118]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_1\[182] = \QuadDec1:Cnt16:CounterUDB:count_enable\[179]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cs_addr_0\[183] = \QuadDec1:Cnt16:CounterUDB:reload\[147]
Removing Lhs of wire \QuadDec1:Net_1248\[260] = \QuadDec1:Net_1210\[114]
Removing Lhs of wire \QuadDec1:bQuadDec:index_filt\[269] = \QuadDec1:Net_1232\[270]
Removing Lhs of wire \QuadDec1:Net_1232\[270] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec1:bQuadDec:error\[272] = \QuadDec1:bQuadDec:state_3\[273]
Removing Lhs of wire \QuadDec1:bQuadDec:status_0\[276] = \QuadDec1:Net_530\[277]
Removing Lhs of wire \QuadDec1:bQuadDec:status_1\[278] = \QuadDec1:Net_611\[279]
Removing Lhs of wire \QuadDec1:bQuadDec:status_2\[280] = \QuadDec1:Net_1260\[148]
Removing Lhs of wire \QuadDec1:bQuadDec:status_3\[281] = \QuadDec1:bQuadDec:error\[272]
Removing Lhs of wire \QuadDec1:bQuadDec:status_4\[282] = zero[2]
Removing Lhs of wire \QuadDec1:bQuadDec:status_5\[283] = zero[2]
Removing Lhs of wire \QuadDec1:bQuadDec:status_6\[284] = zero[2]
Removing Lhs of wire \QuadDec1:Net_1229\[288] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_1A_net_0[290] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_1B_net_0[295] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec2:Net_1210\[302] = \QuadDec2:Cnt16:Net_49\[303]
Removing Rhs of wire \QuadDec2:Net_1210\[302] = \QuadDec2:Cnt16:CounterUDB:tc_reg_i\[358]
Removing Lhs of wire \QuadDec2:Cnt16:Net_89\[305] = \QuadDec2:Net_1251\[306]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_1\[315] = zero[2]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_capmode_0\[316] = zero[2]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:ctrl_enable\[328] = \QuadDec2:Cnt16:CounterUDB:control_7\[320]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:capt_rising\[330] = zero[2]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:capt_falling\[331] = \QuadDec2:Cnt16:CounterUDB:prevCapture\[329]
Removing Rhs of wire \QuadDec2:Net_1260\[335] = \QuadDec2:bQuadDec:state_2\[458]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:overflow\[336] = \QuadDec2:Cnt16:CounterUDB:per_FF\[354]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:underflow\[337] = \QuadDec2:Cnt16:CounterUDB:per_zero\[343]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:final_enable\[338] = \QuadDec2:Cnt16:CounterUDB:control_7\[320]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:counter_enable\[339] = \QuadDec2:Cnt16:CounterUDB:control_7\[320]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_0\[340] = \QuadDec2:Cnt16:CounterUDB:cmp_out_status\[341]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:status_1\[342] = \QuadDec2:Cnt16:CounterUDB:underflow\[337]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_2\[344] = \QuadDec2:Cnt16:CounterUDB:overflow_status\[345]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_3\[346] = \QuadDec2:Cnt16:CounterUDB:underflow_status\[347]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:status_4\[348] = \QuadDec2:Cnt16:CounterUDB:hwCapture\[333]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_5\[349] = \QuadDec2:Cnt16:CounterUDB:fifo_full\[350]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:status_6\[351] = \QuadDec2:Cnt16:CounterUDB:fifo_nempty\[352]
Removing Rhs of wire \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[359] = \QuadDec2:Cnt16:CounterUDB:cmp_equal\[360]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:dp_dir\[367] = \QuadDec2:Net_1251\[306]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_2\[368] = \QuadDec2:Net_1251\[306]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_1\[369] = \QuadDec2:Cnt16:CounterUDB:count_enable\[366]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cs_addr_0\[370] = \QuadDec2:Cnt16:CounterUDB:reload\[334]
Removing Lhs of wire \QuadDec2:Net_1248\[447] = \QuadDec2:Net_1210\[302]
Removing Lhs of wire \QuadDec2:bQuadDec:index_filt\[456] = \QuadDec2:Net_1232\[457]
Removing Lhs of wire \QuadDec2:Net_1232\[457] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec2:bQuadDec:error\[459] = \QuadDec2:bQuadDec:state_3\[460]
Removing Lhs of wire \QuadDec2:bQuadDec:status_0\[463] = \QuadDec2:Net_530\[464]
Removing Lhs of wire \QuadDec2:bQuadDec:status_1\[465] = \QuadDec2:Net_611\[466]
Removing Lhs of wire \QuadDec2:bQuadDec:status_2\[467] = \QuadDec2:Net_1260\[335]
Removing Lhs of wire \QuadDec2:bQuadDec:status_3\[468] = \QuadDec2:bQuadDec:error\[459]
Removing Lhs of wire \QuadDec2:bQuadDec:status_4\[469] = zero[2]
Removing Lhs of wire \QuadDec2:bQuadDec:status_5\[470] = zero[2]
Removing Lhs of wire \QuadDec2:bQuadDec:status_6\[471] = zero[2]
Removing Lhs of wire \QuadDec2:Net_1229\[475] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_2A_net_0[477] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_2B_net_0[482] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_6\[487] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_5\[488] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_4\[489] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_3\[490] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_2\[491] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_1\[492] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \LCD_Char1:tmpOE__LCDPort_net_0\[493] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec3:Net_1210\[512] = \QuadDec3:Cnt16:Net_49\[513]
Removing Rhs of wire \QuadDec3:Net_1210\[512] = \QuadDec3:Cnt16:CounterUDB:tc_reg_i\[568]
Removing Lhs of wire \QuadDec3:Cnt16:Net_89\[515] = \QuadDec3:Net_1251\[516]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_1\[525] = zero[2]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_capmode_0\[526] = zero[2]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:ctrl_enable\[538] = \QuadDec3:Cnt16:CounterUDB:control_7\[530]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:capt_rising\[540] = zero[2]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:capt_falling\[541] = \QuadDec3:Cnt16:CounterUDB:prevCapture\[539]
Removing Rhs of wire \QuadDec3:Net_1260\[545] = \QuadDec3:bQuadDec:state_2\[668]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:overflow\[546] = \QuadDec3:Cnt16:CounterUDB:per_FF\[564]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:underflow\[547] = \QuadDec3:Cnt16:CounterUDB:per_zero\[553]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:final_enable\[548] = \QuadDec3:Cnt16:CounterUDB:control_7\[530]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:counter_enable\[549] = \QuadDec3:Cnt16:CounterUDB:control_7\[530]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_0\[550] = \QuadDec3:Cnt16:CounterUDB:cmp_out_status\[551]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:status_1\[552] = \QuadDec3:Cnt16:CounterUDB:underflow\[547]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_2\[554] = \QuadDec3:Cnt16:CounterUDB:overflow_status\[555]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_3\[556] = \QuadDec3:Cnt16:CounterUDB:underflow_status\[557]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:status_4\[558] = \QuadDec3:Cnt16:CounterUDB:hwCapture\[543]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_5\[559] = \QuadDec3:Cnt16:CounterUDB:fifo_full\[560]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:status_6\[561] = \QuadDec3:Cnt16:CounterUDB:fifo_nempty\[562]
Removing Rhs of wire \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[569] = \QuadDec3:Cnt16:CounterUDB:cmp_equal\[570]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:dp_dir\[577] = \QuadDec3:Net_1251\[516]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_2\[578] = \QuadDec3:Net_1251\[516]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_1\[579] = \QuadDec3:Cnt16:CounterUDB:count_enable\[576]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cs_addr_0\[580] = \QuadDec3:Cnt16:CounterUDB:reload\[544]
Removing Lhs of wire \QuadDec3:Net_1248\[657] = \QuadDec3:Net_1210\[512]
Removing Lhs of wire \QuadDec3:bQuadDec:index_filt\[666] = \QuadDec3:Net_1232\[667]
Removing Lhs of wire \QuadDec3:Net_1232\[667] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire \QuadDec3:bQuadDec:error\[669] = \QuadDec3:bQuadDec:state_3\[670]
Removing Lhs of wire \QuadDec3:bQuadDec:status_0\[673] = \QuadDec3:Net_530\[674]
Removing Lhs of wire \QuadDec3:bQuadDec:status_1\[675] = \QuadDec3:Net_611\[676]
Removing Lhs of wire \QuadDec3:bQuadDec:status_2\[677] = \QuadDec3:Net_1260\[545]
Removing Lhs of wire \QuadDec3:bQuadDec:status_3\[678] = \QuadDec3:bQuadDec:error\[669]
Removing Lhs of wire \QuadDec3:bQuadDec:status_4\[679] = zero[2]
Removing Lhs of wire \QuadDec3:bQuadDec:status_5\[680] = zero[2]
Removing Lhs of wire \QuadDec3:bQuadDec:status_6\[681] = zero[2]
Removing Lhs of wire \QuadDec3:Net_1229\[685] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_3A_net_0[687] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__Quad_3B_net_0[692] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:ctrl_enable\[710] = \PWM:PWMUDB:control_7\[702]
Removing Lhs of wire \PWM:PWMUDB:hwCapture\[720] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:hwEnable\[721] = \PWM:PWMUDB:control_7\[702]
Removing Lhs of wire \PWM:PWMUDB:trig_out\[725] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\R\[727] = zero[2]
Removing Lhs of wire Net_190[728] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\S\[729] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_enable\[730] = \PWM:PWMUDB:runmode_enable\[726]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\R\[734] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\S\[735] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\R\[736] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\S\[737] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_kill\[740] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_1\[744] = \PWM:PWMUDB:MODULE_1:g2:a0:s_1\[1010]
Removing Lhs of wire \PWM:PWMUDB:add_vi_vv_MODGEN_1_0\[746] = \PWM:PWMUDB:MODULE_1:g2:a0:s_0\[1011]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\R\[747] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_1\\S\[748] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\R\[749] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:dith_count_0\\S\[750] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_2\[752] = \PWM:PWMUDB:tc_i\[732]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_1\[753] = \PWM:PWMUDB:runmode_enable\[726]
Removing Lhs of wire \PWM:PWMUDB:cs_addr_0\[754] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:compare1\[836] = \PWM:PWMUDB:cmp1_less\[806]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i\[841] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i\[843] = zero[2]
Removing Rhs of wire \PWM:Net_96\[846] = \PWM:PWMUDB:pwm_i_reg\[838]
Removing Rhs of wire \PWM:PWMUDB:pwm_temp\[849] = \PWM:PWMUDB:cmp1\[850]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_23\[892] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_22\[893] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_21\[894] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_20\[895] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_19\[896] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_18\[897] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_17\[898] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_16\[899] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_15\[900] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_14\[901] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_13\[902] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_12\[903] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_11\[904] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_10\[905] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_9\[906] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_8\[907] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_7\[908] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_6\[909] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_5\[910] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_4\[911] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_3\[912] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_2\[913] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_1\[914] = \PWM:PWMUDB:MODIN1_1\[915]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_1\[915] = \PWM:PWMUDB:dith_count_1\[743]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:a_0\[916] = \PWM:PWMUDB:MODIN1_0\[917]
Removing Lhs of wire \PWM:PWMUDB:MODIN1_0\[917] = \PWM:PWMUDB:dith_count_0\[745]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1049] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1050] = tmpOE__P00_Vout_net_0[1]
Removing Rhs of wire Net_1296[1051] = \PWM:Net_96\[846]
Removing Lhs of wire tmpOE__LED_PIN_net_0[1060] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__CoarsePIN_net_0[1066] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire tmpOE__LED_PIN2_net_0[1072] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \WaveDAC8_1:cydff_1\\D\[1077] = zero[2]
Removing Lhs of wire \WaveDAC8_2:cydff_1\\D\[1078] = zero[2]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:prevCapture\\D\[1080] = zero[2]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\\D\[1081] = \QuadDec1:Cnt16:CounterUDB:overflow\[149]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\\D\[1082] = \QuadDec1:Cnt16:CounterUDB:underflow\[150]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:tc_reg_i\\D\[1083] = \QuadDec1:Cnt16:CounterUDB:tc_i\[170]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:prevCompare\\D\[1084] = \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[172]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1085] = \QuadDec1:Cnt16:CounterUDB:cmp_out_i\[172]
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:count_stored_i\\D\[1086] = \QuadDec1:Net_1203\[178]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:prevCapture\\D\[1093] = zero[2]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\\D\[1094] = \QuadDec2:Cnt16:CounterUDB:overflow\[336]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\\D\[1095] = \QuadDec2:Cnt16:CounterUDB:underflow\[337]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:tc_reg_i\\D\[1096] = \QuadDec2:Cnt16:CounterUDB:tc_i\[357]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:prevCompare\\D\[1097] = \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[359]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1098] = \QuadDec2:Cnt16:CounterUDB:cmp_out_i\[359]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:count_stored_i\\D\[1099] = \QuadDec2:Net_1203\[365]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:prevCapture\\D\[1106] = zero[2]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\\D\[1107] = \QuadDec3:Cnt16:CounterUDB:overflow\[546]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\\D\[1108] = \QuadDec3:Cnt16:CounterUDB:underflow\[547]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:tc_reg_i\\D\[1109] = \QuadDec3:Cnt16:CounterUDB:tc_i\[567]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:prevCompare\\D\[1110] = \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[569]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:cmp_out_reg_i\\D\[1111] = \QuadDec3:Cnt16:CounterUDB:cmp_out_i\[569]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:count_stored_i\\D\[1112] = \QuadDec3:Net_1203\[575]
Removing Lhs of wire \PWM:PWMUDB:min_kill_reg\\D\[1118] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:prevCapture\\D\[1119] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:trig_last\\D\[1120] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:ltch_kill_reg\\D\[1123] = tmpOE__P00_Vout_net_0[1]
Removing Lhs of wire \PWM:PWMUDB:pwm_i_reg\\D\[1126] = \PWM:PWMUDB:pwm_i\[839]
Removing Lhs of wire \PWM:PWMUDB:pwm1_i_reg\\D\[1127] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:pwm2_i_reg\\D\[1128] = zero[2]

------------------------------------------------------
Aliased 0 equations, 239 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__P00_Vout_net_0' (cost = 0):
tmpOE__P00_Vout_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\QuadDec1:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec1:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec1:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec1:Net_1151\' (cost = 0):
\QuadDec1:Net_1151\ <= (not \QuadDec1:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec2:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec2:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec2:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec2:Net_1151\' (cost = 0):
\QuadDec2:Net_1151\ <= (not \QuadDec2:Net_1251\);

Note:  Expanding virtual equation for '\QuadDec3:Cnt16:CounterUDB:capt_either_edge\' (cost = 0):
\QuadDec3:Cnt16:CounterUDB:capt_either_edge\ <= (\QuadDec3:Cnt16:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\QuadDec3:Net_1151\' (cost = 0):
\QuadDec3:Net_1151\ <= (not \QuadDec3:Net_1251\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:pwm_temp\' (cost = 0):
\PWM:PWMUDB:pwm_temp\ <= (\PWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 32 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \QuadDec1:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec2:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \QuadDec3:Cnt16:CounterUDB:hwCapture\ to zero
Aliasing \PWM:PWMUDB:final_capture\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Removing Lhs of wire \QuadDec1:Cnt16:CounterUDB:hwCapture\[146] = zero[2]
Removing Lhs of wire \QuadDec2:Cnt16:CounterUDB:hwCapture\[333] = zero[2]
Removing Lhs of wire \QuadDec3:Cnt16:CounterUDB:hwCapture\[543] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:final_capture\[756] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[1020] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[1030] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[1040] = zero[2]
Removing Lhs of wire \PWM:PWMUDB:runmode_enable\\D\[1121] = \PWM:PWMUDB:control_7\[702]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -dcpsoc3 BEARCon2.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 13s.328ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Tuesday, 10 November 2015 21:59:08
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2.cyprj -d CY8C5888LTI-LP097 BEARCon2.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.078ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec1:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec2:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \QuadDec3:Cnt16:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_1:Net_134\ from registered to combinatorial
    Converted constant MacroCell: \WaveDAC8_2:Net_134\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1268
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=9, Signal=Net_722
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec1:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec2:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:Cnt16:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:Cnt16:CounterUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \QuadDec3:bQuadDec:CtrlClkEn\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CoarsePIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CoarsePIN(0)__PA ,
            pad => CoarsePIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN(0)__PA ,
            input => Net_1296 ,
            pad => LED_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_PIN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_PIN2(0)__PA ,
            input => Net_1296 ,
            pad => LED_PIN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P00_Vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P00_Vout(0)__PA ,
            analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
            pad => P00_Vout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P01_Vout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P01_Vout(0)__PA ,
            analog_term => \WaveDAC8_2:BuffAmp:Net_29\ ,
            pad => P01_Vout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_1A(0)__PA ,
            fb => Net_24 ,
            pad => Quad_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_1B(0)__PA ,
            fb => Net_32 ,
            pad => Quad_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_2A(0)__PA ,
            fb => Net_253 ,
            pad => Quad_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_2B(0)__PA ,
            fb => Net_254 ,
            pad => Quad_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_3A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_3A(0)__PA ,
            fb => Net_283 ,
            pad => Quad_3A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Quad_3B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Quad_3B(0)__PA ,
            fb => Net_284 ,
            pad => Quad_3B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(0)\__PA ,
            pad => \LCD_Char1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(1)\__PA ,
            pad => \LCD_Char1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(2)\__PA ,
            pad => \LCD_Char1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(3)\__PA ,
            pad => \LCD_Char1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(4)\__PA ,
            pad => \LCD_Char1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(5)\__PA ,
            pad => \LCD_Char1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char1:LCDPort(6)\__PA ,
            pad => \LCD_Char1:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_1296, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1296 (fanout=2)

    MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:Net_1203\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec1:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Net_1210\ (fanout=2)

    MacroCell: Name=\QuadDec1:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251_split\
        );
        Output = \QuadDec1:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec1:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:error\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec1:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1210\ * \QuadDec1:Net_1251\
        );
        Output = \QuadDec1:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec1:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1210\ * !\QuadDec1:Net_1251\
        );
        Output = \QuadDec1:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec1:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \QuadDec1:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec1:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \QuadDec1:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec1:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec1:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:Net_1203\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec2:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Net_1210\ (fanout=2)

    MacroCell: Name=\QuadDec2:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251_split\
        );
        Output = \QuadDec2:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec2:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:error\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec2:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1210\ * \QuadDec2:Net_1251\
        );
        Output = \QuadDec2:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec2:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1210\ * !\QuadDec2:Net_1251\
        );
        Output = \QuadDec2:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec2:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_253
        );
        Output = \QuadDec2:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec2:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_254
        );
        Output = \QuadDec2:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec2:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec2:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_3\ (fanout=1)

    MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_1203\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:Net_1203\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1203\ (fanout=3)

    MacroCell: Name=\QuadDec3:Net_1210\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Net_1210\ (fanout=2)

    MacroCell: Name=\QuadDec3:Net_1251\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251_split\
        );
        Output = \QuadDec3:Net_1251\ (fanout=6)

    MacroCell: Name=\QuadDec3:Net_1251_split\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1251_split\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_1260\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:error\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1260\ (fanout=10)

    MacroCell: Name=\QuadDec3:Net_530\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1210\ * \QuadDec3:Net_1251\
        );
        Output = \QuadDec3:Net_530\ (fanout=1)

    MacroCell: Name=\QuadDec3:Net_611\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1210\ * !\QuadDec3:Net_1251\
        );
        Output = \QuadDec3:Net_611\ (fanout=1)

    MacroCell: Name=\QuadDec3:bQuadDec:error\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:error\ (fanout=8)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_A_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_283
        );
        Output = \QuadDec3:bQuadDec:quad_A_filt\ (fanout=6)

    MacroCell: Name=\QuadDec3:bQuadDec:quad_B_filt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_284
        );
        Output = \QuadDec3:bQuadDec:quad_B_filt\ (fanout=6)

    MacroCell: Name=\QuadDec3:bQuadDec:state_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_0\ (fanout=7)

    MacroCell: Name=\QuadDec3:bQuadDec:state_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_1\ (fanout=7)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1268 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1268 ,
            cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM:PWMUDB:tc_i\ ,
            chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec1:Net_1251\ ,
            cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec1:Net_1251\ ,
            cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec1:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec1:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec2:Net_1251\ ,
            cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec2:Net_1251\ ,
            cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec2:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec2:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec3:Net_1251\ ,
            cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
            chain_out => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_722 ,
            cs_addr_2 => \QuadDec3:Net_1251\ ,
            cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
            cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
            z0_comb => \QuadDec3:Cnt16:CounterUDB:underflow\ ,
            f0_comb => \QuadDec3:Cnt16:CounterUDB:overflow\ ,
            ce1_comb => \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
            chain_in => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\QuadDec1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec1:Net_1260\ ,
            clock => Net_722 ,
            status_6 => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec1:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec1:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec1:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec1:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec1:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_722 ,
            status_3 => \QuadDec1:bQuadDec:error\ ,
            status_2 => \QuadDec1:Net_1260\ ,
            status_1 => \QuadDec1:Net_611\ ,
            status_0 => \QuadDec1:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec2:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec2:Net_1260\ ,
            clock => Net_722 ,
            status_6 => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec2:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec2:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec2:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec2:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec2:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_722 ,
            status_3 => \QuadDec2:bQuadDec:error\ ,
            status_2 => \QuadDec2:Net_1260\ ,
            status_1 => \QuadDec2:Net_611\ ,
            status_0 => \QuadDec2:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec3:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
        PORT MAP (
            reset => \QuadDec3:Net_1260\ ,
            clock => Net_722 ,
            status_6 => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
            status_5 => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
            status_3 => \QuadDec3:Cnt16:CounterUDB:status_3\ ,
            status_2 => \QuadDec3:Cnt16:CounterUDB:status_2\ ,
            status_1 => \QuadDec3:Cnt16:CounterUDB:underflow\ ,
            status_0 => \QuadDec3:Cnt16:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\QuadDec3:bQuadDec:Stsreg\
        PORT MAP (
            clock => Net_722 ,
            status_3 => \QuadDec3:bQuadDec:error\ ,
            status_2 => \QuadDec3:Net_1260\ ,
            status_1 => \QuadDec3:Net_611\ ,
            status_0 => \QuadDec3:Net_530\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0001111"
            cy_md_select = "0001111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1268 ,
            control_7 => \PWM:PWMUDB:control_7\ ,
            control_6 => \PWM:PWMUDB:control_6\ ,
            control_5 => \PWM:PWMUDB:control_5\ ,
            control_4 => \PWM:PWMUDB:control_4\ ,
            control_3 => \PWM:PWMUDB:control_3\ ,
            control_2 => \PWM:PWMUDB:control_2\ ,
            control_1 => \PWM:PWMUDB:control_1\ ,
            control_0 => \PWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_722 ,
            control_7 => \QuadDec1:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec1:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec1:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec1:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec1:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec1:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec1:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec1:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec2:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_722 ,
            control_7 => \QuadDec2:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec2:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec2:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec2:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec2:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec2:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec2:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec2:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\QuadDec3:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_722 ,
            control_7 => \QuadDec3:Cnt16:CounterUDB:control_7\ ,
            control_6 => \QuadDec3:Cnt16:CounterUDB:control_6\ ,
            control_5 => \QuadDec3:Cnt16:CounterUDB:control_5\ ,
            control_4 => \QuadDec3:Cnt16:CounterUDB:control_4\ ,
            control_3 => \QuadDec3:Cnt16:CounterUDB:control_3\ ,
            control_2 => \QuadDec3:Cnt16:CounterUDB:control_2\ ,
            control_1 => \QuadDec3:Cnt16:CounterUDB:control_1\ ,
            control_0 => \QuadDec3:Cnt16:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => Net_177 ,
            termin => zero ,
            termout => Net_2 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_3 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => Net_222 ,
            termin => zero ,
            termout => Net_14 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_15 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :   21 :   27 :   48 :  43.75%
UDB Macrocells                :   66 :  126 :  192 :  34.38%
UDB Unique Pterms             :  128 :  256 :  384 :  33.33%
UDB Total Pterms              :  134 :      :      : 
UDB Datapath Cells            :    8 :   16 :   24 :  33.33%
UDB Status Cells              :    6 :   18 :   24 :  25.00%
            StatusI Registers :    6 
UDB Control Cells             :    4 :   20 :   24 :  16.67%
            Control Registers :    4 
DMA Channels                  :    4 :   20 :   24 :  16.67%
Interrupts                    :    0 :   32 :   32 :   0.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    2 :    2 :    4 :  50.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    2 :    2 :    4 :  50.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    2 :    2 :    4 :  50.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.359ms
Tech mapping phase: Elapsed time ==> 1s.687ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : CoarsePIN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED_PIN(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LED_PIN2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P00_Vout(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P01_Vout(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Quad_1A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Quad_1B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Quad_2A(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Quad_2B(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Quad_3A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Quad_3B(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char1:LCDPort(6)\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \WaveDAC8_2:BuffAmp:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_2:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 46% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 67% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 90% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(3)][IoId=(0)] : CoarsePIN(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED_PIN(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LED_PIN2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : P00_Vout(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : P01_Vout(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Quad_1A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Quad_1B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : Quad_2A(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Quad_2B(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Quad_3A(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Quad_3B(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char1:LCDPort(6)\ (fixed)
OpAmp[0]@[FFB(OpAmp,0)] : \WaveDAC8_2:BuffAmp:ABuf\ (fixed)
OpAmp[2]@[FFB(OpAmp,2)] : \WaveDAC8_1:BuffAmp:ABuf\ (fixed)
VIDAC[2]@[FFB(VIDAC,2)] : \WaveDAC8_1:VDAC8:viDAC8\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8_2:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 2s.375ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \WaveDAC8_1:BuffAmp:Net_29\ {
    p0_0
    opamp_2_vminus_x_p0_0
    opamp_2_vminus
  }
  Net: \WaveDAC8_2:BuffAmp:Net_29\ {
    p0_1
    opamp_0_vminus_x_p0_1
    opamp_0_vminus
  }
  Net: \WaveDAC8_1:Net_189\ {
    vidac_2_vout
    agl4_x_vidac_2_vout
    agl4
    agl4_x_opamp_2_vplus
    opamp_2_vplus
  }
  Net: \WaveDAC8_1:VDAC8:Net_77\ {
  }
  Net: \WaveDAC8_2:Net_189\ {
    vidac_0_vout
    abusl3_x_vidac_0_vout
    abusl3
    abusl3_x_opamp_0_vplus
    opamp_0_vplus
  }
  Net: \WaveDAC8_2:VDAC8:Net_77\ {
  }
}
Map of item to net {
  p0_0                                             -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus_x_p0_0                            -> \WaveDAC8_1:BuffAmp:Net_29\
  opamp_2_vminus                                   -> \WaveDAC8_1:BuffAmp:Net_29\
  p0_1                                             -> \WaveDAC8_2:BuffAmp:Net_29\
  opamp_0_vminus_x_p0_1                            -> \WaveDAC8_2:BuffAmp:Net_29\
  opamp_0_vminus                                   -> \WaveDAC8_2:BuffAmp:Net_29\
  vidac_2_vout                                     -> \WaveDAC8_1:Net_189\
  agl4_x_vidac_2_vout                              -> \WaveDAC8_1:Net_189\
  agl4                                             -> \WaveDAC8_1:Net_189\
  agl4_x_opamp_2_vplus                             -> \WaveDAC8_1:Net_189\
  opamp_2_vplus                                    -> \WaveDAC8_1:Net_189\
  vidac_0_vout                                     -> \WaveDAC8_2:Net_189\
  abusl3_x_vidac_0_vout                            -> \WaveDAC8_2:Net_189\
  abusl3                                           -> \WaveDAC8_2:Net_189\
  abusl3_x_opamp_0_vplus                           -> \WaveDAC8_2:Net_189\
  opamp_0_vplus                                    -> \WaveDAC8_2:Net_189\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.671ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 3.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.57
                   Pterms :            5.74
               Macrocells :            2.87
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 389, final cost is 389 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      10.08 :       5.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_B_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec1:Net_1251\ ,
        cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec2:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_254
        );
        Output = \QuadDec2:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Net_1251\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              \QuadDec2:bQuadDec:quad_A_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:Net_1251\ * !\QuadDec2:Net_1260\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\
            + \QuadDec2:Net_1251_split\
        );
        Output = \QuadDec2:Net_1251\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec2:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec2:Net_1260\ ,
        clock => Net_722 ,
        status_6 => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec2:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec2:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec2:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec2:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Net_1210\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec2:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec2:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec2:Net_1210\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Net_530\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1210\ * \QuadDec2:Net_1251\
        );
        Output = \QuadDec2:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Net_611\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1210\ * !\QuadDec2:Net_1251\
        );
        Output = \QuadDec2:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec2:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec2:Net_1203\
        );
        Output = \QuadDec2:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec2:Net_1203\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:Net_1203\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec2:Net_1260\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:error\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec2:Net_1251\ ,
        cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec2:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec2:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec2:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec2:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec2:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_722 ,
        status_3 => \QuadDec2:bQuadDec:error\ ,
        status_2 => \QuadDec2:Net_1260\ ,
        status_1 => \QuadDec2:Net_611\ ,
        status_0 => \QuadDec2:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec2:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_722 ,
        control_7 => \QuadDec2:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec2:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec2:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec2:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec2:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec2:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec2:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec2:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Net_1210\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Net_1210\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec1:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec1:Net_1203\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Net_1203\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec1:Net_1260\ * \QuadDec1:Net_1203\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1203\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec1:Net_1251\ ,
        cs_addr_1 => \QuadDec1:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec1:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec1:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec1:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec1:Cnt16:CounterUDB:sC16:counterdp:u0\

controlcell: Name =\QuadDec1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_722 ,
        control_7 => \QuadDec1:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec1:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec1:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec1:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec1:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec1:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec1:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec1:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec1:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_32
        );
        Output = \QuadDec1:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_253
        );
        Output = \QuadDec2:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\QuadDec1:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_24
        );
        Output = \QuadDec1:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\QuadDec1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec1:Net_1260\ ,
        clock => Net_722 ,
        status_6 => \QuadDec1:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec1:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec1:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec1:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec1:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec1:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec2:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:error\ * \QuadDec2:bQuadDec:state_1\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:error\ * !\QuadDec2:bQuadDec:state_1\ * 
              !\QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec2:bQuadDec:error\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * !\QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              \QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
            + !\QuadDec2:Net_1260\ * \QuadDec2:bQuadDec:quad_A_filt\ * 
              !\QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * \QuadDec2:bQuadDec:state_0\
            + \QuadDec2:bQuadDec:quad_A_filt\ * 
              \QuadDec2:bQuadDec:quad_B_filt\ * !\QuadDec2:bQuadDec:error\ * 
              !\QuadDec2:bQuadDec:state_1\ * !\QuadDec2:bQuadDec:state_0\
        );
        Output = \QuadDec2:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec1:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec2:Net_1251\ ,
        cs_addr_1 => \QuadDec2:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec2:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec2:Cnt16:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Net_611\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1210\ * !\QuadDec1:Net_1251\
        );
        Output = \QuadDec1:Net_611\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec1:bQuadDec:error\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Net_530\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec1:Net_1210\ * \QuadDec1:Net_1251\
        );
        Output = \QuadDec1:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\QuadDec1:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_722 ,
        status_3 => \QuadDec1:bQuadDec:error\ ,
        status_2 => \QuadDec1:Net_1260\ ,
        status_1 => \QuadDec1:Net_611\ ,
        status_0 => \QuadDec1:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Net_1210\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Net_1210\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Net_530\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1210\ * \QuadDec3:Net_1251\
        );
        Output = \QuadDec3:Net_530\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Net_611\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1210\ * !\QuadDec3:Net_1251\
        );
        Output = \QuadDec3:Net_611\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Net_1251\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              \QuadDec3:bQuadDec:quad_A_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:Net_1251\ * !\QuadDec3:Net_1260\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + \QuadDec3:Net_1251_split\
        );
        Output = \QuadDec3:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Net_1260\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:error\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1260\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec3:Net_1251\ ,
        cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
        chain_out => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\QuadDec3:bQuadDec:Stsreg\
    PORT MAP (
        clock => Net_722 ,
        status_3 => \QuadDec3:bQuadDec:error\ ,
        status_2 => \QuadDec3:Net_1260\ ,
        status_1 => \QuadDec3:Net_611\ ,
        status_0 => \QuadDec3:Net_530\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0001111"
        cy_md_select = "0001111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\QuadDec3:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_722 ,
        control_7 => \QuadDec3:Cnt16:CounterUDB:control_7\ ,
        control_6 => \QuadDec3:Cnt16:CounterUDB:control_6\ ,
        control_5 => \QuadDec3:Cnt16:CounterUDB:control_5\ ,
        control_4 => \QuadDec3:Cnt16:CounterUDB:control_4\ ,
        control_3 => \QuadDec3:Cnt16:CounterUDB:control_3\ ,
        control_2 => \QuadDec3:Cnt16:CounterUDB:control_2\ ,
        control_1 => \QuadDec3:Cnt16:CounterUDB:control_1\ ,
        control_0 => \QuadDec3:Cnt16:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:control_7\ * 
              !\QuadDec3:Cnt16:CounterUDB:count_stored_i\ * 
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Net_1203\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Net_1203\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:Net_1203\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:Net_1203\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:bQuadDec:state_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_B_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=3, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:control_7\
        );
        Output = \PWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1296, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1268) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM:PWMUDB:runmode_enable\ * \PWM:PWMUDB:cmp1_less\
        );
        Output = Net_1296 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1268 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM:PWMUDB:tc_i\ ,
        chain_in => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1268 ,
        control_7 => \PWM:PWMUDB:control_7\ ,
        control_6 => \PWM:PWMUDB:control_6\ ,
        control_5 => \PWM:PWMUDB:control_5\ ,
        control_4 => \PWM:PWMUDB:control_4\ ,
        control_3 => \PWM:PWMUDB:control_3\ ,
        control_2 => \PWM:PWMUDB:control_2\ ,
        control_1 => \PWM:PWMUDB:control_1\ ,
        control_0 => \PWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec1:Net_1251_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * \QuadDec1:bQuadDec:quad_B_filt\ * 
              !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:Net_1260\ * \QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * \QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:quad_A_filt\ * 
              \QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_1\ * !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1251_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\QuadDec1:Net_1251\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              !\QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              \QuadDec1:bQuadDec:quad_A_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_0\
            + \QuadDec1:Net_1251\ * !\QuadDec1:Net_1260\ * 
              !\QuadDec1:bQuadDec:quad_B_filt\ * !\QuadDec1:bQuadDec:error\ * 
              \QuadDec1:bQuadDec:state_1\
            + \QuadDec1:Net_1251_split\
        );
        Output = \QuadDec1:Net_1251\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec1:Net_1260\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:error\
            + !\QuadDec1:Net_1260\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
            + !\QuadDec1:bQuadDec:error\ * !\QuadDec1:bQuadDec:state_1\ * 
              !\QuadDec1:bQuadDec:state_0\
        );
        Output = \QuadDec1:Net_1260\ (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ * 
              !\QuadDec3:Cnt16:CounterUDB:prevCompare\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:underflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:underflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_3\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:underflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:underflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:cmp_out_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_722 ,
        cs_addr_2 => \QuadDec3:Net_1251\ ,
        cs_addr_1 => \QuadDec3:Cnt16:CounterUDB:count_enable\ ,
        cs_addr_0 => \QuadDec3:Cnt16:CounterUDB:reload\ ,
        z0_comb => \QuadDec3:Cnt16:CounterUDB:underflow\ ,
        f0_comb => \QuadDec3:Cnt16:CounterUDB:overflow\ ,
        ce1_comb => \QuadDec3:Cnt16:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
        chain_in => \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \QuadDec3:Cnt16:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\QuadDec3:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\
    PORT MAP (
        reset => \QuadDec3:Net_1260\ ,
        clock => Net_722 ,
        status_6 => \QuadDec3:Cnt16:CounterUDB:status_6\ ,
        status_5 => \QuadDec3:Cnt16:CounterUDB:status_5\ ,
        status_3 => \QuadDec3:Cnt16:CounterUDB:status_3\ ,
        status_2 => \QuadDec3:Cnt16:CounterUDB:status_2\ ,
        status_1 => \QuadDec3:Cnt16:CounterUDB:underflow\ ,
        status_0 => \QuadDec3:Cnt16:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:bQuadDec:error\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * !\QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * \QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:error\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_B_filt\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_284
        );
        Output = \QuadDec3:bQuadDec:quad_B_filt\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\QuadDec3:Cnt16:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \QuadDec3:Cnt16:CounterUDB:overflow\ * 
              !\QuadDec3:Cnt16:CounterUDB:overflow_reg_i\
        );
        Output = \QuadDec3:Cnt16:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\QuadDec3:bQuadDec:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              \QuadDec3:bQuadDec:state_0\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:error\ * \QuadDec3:bQuadDec:state_1\
            + !\QuadDec3:Net_1260\ * \QuadDec3:bQuadDec:quad_A_filt\ * 
              \QuadDec3:bQuadDec:error\ * !\QuadDec3:bQuadDec:state_1\ * 
              !\QuadDec3:bQuadDec:state_0\
            + \QuadDec3:bQuadDec:quad_A_filt\ * 
              !\QuadDec3:bQuadDec:quad_B_filt\ * !\QuadDec3:bQuadDec:error\ * 
              !\QuadDec3:bQuadDec:state_1\ * !\QuadDec3:bQuadDec:state_0\
        );
        Output = \QuadDec3:bQuadDec:state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\QuadDec3:bQuadDec:quad_A_filt\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_722) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_283
        );
        Output = \QuadDec3:bQuadDec:quad_A_filt\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1268 ,
        cs_addr_2 => \PWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM:PWMUDB:runmode_enable\ ,
        chain_out => \PWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: empty
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8_1:Wave1_DMA\
        PORT MAP (
            dmareq => Net_177 ,
            termin => zero ,
            termout => Net_2 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8_1:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_3 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(2)] 
    drqcell: Name =\WaveDAC8_2:Wave1_DMA\
        PORT MAP (
            dmareq => Net_222 ,
            termin => zero ,
            termout => Net_14 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqHod=(0)][DrqId=(3)] 
    drqcell: Name =\WaveDAC8_2:Wave2_DMA\
        PORT MAP (
            termin => zero ,
            termout => Net_15 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = P00_Vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P00_Vout(0)__PA ,
        analog_term => \WaveDAC8_1:BuffAmp:Net_29\ ,
        pad => P00_Vout(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = P01_Vout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P01_Vout(0)__PA ,
        analog_term => \WaveDAC8_2:BuffAmp:Net_29\ ,
        pad => P01_Vout(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN(0)__PA ,
        input => Net_1296 ,
        pad => LED_PIN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_PIN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_PIN2(0)__PA ,
        input => Net_1296 ,
        pad => LED_PIN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Quad_3A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_3A(0)__PA ,
        fb => Net_283 ,
        pad => Quad_3A(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Quad_3B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_3B(0)__PA ,
        fb => Net_284 ,
        pad => Quad_3B(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Quad_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_2B(0)__PA ,
        fb => Net_254 ,
        pad => Quad_2B(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Quad_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_2A(0)__PA ,
        fb => Net_253 ,
        pad => Quad_2A(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Quad_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_1B(0)__PA ,
        fb => Net_32 ,
        pad => Quad_1B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Quad_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Quad_1A(0)__PA ,
        fb => Net_24 ,
        pad => Quad_1A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(0)\__PA ,
        pad => \LCD_Char1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(1)\__PA ,
        pad => \LCD_Char1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(2)\__PA ,
        pad => \LCD_Char1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(3)\__PA ,
        pad => \LCD_Char1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(4)\__PA ,
        pad => \LCD_Char1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(5)\__PA ,
        pad => \LCD_Char1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char1:LCDPort(6)\__PA ,
        pad => \LCD_Char1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = CoarsePIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CoarsePIN(0)__PA ,
        pad => CoarsePIN(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Net_1268 ,
            dclk_0 => Net_1268_local ,
            dclk_glb_1 => Net_722 ,
            dclk_1 => Net_722_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: 
    Timer Block @ [FFB(Timer,0)]: 
    timercell: Name =\Counter_1:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_177 ,
            cmp => \Counter_1:Net_47\ ,
            irq => \Counter_1:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ [FFB(Timer,1)]: 
    timercell: Name =\Counter_2:CounterHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ZERO__ ,
            tc => Net_222 ,
            cmp => \Counter_2:Net_47\ ,
            irq => \Counter_2:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: 
    VIDAC Block @ [FFB(VIDAC,0)]: 
    vidaccell: Name =\WaveDAC8_2:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_222 ,
            vout => \WaveDAC8_2:Net_189\ ,
            iout => \WaveDAC8_2:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ [FFB(VIDAC,2)]: 
    vidaccell: Name =\WaveDAC8_1:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_177 ,
            vout => \WaveDAC8_1:Net_189\ ,
            iout => \WaveDAC8_1:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp Fixed Block group 0: 
    Opamp Block @ [FFB(OpAmp,0)]: 
    abufcell: Name =\WaveDAC8_2:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_2:Net_189\ ,
            vminus => \WaveDAC8_2:BuffAmp:Net_29\ ,
            vout => \WaveDAC8_2:BuffAmp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ [FFB(OpAmp,2)]: 
    abufcell: Name =\WaveDAC8_1:BuffAmp:ABuf\
        PORT MAP (
            vplus => \WaveDAC8_1:Net_189\ ,
            vminus => \WaveDAC8_1:BuffAmp:Net_29\ ,
            vout => \WaveDAC8_1:BuffAmp:Net_29\ );
        Properties:
        {
            cy_registers = ""
        }
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |            P00_Vout(0) | Analog(\WaveDAC8_1:BuffAmp:Net_29\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |            P01_Vout(0) | Analog(\WaveDAC8_2:BuffAmp:Net_29\)
     |   2 |     * |      NONE |         CMOS_OUT |             LED_PIN(0) | In(Net_1296)
     |   3 |     * |      NONE |         CMOS_OUT |            LED_PIN2(0) | In(Net_1296)
     |   6 |     * |      NONE |      RES_PULL_UP |             Quad_3A(0) | FB(Net_283)
     |   7 |     * |      NONE |      RES_PULL_UP |             Quad_3B(0) | FB(Net_284)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------
   1 |   4 |     * |      NONE |      RES_PULL_UP |             Quad_2B(0) | FB(Net_254)
     |   5 |     * |      NONE |      RES_PULL_UP |             Quad_2A(0) | FB(Net_253)
     |   6 |     * |      NONE |      RES_PULL_UP |             Quad_1B(0) | FB(Net_32)
     |   7 |     * |      NONE |      RES_PULL_UP |             Quad_1A(0) | FB(Net_24)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |           CoarsePIN(0) | 
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 4s.875ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.843ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.734ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: BEARCon2_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK(fixed-function)" to "CyBUS_CLK". See the timing report for details. (File=C:\temp\GitHub\BEARCon2\software\PSOC5\BEARCon2.cydsn\BEARCon2_timing.html)
Timing report is in BEARCon2_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.187ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 19s.312ms
API generation phase: Elapsed time ==> 5s.062ms
Dependency generation phase: Elapsed time ==> 0s.156ms
Cleanup phase: Elapsed time ==> 0s.046ms
