
ubuntu-preinstalled/envsubst:     file format elf32-littlearm


Disassembly of section .init:

00000d6c <.init>:
 d6c:	push	{r3, lr}
 d70:	bl	164c <__assert_fail@plt+0x5bc>
 d74:	pop	{r3, pc}

Disassembly of section .plt:

00000d78 <fdopen@plt-0x14>:
     d78:	push	{lr}		; (str lr, [sp, #-4]!)
     d7c:	ldr	lr, [pc, #4]	; d88 <fdopen@plt-0x4>
     d80:	add	lr, pc, lr
     d84:	ldr	pc, [lr, #8]!
     d88:	andeq	r4, r1, r8, lsr #2

00000d8c <fdopen@plt>:
     d8c:	add	ip, pc, #0, 12
     d90:	add	ip, ip, #20, 20	; 0x14000
     d94:	ldr	pc, [ip, #296]!	; 0x128

00000d98 <calloc@plt>:
     d98:	add	ip, pc, #0, 12
     d9c:	add	ip, ip, #20, 20	; 0x14000
     da0:	ldr	pc, [ip, #288]!	; 0x120

00000da4 <iconv_close@plt>:
     da4:	add	ip, pc, #0, 12
     da8:	add	ip, ip, #20, 20	; 0x14000
     dac:	ldr	pc, [ip, #280]!	; 0x118

00000db0 <iconv@plt>:
     db0:	add	ip, pc, #0, 12
     db4:	add	ip, ip, #20, 20	; 0x14000
     db8:	ldr	pc, [ip, #272]!	; 0x110

00000dbc <strcmp@plt>:
     dbc:			; <UNDEFINED> instruction: 0xe7fd4778
     dc0:	add	ip, pc, #0, 12
     dc4:	add	ip, ip, #20, 20	; 0x14000
     dc8:	ldr	pc, [ip, #260]!	; 0x104

00000dcc <__cxa_finalize@plt>:
     dcc:	add	ip, pc, #0, 12
     dd0:	add	ip, ip, #20, 20	; 0x14000
     dd4:	ldr	pc, [ip, #252]!	; 0xfc

00000dd8 <basename@plt>:
     dd8:	add	ip, pc, #0, 12
     ddc:	add	ip, ip, #20, 20	; 0x14000
     de0:	ldr	pc, [ip, #244]!	; 0xf4

00000de4 <__isoc99_fscanf@plt>:
     de4:	add	ip, pc, #0, 12
     de8:	add	ip, ip, #20, 20	; 0x14000
     dec:	ldr	pc, [ip, #236]!	; 0xec

00000df0 <fflush@plt>:
     df0:	add	ip, pc, #0, 12
     df4:	add	ip, ip, #20, 20	; 0x14000
     df8:	ldr	pc, [ip, #228]!	; 0xe4

00000dfc <wcwidth@plt>:
     dfc:	add	ip, pc, #0, 12
     e00:	add	ip, ip, #20, 20	; 0x14000
     e04:	ldr	pc, [ip, #220]!	; 0xdc

00000e08 <memmove@plt>:
     e08:	add	ip, pc, #0, 12
     e0c:	add	ip, ip, #20, 20	; 0x14000
     e10:	ldr	pc, [ip, #212]!	; 0xd4

00000e14 <free@plt>:
     e14:			; <UNDEFINED> instruction: 0xe7fd4778
     e18:	add	ip, pc, #0, 12
     e1c:	add	ip, ip, #20, 20	; 0x14000
     e20:	ldr	pc, [ip, #200]!	; 0xc8

00000e24 <ferror@plt>:
     e24:	add	ip, pc, #0, 12
     e28:	add	ip, ip, #20, 20	; 0x14000
     e2c:	ldr	pc, [ip, #192]!	; 0xc0

00000e30 <memcpy@plt>:
     e30:	add	ip, pc, #0, 12
     e34:	add	ip, ip, #20, 20	; 0x14000
     e38:	ldr	pc, [ip, #184]!	; 0xb8

00000e3c <mbsinit@plt>:
     e3c:	add	ip, pc, #0, 12
     e40:	add	ip, ip, #20, 20	; 0x14000
     e44:	ldr	pc, [ip, #176]!	; 0xb0

00000e48 <memcmp@plt>:
     e48:	add	ip, pc, #0, 12
     e4c:	add	ip, ip, #20, 20	; 0x14000
     e50:	ldr	pc, [ip, #168]!	; 0xa8

00000e54 <dcgettext@plt>:
     e54:	add	ip, pc, #0, 12
     e58:	add	ip, ip, #20, 20	; 0x14000
     e5c:	ldr	pc, [ip, #160]!	; 0xa0

00000e60 <strdup@plt>:
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #20, 20	; 0x14000
     e68:	ldr	pc, [ip, #152]!	; 0x98

00000e6c <__stack_chk_fail@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #20, 20	; 0x14000
     e74:	ldr	pc, [ip, #144]!	; 0x90

00000e78 <realloc@plt>:
     e78:	add	ip, pc, #0, 12
     e7c:	add	ip, ip, #20, 20	; 0x14000
     e80:	ldr	pc, [ip, #136]!	; 0x88

00000e84 <textdomain@plt>:
     e84:	add	ip, pc, #0, 12
     e88:	add	ip, ip, #20, 20	; 0x14000
     e8c:	ldr	pc, [ip, #128]!	; 0x80

00000e90 <iswcntrl@plt>:
     e90:	add	ip, pc, #0, 12
     e94:	add	ip, ip, #20, 20	; 0x14000
     e98:	ldr	pc, [ip, #120]!	; 0x78

00000e9c <fwrite@plt>:
     e9c:	add	ip, pc, #0, 12
     ea0:	add	ip, ip, #20, 20	; 0x14000
     ea4:	ldr	pc, [ip, #112]!	; 0x70

00000ea8 <__ctype_get_mb_cur_max@plt>:
     ea8:	add	ip, pc, #0, 12
     eac:	add	ip, ip, #20, 20	; 0x14000
     eb0:	ldr	pc, [ip, #104]!	; 0x68

00000eb4 <mbrtowc@plt>:
     eb4:	add	ip, pc, #0, 12
     eb8:	add	ip, ip, #20, 20	; 0x14000
     ebc:	ldr	pc, [ip, #96]!	; 0x60

00000ec0 <error@plt>:
     ec0:	add	ip, pc, #0, 12
     ec4:	add	ip, ip, #20, 20	; 0x14000
     ec8:	ldr	pc, [ip, #88]!	; 0x58

00000ecc <open64@plt>:
     ecc:	add	ip, pc, #0, 12
     ed0:	add	ip, ip, #20, 20	; 0x14000
     ed4:	ldr	pc, [ip, #80]!	; 0x50

00000ed8 <getenv@plt>:
     ed8:	add	ip, pc, #0, 12
     edc:	add	ip, ip, #20, 20	; 0x14000
     ee0:	ldr	pc, [ip, #72]!	; 0x48

00000ee4 <malloc@plt>:
     ee4:	add	ip, pc, #0, 12
     ee8:	add	ip, ip, #20, 20	; 0x14000
     eec:	ldr	pc, [ip, #64]!	; 0x40

00000ef0 <iconv_open@plt>:
     ef0:	add	ip, pc, #0, 12
     ef4:	add	ip, ip, #20, 20	; 0x14000
     ef8:	ldr	pc, [ip, #56]!	; 0x38

00000efc <__libc_start_main@plt>:
     efc:	add	ip, pc, #0, 12
     f00:	add	ip, ip, #20, 20	; 0x14000
     f04:	ldr	pc, [ip, #48]!	; 0x30

00000f08 <__gmon_start__@plt>:
     f08:	add	ip, pc, #0, 12
     f0c:	add	ip, ip, #20, 20	; 0x14000
     f10:	ldr	pc, [ip, #40]!	; 0x28

00000f14 <getopt_long@plt>:
     f14:	add	ip, pc, #0, 12
     f18:	add	ip, ip, #20, 20	; 0x14000
     f1c:	ldr	pc, [ip, #32]!

00000f20 <__ctype_b_loc@plt>:
     f20:	add	ip, pc, #0, 12
     f24:	add	ip, ip, #20, 20	; 0x14000
     f28:	ldr	pc, [ip, #24]!

00000f2c <exit@plt>:
     f2c:	add	ip, pc, #0, 12
     f30:	add	ip, ip, #20, 20	; 0x14000
     f34:	ldr	pc, [ip, #16]!

00000f38 <iswspace@plt>:
     f38:	add	ip, pc, #0, 12
     f3c:	add	ip, ip, #20, 20	; 0x14000
     f40:	ldr	pc, [ip, #8]!

00000f44 <strlen@plt>:
     f44:	add	ip, pc, #0, 12
     f48:	add	ip, ip, #20, 20	; 0x14000
     f4c:	ldr	pc, [ip, #0]!

00000f50 <strchr@plt>:
     f50:	add	ip, pc, #0, 12
     f54:	add	ip, ip, #77824	; 0x13000
     f58:	ldr	pc, [ip, #4088]!	; 0xff8

00000f5c <ungetc@plt>:
     f5c:	add	ip, pc, #0, 12
     f60:	add	ip, ip, #77824	; 0x13000
     f64:	ldr	pc, [ip, #4080]!	; 0xff0

00000f68 <__errno_location@plt>:
     f68:	add	ip, pc, #0, 12
     f6c:	add	ip, ip, #77824	; 0x13000
     f70:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f74 <iswalnum@plt>:
     f74:	add	ip, pc, #0, 12
     f78:	add	ip, ip, #77824	; 0x13000
     f7c:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f80 <__sprintf_chk@plt>:
     f80:	add	ip, pc, #0, 12
     f84:	add	ip, ip, #77824	; 0x13000
     f88:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f8c <__cxa_atexit@plt>:
     f8c:			; <UNDEFINED> instruction: 0xe7fd4778
     f90:	add	ip, pc, #0, 12
     f94:	add	ip, ip, #77824	; 0x13000
     f98:	ldr	pc, [ip, #4044]!	; 0xfcc

00000f9c <memset@plt>:
     f9c:	add	ip, pc, #0, 12
     fa0:	add	ip, ip, #77824	; 0x13000
     fa4:	ldr	pc, [ip, #4036]!	; 0xfc4

00000fa8 <putchar@plt>:
     fa8:	add	ip, pc, #0, 12
     fac:	add	ip, ip, #77824	; 0x13000
     fb0:	ldr	pc, [ip, #4028]!	; 0xfbc

00000fb4 <__printf_chk@plt>:
     fb4:	add	ip, pc, #0, 12
     fb8:	add	ip, ip, #77824	; 0x13000
     fbc:	ldr	pc, [ip, #4020]!	; 0xfb4

00000fc0 <__fprintf_chk@plt>:
     fc0:	add	ip, pc, #0, 12
     fc4:	add	ip, ip, #77824	; 0x13000
     fc8:	ldr	pc, [ip, #4012]!	; 0xfac

00000fcc <memchr@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #77824	; 0x13000
     fd4:	ldr	pc, [ip, #4004]!	; 0xfa4

00000fd8 <fclose@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #77824	; 0x13000
     fe0:	ldr	pc, [ip, #3996]!	; 0xf9c

00000fe4 <strnlen@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #77824	; 0x13000
     fec:	ldr	pc, [ip, #3988]!	; 0xf94

00000ff0 <__uflow@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #77824	; 0x13000
     ff8:	ldr	pc, [ip, #3980]!	; 0xf8c

00000ffc <setlocale@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #77824	; 0x13000
    1004:	ldr	pc, [ip, #3972]!	; 0xf84

00001008 <strrchr@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #77824	; 0x13000
    1010:	ldr	pc, [ip, #3964]!	; 0xf7c

00001014 <nl_langinfo@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #77824	; 0x13000
    101c:	ldr	pc, [ip, #3956]!	; 0xf74

00001020 <fputc@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #77824	; 0x13000
    1028:	ldr	pc, [ip, #3948]!	; 0xf6c

0000102c <putc@plt>:
    102c:			; <UNDEFINED> instruction: 0xe7fd4778
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #77824	; 0x13000
    1038:	ldr	pc, [ip, #3936]!	; 0xf60

0000103c <qsort@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #77824	; 0x13000
    1044:	ldr	pc, [ip, #3928]!	; 0xf58

00001048 <bindtextdomain@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3920]!	; 0xf50

00001054 <fputs@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3912]!	; 0xf48

00001060 <strncmp@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #77824	; 0x13000
    1068:	ldr	pc, [ip, #3904]!	; 0xf40

0000106c <abort@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #77824	; 0x13000
    1074:	ldr	pc, [ip, #3896]!	; 0xf38

00001078 <getc@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #77824	; 0x13000
    1080:	ldr	pc, [ip, #3888]!	; 0xf30

00001084 <close@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #77824	; 0x13000
    108c:	ldr	pc, [ip, #3880]!	; 0xf28

00001090 <__assert_fail@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #77824	; 0x13000
    1098:	ldr	pc, [ip, #3872]!	; 0xf20

Disassembly of section .text:

0000109c <.text>:
    109c:	svcmi	0x00f0e92d
    10a0:	addlt	r4, r7, r6, lsl #12
    10a4:	strmi	r6, [sp], -r8, lsl #16
    10a8:	stc2	0, cr15, [r6], {0}
    10ac:	strtne	pc, [r8], #2271	; 0x8df
    10b0:			; <UNDEFINED> instruction: 0xf8df2006
    10b4:	strcs	r8, [r0], #-1192	; 0xfffffb58
    10b8:			; <UNDEFINED> instruction: 0xf8df4479
    10bc:			; <UNDEFINED> instruction: 0xf7ff74a4
    10c0:	ldrbtmi	lr, [r8], #3998	; 0xf9e
    10c4:	ldrne	pc, [ip], #2271	; 0x8df
    10c8:			; <UNDEFINED> instruction: 0x4640447f
    10cc:	ldrlt	pc, [r8], #2271	; 0x8df
    10d0:	sxtabmi	r4, r2, r9, ror #8
    10d4:	svc	0x00b8f7ff
    10d8:			; <UNDEFINED> instruction: 0xf7ff4640
    10dc:			; <UNDEFINED> instruction: 0xf8dfeed4
    10e0:	strls	r2, [r3], #-1164	; 0xfffffb74
    10e4:			; <UNDEFINED> instruction: 0xf8df44fb
    10e8:	strtmi	r8, [r1], r8, lsl #9
    10ec:	ldrbtmi	r5, [r8], #2232	; 0x8b8
    10f0:			; <UNDEFINED> instruction: 0xf8f2f003
    10f4:	tstlt	r0, r3
    10f8:	tstle	r5, r6, asr r8
    10fc:	strtmi	r2, [r9], -r1, lsl #8
    1100:			; <UNDEFINED> instruction: 0x4642465b
    1104:			; <UNDEFINED> instruction: 0xf8cd4630
    1108:			; <UNDEFINED> instruction: 0xf7ff9000
    110c:	mcrrne	15, 0, lr, r1, cr4
    1110:	stmdacs	r8!, {r0, r5, ip, lr, pc}^
    1114:	stclle	0, cr13, [lr, #20]!
    1118:	tstle	r5, r6, ror r8
    111c:	beq	7d260 <__assert_fail@plt+0x7c1d0>
    1120:	movwcs	lr, #6125	; 0x17ed
    1124:	strb	r9, [sl, r3, lsl #6]!
    1128:	strbcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    112c:			; <UNDEFINED> instruction: 0xf8df2205
    1130:	andcs	r1, r0, r8, asr #8
    1134:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    1138:			; <UNDEFINED> instruction: 0xf7ff681c
    113c:			; <UNDEFINED> instruction: 0xf8dfee8c
    1140:	tstcs	r1, ip, lsr r4
    1144:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1148:	strtmi	r4, [r0], -r2, lsl #12
    114c:	svc	0x0038f7ff
    1150:			; <UNDEFINED> instruction: 0xf7ff2001
    1154:	bllt	1d3cd0c <__assert_fail@plt+0x1d3bc7c>
    1158:	blcs	27d6c <__assert_fail@plt+0x26cdc>
    115c:	msrhi	CPSR_fx, r0, asr #32
    1160:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    1164:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    1168:	blcs	47d3c <__assert_fail@plt+0x46cac>
    116c:			; <UNDEFINED> instruction: 0xf8dddd0d
    1170:	andcs	r8, r5, #12
    1174:	strne	pc, [ip], #-2271	; 0xfffff721
    1178:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    117c:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1180:	strmi	r4, [r2], -r1, asr #12
    1184:			; <UNDEFINED> instruction: 0xf7ff2001
    1188:	stmdavs	r3!, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}
    118c:			; <UNDEFINED> instruction: 0xf1ba1af6
    1190:	eorsle	r0, pc, r0, lsl #30
    1194:			; <UNDEFINED> instruction: 0xf0002e00
    1198:	mcrcs	1, 0, r8, cr1, cr2, {6}
    119c:	bicshi	pc, sl, r0, asr #32
    11a0:			; <UNDEFINED> instruction: 0xf85549f9
    11a4:	movwcc	r0, #4131	; 0x1023
    11a8:	eorvs	r4, r3, r9, ror r4
    11ac:	blx	fecbd1b4 <__assert_fail@plt+0xfecbc124>
    11b0:			; <UNDEFINED> instruction: 0xf7ff2000
    11b4:	blmi	ffc7ccac <__assert_fail@plt+0xffc7bc1c>
    11b8:	ldmpl	fp!, {r2, r4, r5, r6, r7, sl, fp, lr}^
    11bc:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, lr}
    11c0:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    11c4:	ldmibmi	r3!, {r1, r4, r5, r6, r7, r8, r9, fp, lr}^
    11c8:	strls	r4, [r0], #-1147	; 0xfffffb85
    11cc:			; <UNDEFINED> instruction: 0x46024479
    11d0:			; <UNDEFINED> instruction: 0xf7ff2001
    11d4:	ldmibmi	r0!, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    11d8:	andcs	r2, r0, r5, lsl #4
    11dc:			; <UNDEFINED> instruction: 0xf7ff4479
    11e0:	bmi	ffbbcad0 <__assert_fail@plt+0xffbbba40>
    11e4:			; <UNDEFINED> instruction: 0x4601447a
    11e8:			; <UNDEFINED> instruction: 0xf7ff2001
    11ec:	stmibmi	ip!, {r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    11f0:	andcs	r2, r0, r5, lsl #4
    11f4:			; <UNDEFINED> instruction: 0xf7ff4479
    11f8:	andls	lr, r3, lr, lsr #28
    11fc:	ldrbtmi	r4, [r8], #-2281	; 0xfffff717
    1200:			; <UNDEFINED> instruction: 0xff24f000
    1204:	strmi	r9, [r2], -r3, lsl #18
    1208:			; <UNDEFINED> instruction: 0xf7ff2001
    120c:	ldrdcs	lr, [r0], -r4
    1210:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1214:			; <UNDEFINED> instruction: 0xf0002e00
    1218:	cdpcs	0, 0, cr8, cr1, cr1, {6}
    121c:	orrshi	pc, sl, r0, asr #32
    1220:	eoreq	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1224:	stclmi	3, cr3, [r0, #4]!
    1228:	ldrbtmi	r4, [sp], #-2528	; 0xfffff620
    122c:	ldrbtmi	r6, [r9], #-35	; 0xffffffdd
    1230:	andge	pc, ip, r5, lsl #17
    1234:	bge	3b950 <__assert_fail@plt+0x3a8c0>
    1238:	andge	pc, r8, r5, asr #17
    123c:	blx	1abd244 <__assert_fail@plt+0x1abc1b4>
    1240:	stmdbcs	r0, {r0, r3, r5, r6, fp, sp, lr}
    1244:	adchi	pc, pc, r0, asr #32
    1248:	msrls	SPSR_s, #14614528	; 0xdf0000
    124c:	mrcmi	13, 6, r4, cr10, cr9, {6}
    1250:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
    1254:			; <UNDEFINED> instruction: 0xf000447e
    1258:	mcrrne	10, 10, pc, r2, cr13	; <UNPREDICTABLE>
    125c:	stmdacs	r4!, {r3, r5, r7, ip, lr, pc}
    1260:	blmi	ff5b527c <__assert_fail@plt+0xff5b41ec>
    1264:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1268:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    126c:			; <UNDEFINED> instruction: 0xf000e7f3
    1270:	ldmdacs	fp!, {r0, r5, r7, r9, fp, ip, sp, lr, pc}^
    1274:			; <UNDEFINED> instruction: 0xf0004604
    1278:			; <UNDEFINED> instruction: 0xf04f811a
    127c:			; <UNDEFINED> instruction: 0xf0240800
    1280:	blcc	1041f08 <__assert_fail@plt+0x1040e78>
    1284:	ldmdble	r1, {r0, r3, r4, r8, r9, fp, sp}
    1288:	andle	r2, pc, pc, asr ip	; <UNPREDICTABLE>
    128c:	cmple	r7, r3, ror #24
    1290:	eorcs	r4, r4, sl, asr #23
    1294:	stmdavs	r1!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    1298:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    129c:	svceq	0x0000f1b8
    12a0:	stmdavs	r1!, {r0, r3, r4, r6, r7, ip, lr, pc}
    12a4:			; <UNDEFINED> instruction: 0xf7ff207b
    12a8:	ldrb	lr, [r4, r4, asr #29]
    12ac:			; <UNDEFINED> instruction: 0xf8c92300
    12b0:	ldmib	r5, {r4, ip, sp}^
    12b4:	stmibvs	r8!, {r2, r8, ip, sp}
    12b8:	eorsle	r4, r9, #-1342177272	; 0xb0000008
    12bc:	movwcc	r5, #5316	; 0x14c4
    12c0:			; <UNDEFINED> instruction: 0xf0006133
    12c4:			; <UNDEFINED> instruction: 0xf020fa77
    12c8:	strmi	r0, [r4], -r0, lsr #6
    12cc:	blcs	64ffd8 <__assert_fail@plt+0x64ef48>
    12d0:			; <UNDEFINED> instruction: 0xf1a0d9ef
    12d4:	blcs	241f9c <__assert_fail@plt+0x240f0c>
    12d8:	ldmdacs	pc, {r0, r1, r3, r5, r6, r7, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    12dc:			; <UNDEFINED> instruction: 0xf1b8d0e9
    12e0:	eorsle	r0, r4, r0, lsl #30
    12e4:			; <UNDEFINED> instruction: 0xf000287d
    12e8:	strcc	r8, [r1], #-232	; 0xffffff18
    12ec:	blmi	fed35304 <__assert_fail@plt+0xfed34274>
    12f0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    12f4:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    12f8:	andcs	r4, r0, #176, 22	; 0x2c000
    12fc:	eorcs	r9, r4, r5, lsl #4
    1300:	stmdavs	r1!, {r2, r3, r4, r5, r6, r7, fp, ip, lr}
    1304:	mrc	7, 4, APSR_nzcv, cr4, cr15, {7}
    1308:	rsbscs	r6, fp, r1, lsr #16
    130c:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    1310:	andcs	r4, r1, #172, 16	; 0xac0000
    1314:	ldrbtmi	r6, [r8], #-2083	; 0xfffff7dd
    1318:	stmibvs	r0, {r0, r8, fp, sp, lr}
    131c:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    1320:	blcs	27f3c <__assert_fail@plt+0x26eac>
    1324:	stmdavs	r1!, {r0, r1, r2, r4, r7, ip, lr, pc}
    1328:			; <UNDEFINED> instruction: 0xf7ff207d
    132c:	ldr	lr, [r2, r2, lsl #29]
    1330:	subeq	r3, r9, r5, lsl #2
    1334:			; <UNDEFINED> instruction: 0xf0016169
    1338:	stmdbvs	fp!, {r0, r1, r2, r3, r9, fp, ip, sp, lr, pc}
    133c:	ldr	r6, [sp, r8, lsr #3]!
    1340:			; <UNDEFINED> instruction: 0x46204b9f
    1344:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    1348:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    134c:	strcc	lr, [r1], #-1952	; 0xfffff860
    1350:	adcshi	pc, r3, r0
    1354:			; <UNDEFINED> instruction: 0xf8cd4b9a
    1358:	ldmpl	fp!, {r2, r4, pc}^
    135c:			; <UNDEFINED> instruction: 0xf7ff6819
    1360:	ldcmi	13, cr14, [r9], {254}	; 0xfe
    1364:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    1368:	addsmi	r2, sl, #4, 6	; 0x10000000
    136c:	sbcshi	pc, sl, r0, lsl #1
    1370:	strcs	r4, [r0], #-2198	; 0xfffff76a
    1374:	stmibvs	r1, {r3, r4, r5, r6, sl, lr}
    1378:	blvc	9b78c <__assert_fail@plt+0x9a6fc>
    137c:	bcs	166b4 <__assert_fail@plt+0x15624>
    1380:	addshi	pc, lr, r0
    1384:			; <UNDEFINED> instruction: 0xf7ff4608
    1388:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    138c:	svcge	0x0063f43f
    1390:	ldmpl	fp!, {r1, r3, r7, r8, r9, fp, lr}^
    1394:			; <UNDEFINED> instruction: 0xf7ff6819
    1398:			; <UNDEFINED> instruction: 0xe75cee5e
    139c:	andcs	r4, r1, #140, 22	; 0x23000
    13a0:	tstvc	sl, #2063597568	; 0x7b000000
    13a4:	blmi	fe2fb0ec <__assert_fail@plt+0xfe2fa05c>
    13a8:	stmdavs	r8!, {r2, r9, sp}
    13ac:			; <UNDEFINED> instruction: 0xf7ff447b
    13b0:	strb	lr, [r9, -r6, asr #28]
    13b4:	andcs	r4, r5, #136, 18	; 0x220000
    13b8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    13bc:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
    13c0:	ldmpl	fp!, {r1, r2, r3, r5, r6, r8, r9, fp, lr}^
    13c4:			; <UNDEFINED> instruction: 0x4601681a
    13c8:			; <UNDEFINED> instruction: 0xf7ff2001
    13cc:	strdcs	lr, [sl], -r4
    13d0:	stcl	7, cr15, [sl, #1020]!	; 0x3fc
    13d4:	andcs	r4, r5, #2113536	; 0x204000
    13d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    13dc:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    13e0:	andcs	r4, r1, r1, lsl #12
    13e4:	stcl	7, cr15, [r6, #1020]!	; 0x3fc
    13e8:			; <UNDEFINED> instruction: 0xf7ff200a
    13ec:	ldmdbmi	ip!, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    13f0:	strtmi	r2, [r0], -r5, lsl #4
    13f4:			; <UNDEFINED> instruction: 0xf7ff4479
    13f8:	strmi	lr, [r1], -lr, lsr #26
    13fc:			; <UNDEFINED> instruction: 0xf7ff2001
    1400:	ldmdbmi	r8!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    1404:	strtmi	r2, [r0], -r5, lsl #4
    1408:			; <UNDEFINED> instruction: 0xf7ff4479
    140c:	strmi	lr, [r1], -r4, lsr #26
    1410:			; <UNDEFINED> instruction: 0xf7ff2001
    1414:	ldrdcs	lr, [sl], -r0
    1418:	stcl	7, cr15, [r6, #1020]	; 0x3fc
    141c:	andcs	r4, r5, #1867776	; 0x1c8000
    1420:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1424:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1428:	andcs	r4, r1, r1, lsl #12
    142c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    1430:	andcs	r4, r5, #1802240	; 0x1b8000
    1434:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1438:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    143c:	andcs	r4, r1, r1, lsl #12
    1440:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    1444:	andcs	r4, r5, #1736704	; 0x1a8000
    1448:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    144c:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1450:	andcs	r4, r1, r1, lsl #12
    1454:	stc	7, cr15, [lr, #1020]!	; 0x3fc
    1458:			; <UNDEFINED> instruction: 0xf7ff200a
    145c:	stmdbmi	r5!, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}^
    1460:	strtmi	r2, [r0], -r5, lsl #4
    1464:			; <UNDEFINED> instruction: 0xf7ff4479
    1468:			; <UNDEFINED> instruction: 0x4601ecf6
    146c:			; <UNDEFINED> instruction: 0xf7ff2001
    1470:	andcs	lr, sl, r2, lsr #27
    1474:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1478:	andcs	r4, r5, #1556480	; 0x17c000
    147c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1480:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1484:	andcs	r4, r1, r1, lsl #12
    1488:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    148c:			; <UNDEFINED> instruction: 0xf7ff200a
    1490:	ldmdbmi	sl, {r2, r3, r7, r8, sl, fp, sp, lr, pc}^
    1494:	strtmi	r2, [r0], -r5, lsl #4
    1498:			; <UNDEFINED> instruction: 0xf7ff4479
    149c:	blmi	11fc814 <__assert_fail@plt+0x11fb784>
    14a0:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    14a4:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    14a8:			; <UNDEFINED> instruction: 0xf7ff4620
    14ac:			; <UNDEFINED> instruction: 0xf000ed40
    14b0:			; <UNDEFINED> instruction: 0xf04ff981
    14b4:	strmi	r0, [r4], -r1, lsl #16
    14b8:			; <UNDEFINED> instruction: 0xf8cde6e1
    14bc:	smmla	r0, r4, r0, r8
    14c0:	ldrdge	pc, [r4], -r0
    14c4:	svceq	0x0000f1ba
    14c8:	stmdavs	r3, {r0, r5, ip, lr, pc}
    14cc:	movwls	r4, #18067	; 0x4693
    14d0:	bl	2b950c <__assert_fail@plt+0x2b847c>
    14d4:	blls	102508 <__assert_fail@plt+0x101478>
    14d8:	stmdaeq	r4!, {r0, r1, r8, ip, pc}^
    14dc:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    14e0:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    14e4:	stmdacs	r0, {r0, r1, r8, fp, ip, pc}
    14e8:	strtmi	fp, [r2], r8, asr #31
    14ec:	bl	feab897c <__assert_fail@plt+0xfeab78ec>
    14f0:	blcs	42124 <__assert_fail@plt+0x41094>
    14f4:	ldrbmi	sp, [sl, #2285]	; 0x8ed
    14f8:	blls	137924 <__assert_fail@plt+0x136894>
    14fc:			; <UNDEFINED> instruction: 0xf8539103
    1500:			; <UNDEFINED> instruction: 0xf7ff002b
    1504:	stmdbls	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr, pc}
    1508:			; <UNDEFINED> instruction: 0xf43f2800
    150c:	blmi	aed200 <__assert_fail@plt+0xaec170>
    1510:	ldmpl	ip!, {r2, r5, sp}^
    1514:			; <UNDEFINED> instruction: 0xf7ff6821
    1518:			; <UNDEFINED> instruction: 0xf1b8ed8c
    151c:			; <UNDEFINED> instruction: 0xf43f0f00
    1520:			; <UNDEFINED> instruction: 0xe6f1aef7
    1524:	stmibvs	r0!, {r0, r2, r8, r9, ip, sp}
    1528:	qdsubvs	r0, r9, r1
    152c:			; <UNDEFINED> instruction: 0xf914f001
    1530:	ldr	r6, [sp, -r0, lsr #3]
    1534:	svcge	0x0026f43f
    1538:	bleq	7d950 <__assert_fail@plt+0x7c8c0>
    153c:	ldmdbmi	r0!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1540:	ldrtmi	r2, [r0], -r5, lsl #4
    1544:			; <UNDEFINED> instruction: 0xf7ff4479
    1548:	ldrtmi	lr, [r1], -r6, lsl #25
    154c:	andcs	r4, r1, r2, lsl #12
    1550:	ldc	7, cr15, [r6], #1020	; 0x3fc
    1554:	stc	7, cr15, [sl, #1020]	; 0x3fc
    1558:	andeq	r3, r0, ip, asr r4
    155c:	andeq	r3, r0, lr, ror #4
    1560:	andeq	r3, r1, r4, ror #27
    1564:	andeq	r3, r0, ip, asr #4
    1568:	andeq	r3, r1, r8, lsl #25
    156c:	andeq	r0, r0, r8, lsr #2
    1570:	andeq	r3, r0, sl, ror r2
    1574:	andeq	r0, r0, r4, lsr #2
    1578:	andeq	r3, r0, sl, lsl #4
    157c:	andeq	r0, r0, r4, asr #2
    1580:	andeq	r0, r0, r0, lsr #2
    1584:	andeq	r3, r0, r6, ror #13
    1588:	ldrdeq	r0, [r0], -r9
    158c:	andeq	r3, r0, r0, asr #3
    1590:	andeq	r3, r0, r8, ror #2
    1594:	andeq	r3, r0, r0, lsr #3
    1598:	andeq	r3, r0, ip, lsr #3
    159c:	muleq	r0, ip, r2
    15a0:	muleq	r0, r8, r2
    15a4:	muleq	r0, lr, r2
    15a8:	andeq	r3, r1, r2, ror #27
    15ac:	andeq	r0, r0, r7, ror #11
    15b0:			; <UNDEFINED> instruction: 0x00013dbc
    15b4:			; <UNDEFINED> instruction: 0x00013dba
    15b8:			; <UNDEFINED> instruction: 0x00013db8
    15bc:	andeq	r0, r0, r8, lsr r1
    15c0:	andeq	r0, r0, r0, lsr r1
    15c4:	strdeq	r3, [r1], -r6
    15c8:	andeq	r3, r1, r8, lsr #25
    15cc:	muleq	r1, r8, ip
    15d0:	andeq	r3, r1, ip, ror #24
    15d4:	strdeq	r0, [r0], -sp
    15d8:	strdeq	r3, [r0], -r2
    15dc:	strdeq	r3, [r0], -r6
    15e0:	andeq	r3, r0, r0, lsl r1
    15e4:	andeq	r3, r0, r0, lsl r1
    15e8:	andeq	r3, r0, r6, asr #2
    15ec:	andeq	r3, r0, sl, asr #2
    15f0:	andeq	r3, r0, r2, ror r1
    15f4:	muleq	r0, ip, r1
    15f8:	andeq	r3, r0, r6, lsl r3
    15fc:	muleq	r0, ip, r3
    1600:	andeq	r3, r0, r0, lsr r3
    1604:	bleq	3d748 <__assert_fail@plt+0x3c6b8>
    1608:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    160c:	strbtmi	fp, [sl], -r2, lsl #24
    1610:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1614:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1618:	ldrmi	sl, [sl], #776	; 0x308
    161c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1620:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1624:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1628:			; <UNDEFINED> instruction: 0xf85a4b06
    162c:	stmdami	r6, {r0, r1, ip, sp}
    1630:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1634:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    1638:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    163c:	andeq	r3, r1, r4, ror r8
    1640:	andeq	r0, r0, ip, lsl #2
    1644:	andeq	r0, r0, r4, lsr r1
    1648:	andeq	r0, r0, ip, lsr r1
    164c:	ldr	r3, [pc, #20]	; 1668 <__assert_fail@plt+0x5d8>
    1650:	ldr	r2, [pc, #20]	; 166c <__assert_fail@plt+0x5dc>
    1654:	add	r3, pc, r3
    1658:	ldr	r2, [r3, r2]
    165c:	cmp	r2, #0
    1660:	bxeq	lr
    1664:	b	f08 <__gmon_start__@plt>
    1668:	andeq	r3, r1, r4, asr r8
    166c:	andeq	r0, r0, ip, lsr #2
    1670:	blmi	1d3690 <__assert_fail@plt+0x1d2600>
    1674:	bmi	1d285c <__assert_fail@plt+0x1d17cc>
    1678:	addmi	r4, r3, #2063597568	; 0x7b000000
    167c:	andle	r4, r3, sl, ror r4
    1680:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1684:	ldrmi	fp, [r8, -r3, lsl #2]
    1688:	svclt	0x00004770
    168c:	muleq	r1, r4, r9
    1690:	muleq	r1, r0, r9
    1694:	andeq	r3, r1, r0, lsr r8
    1698:	andeq	r0, r0, r4, lsl r1
    169c:	stmdbmi	r9, {r3, fp, lr}
    16a0:	bmi	252888 <__assert_fail@plt+0x2517f8>
    16a4:	bne	252890 <__assert_fail@plt+0x251800>
    16a8:	svceq	0x00cb447a
    16ac:			; <UNDEFINED> instruction: 0x01a1eb03
    16b0:	andle	r1, r3, r9, asr #32
    16b4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16b8:	ldrmi	fp, [r8, -r3, lsl #2]
    16bc:	svclt	0x00004770
    16c0:	andeq	r3, r1, r8, ror #18
    16c4:	andeq	r3, r1, r4, ror #18
    16c8:	andeq	r3, r1, r4, lsl #16
    16cc:	andeq	r0, r0, ip, asr #2
    16d0:	blmi	2aeaf8 <__assert_fail@plt+0x2ada68>
    16d4:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16d8:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16dc:	blmi	26fc90 <__assert_fail@plt+0x26ec00>
    16e0:	ldrdlt	r5, [r3, -r3]!
    16e4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16e8:			; <UNDEFINED> instruction: 0xf7ff6818
    16ec:			; <UNDEFINED> instruction: 0xf7ffeb70
    16f0:	blmi	1c15f4 <__assert_fail@plt+0x1c0564>
    16f4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16f8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16fc:	andeq	r3, r1, r2, lsr r9
    1700:	ldrdeq	r3, [r1], -r4
    1704:	andeq	r0, r0, r0, lsl r1
    1708:	andeq	r3, r1, sl, lsl r9
    170c:	andeq	r3, r1, r2, lsl r9
    1710:	svclt	0x0000e7c4
    1714:			; <UNDEFINED> instruction: 0x4603b570
    1718:	and	r4, r1, lr, lsl #12
    171c:	andle	r2, r6, r4, lsr #20
    1720:			; <UNDEFINED> instruction: 0xf8134619
    1724:	ldrmi	r2, [r8], -r1, lsl #22
    1728:	mvnsle	r2, r0, lsl #20
    172c:	stmdavc	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    1730:	svclt	0x00082b7b
    1734:	stmdavc	r2, {r3, r7, sl, fp, ip}
    1738:	nopeq	{34}	; 0x22
    173c:	bcs	17d0448 <__assert_fail@plt+0x17cf3b8>
    1740:	blcs	6713a8 <__assert_fail@plt+0x670318>
    1744:	strmi	fp, [r3], -r8, lsl #31
    1748:	strmi	sp, [r5], -sl, ror #17
    174c:	stclne	8, cr7, [fp], #-432	; 0xfffffe50
    1750:	eoreq	pc, r0, #36	; 0x24
    1754:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    1758:	bcs	650064 <__assert_fail@plt+0x64efd4>
    175c:	mrrccs	9, 0, sp, pc, cr3	; <UNPREDICTABLE>
    1760:	stmdbcs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    1764:	ldrmi	sp, [sp], -r1, lsl #16
    1768:			; <UNDEFINED> instruction: 0xf810e7f0
    176c:	bcs	1ecc778 <__assert_fail@plt+0x1ecb6e8>
    1770:	ldrmi	sp, [sp], -r4
    1774:			; <UNDEFINED> instruction: 0x47b01a19
    1778:	ldrb	r4, [r1, fp, lsr #12]
    177c:	bicle	r2, pc, sp, ror ip	; <UNPREDICTABLE>
    1780:	ldrb	r3, [r7, r2, lsl #10]!
    1784:	andcs	r4, r1, #7168	; 0x1c00
    1788:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    178c:	ldmdbpl	ip, {r1, r2, sl, fp, lr}
    1790:			; <UNDEFINED> instruction: 0xf7ff6823
    1794:	stmdavs	r1!, {r2, r7, r8, r9, fp, sp, lr, pc}
    1798:	pop	{r1, r3, sp}
    179c:			; <UNDEFINED> instruction: 0xf7ff4010
    17a0:	svclt	0x0000bc45
    17a4:	andeq	r3, r1, r2, lsr #14
    17a8:	andeq	r0, r0, r8, lsr r1
    17ac:	stmdavs	r9, {fp, sp, lr}
    17b0:	bllt	13f7b4 <__assert_fail@plt+0x13e724>
    17b4:	bmi	55440c <__assert_fail@plt+0x55337c>
    17b8:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    17bc:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
    17c0:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    17c4:	andcc	r4, r1, r4, lsl #12
    17c8:	strtmi	sp, [r0], -r1
    17cc:	stmdavs	r8!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    17d0:	bl	a3f7d4 <__assert_fail@plt+0xa3e744>
    17d4:	rscsle	r2, r8, r0, lsl #16
    17d8:	bl	ff1bf7dc <__assert_fail@plt+0xff1be74c>
    17dc:	andcs	r4, r5, #12, 18	; 0x30000
    17e0:			; <UNDEFINED> instruction: 0x46034479
    17e4:	ldmdavs	lr, {sp}
    17e8:	bl	d3f7ec <__assert_fail@plt+0xd3e75c>
    17ec:	andcs	r4, r5, #147456	; 0x24000
    17f0:			; <UNDEFINED> instruction: 0x46054479
    17f4:			; <UNDEFINED> instruction: 0xf7ff2000
    17f8:	strtmi	lr, [sl], -lr, lsr #22
    17fc:			; <UNDEFINED> instruction: 0x46034631
    1800:			; <UNDEFINED> instruction: 0xf7ff2001
    1804:	ubfx	lr, lr, #22, #1
    1808:	strdeq	r3, [r1], -r4
    180c:	andeq	r0, r0, r0, lsr r1
    1810:	andeq	r2, r0, r0, lsl fp
    1814:	andeq	r2, r0, ip, lsl fp
    1818:	addlt	fp, r2, r0, ror r5
    181c:	mcrrne	6, 0, r4, r8, cr3
    1820:	movwls	r4, #5644	; 0x160c
    1824:			; <UNDEFINED> instruction: 0xff64f000
    1828:	strtmi	r4, [r2], -pc, lsl #28
    182c:	ldrbtmi	r9, [lr], #-2305	; 0xfffff6ff
    1830:			; <UNDEFINED> instruction: 0xf7ff4605
    1834:	movwcs	lr, #2814	; 0xafe
    1838:	ldmib	r6, {r0, r1, r3, r5, r8, sl, ip, lr}^
    183c:	addsmi	r3, r3, #268435456	; 0x10000000
    1840:	ldmdavs	r0!, {r3, r9, ip, lr, pc}
    1844:	mrrcne	10, 0, r4, r9, cr9
    1848:	subsvs	r4, r1, sl, ror r4
    184c:	eorpl	pc, r3, r0, asr #16
    1850:	ldcllt	0, cr11, [r0, #-8]!
    1854:	ldmdavs	r0!, {r1, r9, ip, sp}
    1858:	ldrsbeq	r0, [r2], #-1
    185c:			; <UNDEFINED> instruction: 0xf00060b2
    1860:	ldmdavs	r3!, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    1864:			; <UNDEFINED> instruction: 0xe7ed6030
    1868:	ldrdeq	r3, [r1], -lr
    186c:	andeq	r3, r1, r4, asr #15
    1870:	mrcmi	5, 0, fp, cr12, cr0, {3}
    1874:	ldrbtmi	r4, [lr], #-2844	; 0xfffff4e4
    1878:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    187c:			; <UNDEFINED> instruction: 0xf89af000
    1880:			; <UNDEFINED> instruction: 0xf7ff4605
    1884:			; <UNDEFINED> instruction: 0x4604eb72
    1888:	blmi	62ff04 <__assert_fail@plt+0x62ee74>
    188c:	eorvs	r2, r2, r0, lsl #4
    1890:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    1894:	b	ff1bf898 <__assert_fail@plt+0xff1be808>
    1898:	stmdavs	r8!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}
    189c:	b	fea3f8a0 <__assert_fail@plt+0xfea3e810>
    18a0:	stmdavs	r8!, {r3, r6, r7, r8, fp, ip, sp, pc}
    18a4:	bl	fe63f8a8 <__assert_fail@plt+0xfe63e818>
    18a8:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    18ac:	tstle	pc, r9, lsl #22
    18b0:	stmdbmi	pc, {r4, r5, r6, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    18b4:	stmdavs	r5, {r0, r2, r9, sp}
    18b8:	ldrbtmi	r2, [r9], #-0
    18bc:	b	ff2bf8c0 <__assert_fail@plt+0xff2be830>
    18c0:	strtmi	r4, [r9], -ip, lsl #20
    18c4:			; <UNDEFINED> instruction: 0x4603447a
    18c8:			; <UNDEFINED> instruction: 0xf7ff2001
    18cc:			; <UNDEFINED> instruction: 0xe7dceafa
    18d0:			; <UNDEFINED> instruction: 0xf7ff2001
    18d4:	stmdavs	r8!, {r2, r3, r5, r8, r9, fp, sp, lr, pc}
    18d8:	bl	1fbf8dc <__assert_fail@plt+0x1fbe84c>
    18dc:			; <UNDEFINED> instruction: 0xf7ff2001
    18e0:	svclt	0x0000eb26
    18e4:	andeq	r3, r1, r6, lsr r6
    18e8:	andeq	r0, r0, r8, lsr r1
    18ec:	andeq	r0, r0, r4, lsr #2
    18f0:	andeq	r2, r0, sl, ror #31
    18f4:	andeq	r2, r0, ip, ror #31
    18f8:			; <UNDEFINED> instruction: 0x4604b5f8
    18fc:	strmi	r4, [lr], -r9, lsr #22
    1900:	ldrbtmi	r4, [fp], #-2601	; 0xfffff5d7
    1904:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    1908:	andsle	r4, pc, r3, lsl #5
    190c:	bl	b3f910 <__assert_fail@plt+0xb3e880>
    1910:	strmi	r2, [r5], -r0, lsl #6
    1914:	eorvs	r4, fp, r0, lsr #12
    1918:	b	fe13f91c <__assert_fail@plt+0xfe13e88c>
    191c:			; <UNDEFINED> instruction: 0x4620b9f0
    1920:			; <UNDEFINED> instruction: 0xf7ffb176
    1924:	cmnlt	r8, #417792	; 0x66000
    1928:			; <UNDEFINED> instruction: 0xf1b7682f
    192c:	svclt	0x00180620
    1930:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1934:			; <UNDEFINED> instruction: 0xf7ff4620
    1938:			; <UNDEFINED> instruction: 0x4630eb50
    193c:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    1940:	bl	12bf944 <__assert_fail@plt+0x12be8b4>
    1944:			; <UNDEFINED> instruction: 0x2600bb38
    1948:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    194c:	ldrbtmi	r4, [fp], #-2839	; 0xfffff4e9
    1950:	bcs	1f9c0 <__assert_fail@plt+0x1e930>
    1954:	andcs	sp, r1, #-1073741763	; 0xc000003d
    1958:	bfi	r7, sl, #0, #24
    195c:			; <UNDEFINED> instruction: 0xf7ff4620
    1960:	stmdacs	r0, {r3, r6, r9, fp, sp, lr, pc}
    1964:	strtmi	sp, [r1], -r0, ror #3
    1968:	bl	16bf96c <__assert_fail@plt+0x16be8dc>
    196c:	sbcsle	r3, fp, r1
    1970:			; <UNDEFINED> instruction: 0xf7ff4620
    1974:			; <UNDEFINED> instruction: 0x4607ea3e
    1978:	bicsle	r2, r5, r0, lsl #16
    197c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    1980:	ldrb	r6, [r7, r8, lsr #32]
    1984:			; <UNDEFINED> instruction: 0xf7ff4620
    1988:	stmdacs	r0, {r3, r5, r8, r9, fp, sp, lr, pc}
    198c:	stmdavs	lr!, {r0, r1, r3, r4, r6, r7, ip, lr, pc}
    1990:	sbcsle	r2, r8, r9, lsl #28
    1994:	stmdavs	lr!, {sp, lr, pc}
    1998:	svclt	0x00183e20
    199c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    19a0:	ldcllt	6, cr4, [r8, #192]!	; 0xc0
    19a4:	andeq	r3, r1, sl, lsr #11
    19a8:	andeq	r0, r0, r8, lsr r1
    19ac:	ldrdeq	r3, [r1], -sl
    19b0:	str	r2, [r1, r0, lsl #2]!
    19b4:	ldr	r2, [pc, r1, lsl #2]
    19b8:	mrcmi	5, 0, fp, cr10, cr8, {7}
    19bc:	teqlt	r0, #2113929216	; 0x7e000000
    19c0:	strmi	r2, [r4], -pc, lsr #2
    19c4:	bl	83f9c8 <__assert_fail@plt+0x83e938>
    19c8:			; <UNDEFINED> instruction: 0xb1b84605
    19cc:	blne	ec8af0 <__assert_fail@plt+0xec7a60>
    19d0:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    19d4:	stmdacc	r6, {r2, r4, r8, fp, lr}
    19d8:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    19dc:	bl	103f9e0 <__assert_fail@plt+0x103e950>
    19e0:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    19e4:	tstle	r0, ip, ror #22
    19e8:	blcs	1d1fbdc <__assert_fail@plt+0x1d1eb4c>
    19ec:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    19f0:	tstle	sl, sp, lsr #22
    19f4:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    19f8:			; <UNDEFINED> instruction: 0x601c58f3
    19fc:	blmi	354234 <__assert_fail@plt+0x3531a4>
    1a00:	andsvs	r4, r4, sl, ror r4
    1a04:			; <UNDEFINED> instruction: 0x601c58f3
    1a08:			; <UNDEFINED> instruction: 0x463cbdf8
    1a0c:	blmi	2bb9ec <__assert_fail@plt+0x2ba95c>
    1a10:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    1a14:	ldmpl	r3!, {r0, r8, sp}^
    1a18:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1a1c:	b	fbfa20 <__assert_fail@plt+0xfbe990>
    1a20:	bl	93fa24 <__assert_fail@plt+0x93e994>
    1a24:	strdeq	r3, [r1], -r0
    1a28:	andeq	r2, r0, r2, lsl pc
    1a2c:	andeq	r0, r0, r8, asr #2
    1a30:	andeq	r3, r1, ip, lsr #12
    1a34:	andeq	r0, r0, r0, asr #2
    1a38:	andeq	r0, r0, r4, lsr #2
    1a3c:	muleq	r0, ip, lr
    1a40:	adcscs	r4, r3, #4, 18	; 0x10000
    1a44:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    1a48:	blmi	112c34 <__assert_fail@plt+0x111ba4>
    1a4c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    1a50:	bl	7bfa54 <__assert_fail@plt+0x7be9c4>
    1a54:	andeq	r2, r0, ip, lsr #29
    1a58:			; <UNDEFINED> instruction: 0x00002eb4
    1a5c:	andeq	r2, r0, r2, lsl pc
    1a60:	svcmi	0x00f0e92d
    1a64:	stc	6, cr4, [sp, #-16]!
    1a68:	strmi	r8, [r8], -r2, lsl #22
    1a6c:	strcs	pc, [r4, #2271]!	; 0x8df
    1a70:			; <UNDEFINED> instruction: 0xf8df2102
    1a74:	ldrbtmi	r3, [sl], #-1444	; 0xfffffa5c
    1a78:	strge	pc, [r0, #2271]!	; 0x8df
    1a7c:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    1a80:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    1a84:			; <UNDEFINED> instruction: 0xf04f931f
    1a88:			; <UNDEFINED> instruction: 0xf0000300
    1a8c:	stmdavc	r3!, {r0, r1, r2, r3, r5, sl, fp, ip, sp, lr, pc}
    1a90:	beq	43d2b8 <__assert_fail@plt+0x43c228>
    1a94:			; <UNDEFINED> instruction: 0xf0002b00
    1a98:	blge	622048 <__assert_fail@plt+0x620fb8>
    1a9c:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx0
    1aa0:	mla	r8, r0, sl, r3
    1aa4:	beq	43d30c <__assert_fail@plt+0x43c27c>
    1aa8:	b	133faac <__assert_fail@plt+0x133ea1c>
    1aac:	strmi	r4, [r5], -r0, lsr #11
    1ab0:			; <UNDEFINED> instruction: 0xf7ffd908
    1ab4:			; <UNDEFINED> instruction: 0xf818ea36
    1ab8:	stmdavs	r3, {r0, sl, fp, sp}
    1abc:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1ac0:	strle	r0, [ip], #-1818	; 0xfffff8e6
    1ac4:	andmi	pc, r5, r8, lsl r8	; <UNPREDICTABLE>
    1ac8:			; <UNDEFINED> instruction: 0xf0002c00
    1acc:			; <UNDEFINED> instruction: 0xf7ff827f
    1ad0:	stmdavs	r3, {r3, r5, r9, fp, sp, lr, pc}
    1ad4:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    1ad8:			; <UNDEFINED> instruction: 0xf140071b
    1adc:			; <UNDEFINED> instruction: 0xf8988277
    1ae0:	blcs	dae8 <__assert_fail@plt+0xca58>
    1ae4:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    1ae8:	mulcc	r1, r8, r8
    1aec:	streq	pc, [r1], #-264	; 0xfffffef8
    1af0:			; <UNDEFINED> instruction: 0xf0002b00
    1af4:	mrc	1, 0, r8, cr8, cr12, {1}
    1af8:			; <UNDEFINED> instruction: 0x46201a10
    1afc:	ldc2	0, cr15, [ip], #-4
    1b00:	stmdacs	r0, {r7, r9, sl, lr}
    1b04:	teqhi	r3, r0	; <UNPREDICTABLE>
    1b08:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b0c:	stmible	r9, {r0, fp, sp}^
    1b10:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    1b14:	strls	r4, [r4], -r0, lsr #11
    1b18:	andsvs	pc, r8, sp, lsl #17
    1b1c:			; <UNDEFINED> instruction: 0xf88d9407
    1b20:			; <UNDEFINED> instruction: 0xf8c9600c
    1b24:	vhadd.s8	d22, d0, d4
    1b28:	svcge	0x000a81c6
    1b2c:			; <UNDEFINED> instruction: 0xf89d2501
    1b30:	blcs	db68 <__assert_fail@plt+0xcad8>
    1b34:	cmnhi	r8, r0, asr #32	; <UNPREDICTABLE>
    1b38:	strbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1b3c:			; <UNDEFINED> instruction: 0xf85a7823
    1b40:			; <UNDEFINED> instruction: 0xf0031002
    1b44:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    1b48:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1b4c:			; <UNDEFINED> instruction: 0x07da40d3
    1b50:	msrhi	SPSR_x, r0, asr #2
    1b54:			; <UNDEFINED> instruction: 0xf8949508
    1b58:			; <UNDEFINED> instruction: 0xf88db000
    1b5c:			; <UNDEFINED> instruction: 0xf88d5024
    1b60:			; <UNDEFINED> instruction: 0xf8cd5018
    1b64:			; <UNDEFINED> instruction: 0xf1bbb028
    1b68:			; <UNDEFINED> instruction: 0xf0000f00
    1b6c:	sfmls	f0, 1, [r7], {81}	; 0x51
    1b70:			; <UNDEFINED> instruction: 0xf88d9b08
    1b74:	ldrmi	r6, [ip], #-24	; 0xffffffe8
    1b78:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1b7c:	strls	r4, [r7], #-1348	; 0xfffffabc
    1b80:	blcs	36adc <__assert_fail@plt+0x35a4c>
    1b84:	orrshi	pc, r7, r0
    1b88:			; <UNDEFINED> instruction: 0xf7ff4658
    1b8c:	blx	fec3c364 <__assert_fail@plt+0xfec3b2d4>
    1b90:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
    1b94:			; <UNDEFINED> instruction: 0xf88d9300
    1b98:			; <UNDEFINED> instruction: 0xf10d6044
    1b9c:			; <UNDEFINED> instruction: 0xf89d0b48
    1ba0:	strcs	r3, [r1, -r4, asr #32]
    1ba4:	andshi	pc, ip, sp, asr #17
    1ba8:	andvs	pc, r4, r9, asr #17
    1bac:			; <UNDEFINED> instruction: 0xf88d9612
    1bb0:			; <UNDEFINED> instruction: 0xf8cd6050
    1bb4:	cdp	0, 1, cr8, cr8, cr4, {0}
    1bb8:	vmov	r5, s16
    1bbc:	vstr	s16, [sp, #576]	; 0x240
    1bc0:			; <UNDEFINED> instruction: 0xf88d8a15
    1bc4:			; <UNDEFINED> instruction: 0xf8c9600c
    1bc8:			; <UNDEFINED> instruction: 0xf88d6000
    1bcc:			; <UNDEFINED> instruction: 0xf8cb6018
    1bd0:	blcs	19be8 <__assert_fail@plt+0x18b58>
    1bd4:			; <UNDEFINED> instruction: 0xf8dfd149
    1bd8:	stmdavc	fp!, {r3, r6, sl, sp}
    1bdc:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1be0:	andseq	pc, pc, #3
    1be4:			; <UNDEFINED> instruction: 0xf851095b
    1be8:	sbcsmi	r3, r3, r3, lsr #32
    1bec:			; <UNDEFINED> instruction: 0xf14007db
    1bf0:	ldrls	r8, [r6, -sl, lsl #2]
    1bf4:			; <UNDEFINED> instruction: 0xf88d782c
    1bf8:			; <UNDEFINED> instruction: 0xf88d705c
    1bfc:	ldrls	r7, [r8], #-80	; 0xffffffb0
    1c00:	rsble	r2, r2, r0, lsl #24
    1c04:	mulscc	r8, sp, r8
    1c08:			; <UNDEFINED> instruction: 0xf0402b00
    1c0c:			; <UNDEFINED> instruction: 0xf89d80f5
    1c10:	stcls	0, cr3, [r7], {12}
    1c14:			; <UNDEFINED> instruction: 0xf0402b00
    1c18:			; <UNDEFINED> instruction: 0xf8df80c7
    1c1c:	stmdavc	r3!, {r2, sl, sp}
    1c20:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1c24:	andseq	pc, pc, #3
    1c28:			; <UNDEFINED> instruction: 0xf851095b
    1c2c:	sbcsmi	r3, r3, r3, lsr #32
    1c30:			; <UNDEFINED> instruction: 0xf14007d8
    1c34:			; <UNDEFINED> instruction: 0x970880b1
    1c38:			; <UNDEFINED> instruction: 0xf88d7824
    1c3c:			; <UNDEFINED> instruction: 0xf88d7024
    1c40:	strls	r7, [sl], #-24	; 0xffffffe8
    1c44:			; <UNDEFINED> instruction: 0xf0002c00
    1c48:	stflsd	f0, [r7], {227}	; 0xe3
    1c4c:	tstpl	r5, #3620864	; 0x374000
    1c50:	ldrmi	r9, [sp], #-2568	; 0xfffff5f8
    1c54:	umaalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    1c58:			; <UNDEFINED> instruction: 0xf88d4414
    1c5c:			; <UNDEFINED> instruction: 0xf88d6018
    1c60:	strls	r6, [r7], #-80	; 0xffffffb0
    1c64:	blcs	270c0 <__assert_fail@plt+0x26030>
    1c68:			; <UNDEFINED> instruction: 0xf7ffd0b5
    1c6c:			; <UNDEFINED> instruction: 0x4601e91e
    1c70:			; <UNDEFINED> instruction: 0xf0004628
    1c74:			; <UNDEFINED> instruction: 0x4629fb1d
    1c78:			; <UNDEFINED> instruction: 0x4602465b
    1c7c:			; <UNDEFINED> instruction: 0xf0004640
    1c80:	mcrrne	13, 10, pc, r5, cr9	; <UNPREDICTABLE>
    1c84:	svclt	0x00029016
    1c88:	subsvs	pc, ip, sp, lsl #17
    1c8c:			; <UNDEFINED> instruction: 0xf88d9716
    1c90:	adcsle	r7, r7, r0, asr r0
    1c94:			; <UNDEFINED> instruction: 0xf0001c84
    1c98:	ldcls	0, cr8, [r8], {246}	; 0xf6
    1c9c:	blls	5701c4 <__assert_fail@plt+0x56f134>
    1ca0:	ldmdavc	fp, {r1, r2, r4, r8, r9, sl, ip, pc}
    1ca4:			; <UNDEFINED> instruction: 0xf0402b00
    1ca8:	ldflsd	f0, [r8], {166}	; 0xa6
    1cac:			; <UNDEFINED> instruction: 0xf0402c00
    1cb0:			; <UNDEFINED> instruction: 0x46588199
    1cb4:	subsvc	pc, ip, sp, lsl #17
    1cb8:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cbc:			; <UNDEFINED> instruction: 0xf88db108
    1cc0:			; <UNDEFINED> instruction: 0xf88d6044
    1cc4:	stccs	0, cr7, [r0], {80}	; 0x50
    1cc8:			; <UNDEFINED> instruction: 0xf89dd19c
    1ccc:			; <UNDEFINED> instruction: 0xf8dd3018
    1cd0:	blcs	21ce8 <__assert_fail@plt+0x20c58>
    1cd4:	msrhi	CPSR_fsxc, r0, asr #32
    1cd8:	mulcc	ip, sp, r8
    1cdc:	blcs	28d00 <__assert_fail@plt+0x27c70>
    1ce0:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
    1ce4:	stmdavc	r3!, {r1, r2, r3, r6, r7, r9, fp, lr}
    1ce8:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1cec:	andseq	pc, pc, #3
    1cf0:			; <UNDEFINED> instruction: 0xf851095b
    1cf4:	sbcsmi	r3, r3, r3, lsr #32
    1cf8:			; <UNDEFINED> instruction: 0xf14007d9
    1cfc:	movwcs	r8, #4332	; 0x10ec
    1d00:	stmdavc	r4!, {r3, r8, r9, ip, pc}
    1d04:	eorcc	pc, r4, sp, lsl #17
    1d08:	andscc	pc, r8, sp, lsl #17
    1d0c:	teqlt	r4, sl, lsl #8
    1d10:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1d14:			; <UNDEFINED> instruction: 0x4620b11b
    1d18:	stmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d1c:	blls	30144 <__assert_fail@plt+0x2f0b4>
    1d20:	bmi	feff0a14 <__assert_fail@plt+0xfefef984>
    1d24:	strvs	lr, [r0], -r9, asr #19
    1d28:	andshi	pc, ip, sp, asr #17
    1d2c:	andvs	pc, ip, sp, lsl #17
    1d30:	andsvs	pc, r8, sp, lsl #17
    1d34:	mulcc	r0, r8, r8
    1d38:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1d3c:	andseq	pc, pc, #3
    1d40:			; <UNDEFINED> instruction: 0xf851095b
    1d44:	sbcsmi	r3, r3, r3, lsr #32
    1d48:			; <UNDEFINED> instruction: 0xf14007df
    1d4c:	andcs	r8, r1, #251	; 0xfb
    1d50:			; <UNDEFINED> instruction: 0xf8989208
    1d54:			; <UNDEFINED> instruction: 0xf88d3000
    1d58:	movwls	r2, #40996	; 0xa024
    1d5c:			; <UNDEFINED> instruction: 0xf0002b00
    1d60:	stflsd	f0, [r8], {54}	; 0x36
    1d64:	stmdavc	r3!, {r2, r6, sl, lr}
    1d68:			; <UNDEFINED> instruction: 0xf47f2b00
    1d6c:	movwcs	sl, #3780	; 0xec4
    1d70:	cdp	3, 1, cr9, cr8, cr0, {0}
    1d74:			; <UNDEFINED> instruction: 0xf7ff0a10
    1d78:	bmi	feabbec0 <__assert_fail@plt+0xfeabae30>
    1d7c:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
    1d80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1d84:	subsmi	r9, sl, pc, lsl fp
    1d88:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    1d8c:	eorlt	r9, r1, r0, lsl #16
    1d90:	blhi	bd08c <__assert_fail@plt+0xbbffc>
    1d94:	svchi	0x00f0e8bd
    1d98:			; <UNDEFINED> instruction: 0xf7ff4648
    1d9c:	stmdacs	r0, {r4, r6, fp, sp, lr, pc}
    1da0:	tsthi	r7, r0	; <UNPREDICTABLE>
    1da4:	andvc	pc, ip, sp, lsl #17
    1da8:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dac:	strtmi	r4, [r0], -r1, lsl #12
    1db0:	blx	1fbddb8 <__assert_fail@plt+0x1fbcd28>
    1db4:	strbmi	r4, [fp], -r1, lsr #12
    1db8:	stmdage	sl, {r1, r9, sl, lr}
    1dbc:	stc2	0, cr15, [sl, #-0]
    1dc0:	andls	r1, r8, r1, asr #24
    1dc4:	stcne	0, cr13, [r2], {90}	; 0x5a
    1dc8:	stcls	0, cr13, [sl], {102}	; 0x66
    1dcc:			; <UNDEFINED> instruction: 0x9c07b948
    1dd0:	stmdavc	r3!, {r3, r8, r9, sl, ip, pc}
    1dd4:			; <UNDEFINED> instruction: 0xf0402b00
    1dd8:	stflsd	f0, [sl], {14}
    1ddc:			; <UNDEFINED> instruction: 0xf0402c00
    1de0:	strbmi	r8, [r8], -r1, lsl #2
    1de4:	eorvc	pc, r4, sp, lsl #17
    1de8:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dec:			; <UNDEFINED> instruction: 0xf88db108
    1df0:			; <UNDEFINED> instruction: 0xf88d600c
    1df4:			; <UNDEFINED> instruction: 0xe7257018
    1df8:	mlacc	r4, sp, r8, pc	; <UNPREDICTABLE>
    1dfc:	blcs	28e2c <__assert_fail@plt+0x27d9c>
    1e00:	svcge	0x0023f43f
    1e04:			; <UNDEFINED> instruction: 0x4658e71e
    1e08:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e0c:			; <UNDEFINED> instruction: 0xf0002800
    1e10:			; <UNDEFINED> instruction: 0xf88d80e0
    1e14:	str	r7, [r8, -r4, asr #32]!
    1e18:			; <UNDEFINED> instruction: 0xf7ff4648
    1e1c:	stmdacs	r0, {r4, fp, sp, lr, pc}
    1e20:	sbcshi	pc, r7, r0
    1e24:	andpl	pc, ip, sp, lsl #17
    1e28:	ldmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e2c:	strtmi	r4, [r0], -r1, lsl #12
    1e30:	blx	fbde38 <__assert_fail@plt+0xfbcda8>
    1e34:	strtmi	r4, [r1], -fp, asr #12
    1e38:	ldrtmi	r4, [r8], -r2, lsl #12
    1e3c:	stc2l	0, cr15, [sl], {0}
    1e40:	andls	r1, r8, r3, asr #24
    1e44:	stcne	0, cr13, [r4], {48}	; 0x30
    1e48:	stmdacs	r0, {r3, r4, r5, ip, lr, pc}
    1e4c:	stflsd	f5, [r7], {64}	; 0x40
    1e50:	stmdavc	r3!, {r3, r8, sl, ip, pc}
    1e54:			; <UNDEFINED> instruction: 0xf0402b00
    1e58:			; <UNDEFINED> instruction: 0xf8dd80ce
    1e5c:			; <UNDEFINED> instruction: 0xf1bbb028
    1e60:			; <UNDEFINED> instruction: 0xf0400f00
    1e64:			; <UNDEFINED> instruction: 0x464880bf
    1e68:	eorpl	pc, r4, sp, lsl #17
    1e6c:	svc	0x00e6f7fe
    1e70:			; <UNDEFINED> instruction: 0xf88db108
    1e74:			; <UNDEFINED> instruction: 0xf88d600c
    1e78:			; <UNDEFINED> instruction: 0xe6745018
    1e7c:	strls	r9, [r8, -r7, lsl #24]
    1e80:	eorvs	pc, r4, sp, lsl #17
    1e84:	ldmdals	r5, {r1, r5, r6, r7, r9, sl, sp, lr, pc}
    1e88:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e8c:	subsvs	pc, ip, sp, lsl #17
    1e90:	subsvc	pc, r0, sp, lsl #17
    1e94:	ssat	r9, #22, r6
    1e98:	strtmi	r9, [r0], -r7, lsl #24
    1e9c:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ea0:	eorvs	pc, r4, sp, lsl #17
    1ea4:	ldrb	r9, [r1], r8
    1ea8:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1eac:	strls	r9, [r8, #-3079]	; 0xfffff3f9
    1eb0:	eorvs	pc, r4, sp, lsl #17
    1eb4:	movwcs	lr, #5724	; 0x165c
    1eb8:	strbt	r9, [ip], -r0, lsl #6
    1ebc:	strtmi	r9, [r0], -r7, lsl #24
    1ec0:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec4:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1ec8:	eorvs	pc, r4, sp, lsl #17
    1ecc:	strb	r9, [pc], -r8
    1ed0:	ldrdlt	pc, [r8], -sp	; <UNPREDICTABLE>
    1ed4:	strbmi	lr, [r8], -r7, asr #15
    1ed8:	svc	0x00b0f7fe
    1edc:	rsbsle	r2, r8, r0, lsl #16
    1ee0:			; <UNDEFINED> instruction: 0xf88d2301
    1ee4:			; <UNDEFINED> instruction: 0xf7fe300c
    1ee8:	strmi	lr, [r1], -r0, ror #31
    1eec:			; <UNDEFINED> instruction: 0xf0004620
    1ef0:			; <UNDEFINED> instruction: 0x464bf9df
    1ef4:	strmi	r4, [r2], -r1, lsr #12
    1ef8:			; <UNDEFINED> instruction: 0xf000a80a
    1efc:	mcrrne	12, 6, pc, r2, cr11	; <UNPREDICTABLE>
    1f00:	suble	r9, r9, r8
    1f04:	suble	r1, pc, r3, lsl #25
    1f08:	cmple	sp, r0, lsl #16
    1f0c:	andcs	r9, r1, #7168	; 0x1c00
    1f10:	ldmdavc	fp, {r3, r9, ip, pc}
    1f14:	cmnle	lr, r0, lsl #22
    1f18:	stccs	12, cr9, [r0], {10}
    1f1c:			; <UNDEFINED> instruction: 0x4648d174
    1f20:			; <UNDEFINED> instruction: 0xf88d2501
    1f24:			; <UNDEFINED> instruction: 0xf7fe5024
    1f28:	smlabblt	r8, sl, pc, lr	; <UNPREDICTABLE>
    1f2c:	andvs	pc, ip, sp, lsl #17
    1f30:	andspl	pc, r8, sp, lsl #17
    1f34:			; <UNDEFINED> instruction: 0xf89de6eb
    1f38:	stcls	0, cr3, [sl], {36}	; 0x24
    1f3c:			; <UNDEFINED> instruction: 0xf43f2b00
    1f40:	strbt	sl, [r4], r7, ror #29
    1f44:			; <UNDEFINED> instruction: 0xf7fe4648
    1f48:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1f4c:	strcs	sp, [r1], #-65	; 0xffffffbf
    1f50:	andmi	pc, ip, sp, lsl #17
    1f54:	svc	0x00a8f7fe
    1f58:	strbmi	r4, [r0], -r1, lsl #12
    1f5c:			; <UNDEFINED> instruction: 0xf9a8f000
    1f60:	strbmi	r4, [r1], -fp, asr #12
    1f64:	stmdage	sl, {r1, r9, sl, lr}
    1f68:	ldc2	0, cr15, [r4], #-0
    1f6c:	andls	r1, r8, r5, asr #24
    1f70:	strls	fp, [r8], #-3848	; 0xfffff0f8
    1f74:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
    1f78:	eorle	r1, r0, r1, lsl #25
    1f7c:	ldmdblt	r8!, {r1, r3, r8, r9, fp, ip, pc}
    1f80:	strls	r9, [r8], #-2823	; 0xfffff4f9
    1f84:	blcs	1fff8 <__assert_fail@plt+0x1ef68>
    1f88:	blls	2b6464 <__assert_fail@plt+0x2b53d4>
    1f8c:	teqle	fp, r0, lsl #22
    1f90:			; <UNDEFINED> instruction: 0xf88d2201
    1f94:	strbt	r2, [r1], r4, lsr #32
    1f98:	stcls	3, cr2, [sl], {1}
    1f9c:	eorvs	pc, r4, sp, lsl #17
    1fa0:			; <UNDEFINED> instruction: 0xf88d9308
    1fa4:	ssat	r3, #20, r8
    1fa8:			; <UNDEFINED> instruction: 0xf7fe9807
    1fac:	movwcs	lr, #8140	; 0x1fcc
    1fb0:			; <UNDEFINED> instruction: 0xf88d9c0a
    1fb4:			; <UNDEFINED> instruction: 0xf88d6024
    1fb8:	andls	r3, r8, r8, lsl r0
    1fbc:	stmdals	r7, {r3, r5, r7, r9, sl, sp, lr, pc}
    1fc0:	svc	0x00c0f7fe
    1fc4:	strb	r9, [ip], r8
    1fc8:	str	r9, [r8, sl, lsl #24]!
    1fcc:	movwls	r2, #769	; 0x301
    1fd0:	blmi	57bb14 <__assert_fail@plt+0x57aa84>
    1fd4:	ldmdbmi	r5, {r1, r2, r4, r7, r9, sp}
    1fd8:	ldrbtmi	r4, [fp], #-2069	; 0xfffff7eb
    1fdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1fe0:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fe4:	adcscs	r4, r3, #19456	; 0x4c00
    1fe8:	ldmdami	r4, {r0, r1, r4, r8, fp, lr}
    1fec:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1ff0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ff4:	blmi	4bc134 <__assert_fail@plt+0x4bb0a4>
    1ff8:	ldmdbmi	r2, {r1, r4, r5, r7, r9, sp}
    1ffc:	ldrbtmi	r4, [fp], #-2066	; 0xfffff7ee
    2000:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2004:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2008:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
    200c:	svc	0x002ef7fe
    2010:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2014:	andeq	r3, r1, r6, lsr r4
    2018:	andeq	r0, r0, ip, lsl r1
    201c:	andeq	r3, r1, ip, lsr #8
    2020:	andeq	r0, r0, r8, lsl r1
    2024:	andeq	r3, r1, lr, lsr #2
    2028:	andeq	r2, r0, r6, lsl #19
    202c:	andeq	r2, r0, r8, lsl r9
    2030:	andeq	r2, r0, r6, lsr r9
    2034:	andeq	r2, r0, r4, ror r9
    2038:	andeq	r2, r0, r6, lsl #18
    203c:	andeq	r2, r0, r0, lsl r9
    2040:	andeq	r2, r0, r2, ror #18
    2044:	strdeq	r2, [r0], -r4
    2048:	andeq	r2, r0, sl, lsr #18
    204c:			; <UNDEFINED> instruction: 0x4604b570
    2050:	andcs	fp, r5, #130	; 0x82
    2054:	strtmi	r2, [r1], -r0
    2058:	mrc	7, 7, APSR_nzcv, cr12, cr14, {7}
    205c:	strmi	r4, [r5], -r4, lsl #5
    2060:	strtmi	sp, [r1], -r3
    2064:	ldc2l	7, cr15, [ip], #1020	; 0x3fc
    2068:			; <UNDEFINED> instruction: 0x4628b110
    206c:	ldcllt	0, cr11, [r0, #-8]!
    2070:			; <UNDEFINED> instruction: 0xf7fe4628
    2074:	strmi	lr, [r6], -r8, ror #30
    2078:			; <UNDEFINED> instruction: 0xf7fe4620
    207c:	ldrtmi	lr, [r0], #-3940	; 0xfffff09c
    2080:			; <UNDEFINED> instruction: 0xf0003004
    2084:	blmi	1c0d60 <__assert_fail@plt+0x1bfcd0>
    2088:			; <UNDEFINED> instruction: 0xf04f9500
    208c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2090:	strls	r2, [r1], #-257	; 0xfffffeff
    2094:			; <UNDEFINED> instruction: 0xf7fe4605
    2098:	qsub16mi	lr, r8, r4
    209c:	ldcllt	0, cr11, [r0, #-8]!
    20a0:			; <UNDEFINED> instruction: 0x000028b6
    20a4:	svcmi	0x00f0e92d
    20a8:	addlt	r2, r3, r5, lsl #4
    20ac:	strmi	r4, [ip], -r7, lsl #12
    20b0:	andcs	r4, r0, r1, lsl #12
    20b4:	ldrdge	pc, [ip, #143]!	; 0x8f
    20b8:	mcr	7, 6, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    20bc:			; <UNDEFINED> instruction: 0x460544fa
    20c0:	blx	ffebe0ca <__assert_fail@plt+0xffebd03a>
    20c4:	pkhtbmi	r4, r1, r1, asr #12
    20c8:	blx	feebe0d2 <__assert_fail@plt+0xfeebd042>
    20cc:	teqle	r6, r0, lsl #16
    20d0:	ldrtmi	r4, [r9], -r6, lsl #12
    20d4:	strtmi	r4, [r1], r8, lsr #12
    20d8:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    20dc:	teqlt	ip, #160, 12	; 0xa000000
    20e0:			; <UNDEFINED> instruction: 0xf0002800
    20e4:	ldrtmi	r8, [r9], -r9, lsr #1
    20e8:			; <UNDEFINED> instruction: 0xf7ff4628
    20ec:			; <UNDEFINED> instruction: 0x4682fcb9
    20f0:			; <UNDEFINED> instruction: 0xf1b8b9b0
    20f4:	andle	r0, r4, r0, lsl #30
    20f8:	strtmi	r4, [r8], -r1, asr #12
    20fc:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    2100:			; <UNDEFINED> instruction: 0xf1b9b940
    2104:	rsble	r0, pc, r0, lsl #30
    2108:	strtmi	r4, [r8], -r9, asr #12
    210c:	stc2	7, cr15, [r8], #1020	; 0x3fc
    2110:	rsble	r2, r9, r0, lsl #16
    2114:	svceq	0x0000f1ba
    2118:	ldrbmi	sp, [r0], -r2
    211c:	mrc	7, 3, APSR_nzcv, cr12, cr14, {7}
    2120:			; <UNDEFINED> instruction: 0x4630b116
    2124:	mrc	7, 3, APSR_nzcv, cr8, cr14, {7}
    2128:	andlt	r4, r3, r8, lsr #12
    212c:	svchi	0x00f0e8bd
    2130:	cmple	r0, r0, lsl #16
    2134:			; <UNDEFINED> instruction: 0x4628463d
    2138:	pop	{r0, r1, ip, sp, pc}
    213c:			; <UNDEFINED> instruction: 0x464a8ff0
    2140:			; <UNDEFINED> instruction: 0x46204651
    2144:	blx	e3e14e <__assert_fail@plt+0xe3d0be>
    2148:	strbmi	r4, [r8], -r0, lsl #13
    214c:	mrc	7, 7, APSR_nzcv, cr10, cr14, {7}
    2150:	andcc	r4, fp, r3, lsl #13
    2154:	blx	ff33e15c <__assert_fail@plt+0xff33d0cc>
    2158:	ldrbmi	r4, [sl], -r9, asr #12
    215c:			; <UNDEFINED> instruction: 0xf7fe4606
    2160:	blmi	147db08 <__assert_fail@plt+0x147ca78>
    2164:			; <UNDEFINED> instruction: 0x0c0beb06
    2168:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    216c:			; <UNDEFINED> instruction: 0xf846cb03
    2170:	strtmi	r0, [r0], -fp
    2174:	ldmvc	fp, {r2, r3, r4, fp, pc}
    2178:	andne	pc, r4, ip, asr #17
    217c:			; <UNDEFINED> instruction: 0xf8ac4651
    2180:			; <UNDEFINED> instruction: 0xf88c4008
    2184:			; <UNDEFINED> instruction: 0xf000300a
    2188:			; <UNDEFINED> instruction: 0x4604fb17
    218c:			; <UNDEFINED> instruction: 0xf7fe4630
    2190:	stccs	14, cr14, [r0], {68}	; 0x44
    2194:	teqcs	pc, r2, asr r0	; <UNPREDICTABLE>
    2198:			; <UNDEFINED> instruction: 0xf7fe4620
    219c:	stmdacs	r0, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    21a0:			; <UNDEFINED> instruction: 0x4620d038
    21a4:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    21a8:			; <UNDEFINED> instruction: 0x46284639
    21ac:	svceq	0x0000f1b8
    21b0:			; <UNDEFINED> instruction: 0xf7fed054
    21b4:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    21b8:	ldrtmi	sp, [r9], -lr, asr #32
    21bc:			; <UNDEFINED> instruction: 0xf7ff4628
    21c0:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
    21c4:	strmi	sp, [r1], r7, ror #2
    21c8:	strmi	r4, [r6], -r2, asr #13
    21cc:			; <UNDEFINED> instruction: 0xf1b84644
    21d0:	orrsle	r0, r1, r0, lsl #30
    21d4:			; <UNDEFINED> instruction: 0x4639e795
    21d8:			; <UNDEFINED> instruction: 0xf7ff4628
    21dc:	stmdacs	r0, {r0, r6, sl, fp, ip, sp, lr, pc}
    21e0:	strtmi	sp, [r6], -r2, lsr #3
    21e4:	ldrtmi	r4, [ip], -r2, lsr #13
    21e8:			; <UNDEFINED> instruction: 0xf7fe4628
    21ec:	strmi	lr, [r7], -ip, lsr #29
    21f0:			; <UNDEFINED> instruction: 0xf7fe4620
    21f4:	ldrtmi	lr, [r8], #-3752	; 0xfffff158
    21f8:			; <UNDEFINED> instruction: 0xf0003004
    21fc:	blmi	b00be8 <__assert_fail@plt+0xaffb58>
    2200:			; <UNDEFINED> instruction: 0xf04f9500
    2204:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2208:	strls	r2, [r1], #-257	; 0xfffffeff
    220c:			; <UNDEFINED> instruction: 0xf7fe4605
    2210:			; <UNDEFINED> instruction: 0xe77feeb8
    2214:			; <UNDEFINED> instruction: 0x46284639
    2218:	ldcl	7, cr15, [r2, #1016]	; 0x3f8
    221c:	svceq	0x0000f1b8
    2220:	bllt	14362bc <__assert_fail@plt+0x143522c>
    2224:	andsle	r4, r7, r0, lsr #11
    2228:	strbmi	r4, [r5], -r0, lsr #12
    222c:	ldcl	7, cr15, [r4, #1016]!	; 0x3f8
    2230:	andlt	r4, r3, r8, lsr #12
    2234:	svchi	0x00f0e8bd
    2238:	ldrb	r4, [r5, -r5, lsr #12]!
    223c:			; <UNDEFINED> instruction: 0x46284639
    2240:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    2244:	svceq	0x0000f1b8
    2248:			; <UNDEFINED> instruction: 0x46c1d1b5
    224c:	ldrtmi	r4, [ip], -r6, asr #12
    2250:			; <UNDEFINED> instruction: 0xf47f2800
    2254:	strb	sl, [pc, r8, asr #30]!
    2258:	strb	r4, [r5, -r5, asr #12]!
    225c:	ldc	7, cr15, [r0, #1016]!	; 0x3f8
    2260:	strbmi	r4, [r6], -r1, asr #13
    2264:	stmdacs	r0, {r2, r3, r4, r5, r9, sl, lr}
    2268:	svcge	0x003df47f
    226c:	strtmi	lr, [r1], r4, ror #15
    2270:	stmdacs	r0, {r1, r2, r5, r9, sl, lr}
    2274:	svcge	0x0037f47f
    2278:			; <UNDEFINED> instruction: 0x4639e7de
    227c:			; <UNDEFINED> instruction: 0xf7ff4628
    2280:	ldmdblt	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    2284:	strtmi	r4, [r6], -r1, lsr #13
    2288:	strbmi	r4, [r4], -r2, asr #13
    228c:	svceq	0x0000f1b8
    2290:	svcge	0x0032f47f
    2294:			; <UNDEFINED> instruction: 0x46c2e735
    2298:	ldr	r2, [fp, -r0, lsl #12]!
    229c:	strbmi	r4, [r2], r6, lsr #12
    22a0:	svclt	0x0000e73b
    22a4:	muleq	r0, r0, r8
    22a8:	andeq	r2, r0, sl, ror #15
    22ac:	andeq	r2, r0, lr, lsr r7
    22b0:			; <UNDEFINED> instruction: 0x460cb538
    22b4:	tstcs	r0, r2, lsr #12
    22b8:			; <UNDEFINED> instruction: 0xf7fe4605
    22bc:	tstlt	r0, r8, lsl #29
    22c0:	andcc	r1, r1, r0, asr #22
    22c4:			; <UNDEFINED> instruction: 0x4620bd38
    22c8:	svclt	0x0000bd38
    22cc:	adccs	r4, sl, #4, 18	; 0x10000
    22d0:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    22d4:	blmi	1134c0 <__assert_fail@plt+0x112430>
    22d8:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    22dc:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    22e0:	andeq	r2, r0, r0, lsr #13
    22e4:	andeq	r2, r0, r8, lsr #12
    22e8:	andeq	r2, r0, r6, lsr #13
    22ec:	svcmi	0x00f0e92d
    22f0:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
    22f4:	bmi	ff8e4f04 <__assert_fail@plt+0xff8e3e74>
    22f8:	ldrbtmi	r4, [sl], #-3043	; 0xfffff41d
    22fc:	orrhi	pc, ip, #14614528	; 0xdf0000
    2300:	ldmpl	r3, {r0, r1, r4, r7, ip, sp, pc}^
    2304:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    2308:			; <UNDEFINED> instruction: 0xf04f9311
    230c:			; <UNDEFINED> instruction: 0xf7fe0300
    2310:	stmdacs	r0, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
    2314:	orrshi	pc, pc, r0
    2318:			; <UNDEFINED> instruction: 0xf7fe4604
    231c:	stmdacs	r1, {r1, r2, r6, r7, r8, sl, fp, sp, lr, pc}
    2320:	adcshi	pc, fp, r0, asr #4
    2324:			; <UNDEFINED> instruction: 0xf0402d00
    2328:	svcge	0x000480fc
    232c:	strls	r4, [r7], #-1568	; 0xfffff9e0
    2330:	mcr	7, 0, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2334:	strls	r2, [r4, #-1280]	; 0xfffffb00
    2338:	andpl	pc, ip, sp, lsl #17
    233c:			; <UNDEFINED> instruction: 0xf88d607d
    2340:	bl	1163a8 <__assert_fail@plt+0x115318>
    2344:			; <UNDEFINED> instruction: 0xf8cd0b00
    2348:	strmi	fp, [r3, #8]!
    234c:	blge	2b8890 <__assert_fail@plt+0x2b7800>
    2350:	strtmi	r4, [r1], -r9, lsr #13
    2354:	cfmadd32	mvax0, mvfx2, mvfx8, mvfx1
    2358:	ands	r3, r1, r0, lsl sl
    235c:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    2360:	subsle	r2, r3, r0, lsl #16
    2364:	tstls	r0, sl, lsl #16
    2368:	stcl	7, cr15, [r6, #1016]!	; 0x3f8
    236c:	blx	fec28774 <__assert_fail@plt+0xfec276e4>
    2370:	stmdbeq	sp!, {r7, r8, sl, ip, sp, lr, pc}^
    2374:			; <UNDEFINED> instruction: 0xf88d4451
    2378:	ldrbmi	r9, [r9, #-24]	; 0xffffffe8
    237c:	eorsle	r9, r3, #-1073741823	; 0xc0000001
    2380:	mulcc	ip, sp, r8
    2384:	cmple	sp, r0, lsl #22
    2388:	stmdavc	fp, {r0, r6, r7, fp, lr}
    238c:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2390:	ldceq	0, cr15, [pc], {3}
    2394:			; <UNDEFINED> instruction: 0xf850095b
    2398:	blx	8ce42c <__assert_fail@plt+0x8cd39c>
    239c:	ldrbeq	pc, [r8, ip, lsl #6]	; <UNPREDICTABLE>
    23a0:			; <UNDEFINED> instruction: 0x9608d536
    23a4:	beq	7e4e8 <__assert_fail@plt+0x7d458>
    23a8:			; <UNDEFINED> instruction: 0xf8dd7809
    23ac:			; <UNDEFINED> instruction: 0xf88db008
    23b0:	tstls	sl, r4, lsr #32
    23b4:			; <UNDEFINED> instruction: 0xf88d9907
    23b8:	stccs	0, cr6, [r0, #-96]	; 0xffffffa0
    23bc:	stccs	0, cr13, [r1, #-824]	; 0xfffffcc8
    23c0:	stccs	0, cr13, [r2, #-360]	; 0xfffffe98
    23c4:			; <UNDEFINED> instruction: 0xf89dd122
    23c8:	mvnslt	r0, r4, lsr #32
    23cc:	tstls	r0, sl, lsl #16
    23d0:	ldc	7, cr15, [r2, #1016]!	; 0x3f8
    23d4:			; <UNDEFINED> instruction: 0xf88d9900
    23d8:	ldrbmi	r9, [r1], #-24	; 0xffffffe8
    23dc:	stmdacs	r0, {r0, r1, r2, r8, ip, pc}
    23e0:	strcs	fp, [r1, #-3848]	; 0xfffff0f8
    23e4:	bicle	r4, fp, #373293056	; 0x16400000
    23e8:			; <UNDEFINED> instruction: 0xf0002d02
    23ec:	bmi	fea62800 <__assert_fail@plt+0xfea61770>
    23f0:	ldrbtmi	r4, [sl], #-2981	; 0xfffff45b
    23f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23f8:	subsmi	r9, sl, r1, lsl fp
    23fc:	msrhi	CPSR_fc, r0, asr #32
    2400:	andslt	r4, r3, r0, lsr #12
    2404:	blhi	bd700 <__assert_fail@plt+0xbc670>
    2408:	svchi	0x00f0e8bd
    240c:	ldr	r2, [r1, r1, lsl #10]!
    2410:	tstls	r0, r8, lsr r6
    2414:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2418:			; <UNDEFINED> instruction: 0xf0002800
    241c:	stmdbls	r0, {r0, r1, r2, r5, r8, pc}
    2420:	andvs	pc, ip, sp, lsl #17
    2424:	beq	43dc8c <__assert_fail@plt+0x43cbfc>
    2428:	andeq	lr, r1, #175104	; 0x2ac00
    242c:			; <UNDEFINED> instruction: 0xf000463b
    2430:			; <UNDEFINED> instruction: 0xf1b0f9d1
    2434:			; <UNDEFINED> instruction: 0x46823fff
    2438:	rsble	r9, r0, r8
    243c:	svceq	0x0002f110
    2440:	rsble	r9, r5, r7, lsl #18
    2444:			; <UNDEFINED> instruction: 0x9608b950
    2448:	blcs	2047c <__assert_fail@plt+0x1f3ec>
    244c:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    2450:	blcs	29080 <__assert_fail@plt+0x27ff0>
    2454:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
    2458:	beq	7e59c <__assert_fail@plt+0x7d50c>
    245c:	tstls	r0, r8, lsr r6
    2460:	eorvs	pc, r4, sp, lsl #17
    2464:	stcl	7, cr15, [sl], #1016	; 0x3f8
    2468:	ldrdlt	pc, [r8], -sp
    246c:	stmdacs	r0, {r8, fp, ip, pc}
    2470:			; <UNDEFINED> instruction: 0xf88dd0a1
    2474:	ldr	r9, [lr, ip]
    2478:	mlaeq	r4, sp, r8, pc	; <UNPREDICTABLE>
    247c:			; <UNDEFINED> instruction: 0xf43f2800
    2480:	stmdals	sl, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    2484:			; <UNDEFINED> instruction: 0xf7fe9100
    2488:	ldmib	sp, {r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    248c:	stmdacs	r0, {r8, r9, ip}
    2490:			; <UNDEFINED> instruction: 0x460bbf1c
    2494:	movwls	r2, #5378	; 0x1502
    2498:	biclt	lr, sp, ip, ror #14
    249c:	cdpcs	8, 0, cr7, cr0, cr6, {1}
    24a0:	sbcshi	pc, r5, r0
    24a4:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    24a8:	stmdavs	r2, {r0, r1, r2, r5, r9, sl, lr}
    24ac:			; <UNDEFINED> instruction: 0xf817e002
    24b0:	tstlt	lr, r1, lsl #30
    24b4:	andscc	pc, r6, r2, lsr r8	; <UNPREDICTABLE>
    24b8:	ldrbtle	r0, [r8], #1177	; 0x499
    24bc:			; <UNDEFINED> instruction: 0xf7fe4638
    24c0:	ldrtmi	lr, [r9], -r2, asr #26
    24c4:	strtmi	r1, [r0], -r2, asr #24
    24c8:	ldc	7, cr15, [lr], {254}	; 0xfe
    24cc:	addle	r2, lr, r1, lsl #26
    24d0:			; <UNDEFINED> instruction: 0xf7fe4620
    24d4:	stmdacc	r1, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    24d8:	addle	r1, r8, #2424832	; 0x250000
    24dc:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    24e0:	stmdavs	r2, {r8, sp}
    24e4:	and	r4, r3, r8, lsr #12
    24e8:	subvc	r4, r1, r4, lsl #5
    24ec:	svcge	0x007ff63f
    24f0:	stmdbcc	r1, {r4, fp, ip, sp, lr, pc}
    24f4:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    24f8:	ldrbtle	r0, [r5], #1179	; 0x49b
    24fc:			; <UNDEFINED> instruction: 0xf8dde777
    2500:			; <UNDEFINED> instruction: 0xf04fb008
    2504:	stmdbls	r7, {r0, r9, fp}
    2508:			; <UNDEFINED> instruction: 0xf88d9608
    250c:	ldrb	r9, [r2, -r4, lsr #32]
    2510:	ldrdlt	pc, [r8], -sp
    2514:	eorls	pc, r4, sp, lsl #17
    2518:	beq	7d3cc <__assert_fail@plt+0x7c33c>
    251c:	eorge	pc, r0, sp, asr #17
    2520:	strtmi	lr, [r0], -r9, asr #14
    2524:			; <UNDEFINED> instruction: 0xf7fe9407
    2528:	svcge	0x0004ed0e
    252c:	strls	r2, [r4], -r0, lsl #12
    2530:	andvs	pc, ip, sp, lsl #17
    2534:			; <UNDEFINED> instruction: 0xf88d607e
    2538:	stmdane	r2!, {r3, r4, sp, lr}
    253c:	adcmi	r9, r2, #536870912	; 0x20000000
    2540:	ssatmi	fp, #4, r8, lsl #31
    2544:			; <UNDEFINED> instruction: 0xf10dd96c
    2548:	strtmi	r0, [r3], r8, lsr #20
    254c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2550:	stmdami	pc, {r1, r2, r5, sp, lr, pc}^	; <UNPREDICTABLE>
    2554:	mulcc	r0, fp, r8
    2558:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    255c:	ldceq	0, cr15, [pc], {3}
    2560:			; <UNDEFINED> instruction: 0xf850095b
    2564:	blx	8ce5f8 <__assert_fail@plt+0x8cd568>
    2568:	ldrbeq	pc, [r9, ip, lsl #6]	; <UNPREDICTABLE>
    256c:			; <UNDEFINED> instruction: 0xf8cdd546
    2570:			; <UNDEFINED> instruction: 0xf89b9020
    2574:			; <UNDEFINED> instruction: 0xf8dd3000
    2578:			; <UNDEFINED> instruction: 0xf88db01c
    257c:			; <UNDEFINED> instruction: 0xf88d9024
    2580:	movwls	r9, #40984	; 0xa018
    2584:			; <UNDEFINED> instruction: 0xf7fe4618
    2588:	stmdacs	r0, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    258c:	blls	2366b4 <__assert_fail@plt+0x235624>
    2590:	ldrmi	r9, [fp], #2562	; 0xa02
    2594:	andsvs	pc, r8, sp, lsl #17
    2598:			; <UNDEFINED> instruction: 0xf8cd4593
    259c:	eorsle	fp, pc, #28
    25a0:	mulcc	ip, sp, r8
    25a4:	sbcsle	r2, r4, r0, lsl #22
    25a8:	andeq	lr, fp, #165888	; 0x28800
    25ac:			; <UNDEFINED> instruction: 0x463b4659
    25b0:			; <UNDEFINED> instruction: 0xf0004650
    25b4:	mcrrne	9, 0, pc, r2, cr15	; <UNPREDICTABLE>
    25b8:	eorle	r9, r8, r8
    25bc:			; <UNDEFINED> instruction: 0xf8dd1c83
    25c0:	eorsle	fp, r9, ip, lsl r0
    25c4:	stmdblt	r0, {r1, r3, r8, r9, fp, ip, pc}^
    25c8:	eorls	pc, r0, sp, asr #17
    25cc:	mulcc	r0, fp, r8
    25d0:	cmple	r2, r0, lsl #22
    25d4:	blcs	29204 <__assert_fail@plt+0x28174>
    25d8:			; <UNDEFINED> instruction: 0x4638d151
    25dc:			; <UNDEFINED> instruction: 0xf88d9300
    25e0:			; <UNDEFINED> instruction: 0xf7fe9024
    25e4:	blls	3d69c <__assert_fail@plt+0x3c60c>
    25e8:			; <UNDEFINED> instruction: 0xf88db108
    25ec:			; <UNDEFINED> instruction: 0xf88d600c
    25f0:	bfi	r9, r8, #0, #8
    25f4:			; <UNDEFINED> instruction: 0xf8839b01
    25f8:	ldrbt	r9, [r8], r0
    25fc:	andls	r4, r0, #56, 12	; 0x3800000
    2600:	ldc	7, cr15, [ip], {254}	; 0xfe
    2604:	orrlt	r9, r8, #0, 20
    2608:	andls	pc, ip, sp, lsl #17
    260c:			; <UNDEFINED> instruction: 0xf8dde7cc
    2610:	movwcs	fp, #4124	; 0x101c
    2614:			; <UNDEFINED> instruction: 0xf88d9308
    2618:	movwcs	r3, #24
    261c:	eorcc	pc, r4, sp, lsl #17
    2620:			; <UNDEFINED> instruction: 0xf7fe4658
    2624:			; <UNDEFINED> instruction: 0x4659ec90
    2628:	strtmi	r1, [r0], -r2, asr #24
    262c:	bl	ffb4062c <__assert_fail@plt+0xffb3f59c>
    2630:			; <UNDEFINED> instruction: 0xf43f2d01
    2634:			; <UNDEFINED> instruction: 0xe679aedc
    2638:	andcs	r9, r0, #2048	; 0x800
    263c:	eorcs	pc, r4, sp, lsl #17
    2640:	bl	fe8cae4c <__assert_fail@plt+0xfe8c9dbc>
    2644:			; <UNDEFINED> instruction: 0xf88d030b
    2648:	movwls	r2, #32792	; 0x8018
    264c:	strtmi	lr, [r7], -r8, ror #15
    2650:			; <UNDEFINED> instruction: 0xf7fee734
    2654:			; <UNDEFINED> instruction: 0xf000ec0c
    2658:	blmi	40070c <__assert_fail@plt+0x3ff67c>
    265c:	stmdbmi	pc, {r0, r3, r5, r7, r9, sp}	; <UNPREDICTABLE>
    2660:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    2664:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    2668:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    266c:	addcs	r4, lr, #13312	; 0x3400
    2670:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    2674:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    2678:			; <UNDEFINED> instruction: 0xf7fe4478
    267c:			; <UNDEFINED> instruction: 0xf7ffed0a
    2680:	svclt	0x0000fe25
    2684:			; <UNDEFINED> instruction: 0x00012bb2
    2688:	andeq	r0, r0, ip, lsl r1
    268c:	andeq	r2, r1, r8, lsr #23
    2690:	andeq	r0, r0, r8, lsl r1
    2694:			; <UNDEFINED> instruction: 0x00012aba
    2698:	andeq	r2, r0, lr, lsl r3
    269c:	andeq	r2, r0, r0, lsl r3
    26a0:	andeq	r2, r0, r6, asr #5
    26a4:	andeq	r2, r0, ip, lsl #6
    26a8:	strdeq	r2, [r0], -lr
    26ac:	muleq	r0, ip, r2
    26b0:	andcs	fp, r5, #8, 10	; 0x2000000
    26b4:	andcs	r4, r0, r7, lsl #22
    26b8:	ldrbtmi	r4, [fp], #-2311	; 0xfffff6f9
    26bc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    26c0:	bl	ff2406c0 <__assert_fail@plt+0xff23f630>
    26c4:	strmi	r2, [r2], -r0, lsl #2
    26c8:			; <UNDEFINED> instruction: 0xf7fe4620
    26cc:	strdcs	lr, [r1], -sl
    26d0:	stc	7, cr15, [ip], #-1016	; 0xfffffc08
    26d4:	andeq	r2, r1, sl, asr #18
    26d8:	ldrdeq	r2, [r0], -r8
    26dc:	stmdblt	r0!, {r3, r8, sl, ip, sp, pc}
    26e0:			; <UNDEFINED> instruction: 0xf7fe2001
    26e4:	tstlt	r0, r0, lsl #24
    26e8:			; <UNDEFINED> instruction: 0xf7ffbd08
    26ec:	svclt	0x0000ffe1
    26f0:			; <UNDEFINED> instruction: 0x4604b510
    26f4:	bl	ffdc06f4 <__assert_fail@plt+0xffdbf664>
    26f8:	ldfltd	f3, [r0, #-0]
    26fc:	pop	{r5, r9, sl, lr}
    2700:			; <UNDEFINED> instruction: 0xe7eb4010
    2704:	movwcs	pc, #2977	; 0xba1	; <UNPREDICTABLE>
    2708:	ldmdblt	r3!, {r4, r8, sl, ip, sp, pc}
    270c:			; <UNDEFINED> instruction: 0xf400fb01
    2710:			; <UNDEFINED> instruction: 0xf7fe4620
    2714:	tstlt	r0, r8, ror #23
    2718:			; <UNDEFINED> instruction: 0xf7ffbd10
    271c:	strtmi	pc, [r0], -r9, asr #31
    2720:			; <UNDEFINED> instruction: 0x4010e8bd
    2724:	svclt	0x0000e7da
    2728:	addlt	fp, r2, r0, lsl r5
    272c:			; <UNDEFINED> instruction: 0xf7ff9001
    2730:	bls	826b4 <__assert_fail@plt+0x81624>
    2734:	strmi	r2, [r4], -r0, lsl #2
    2738:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    273c:	andlt	r4, r2, r0, lsr #12
    2740:	svclt	0x0000bd10
    2744:			; <UNDEFINED> instruction: 0x4604b510
    2748:	bl	9c0748 <__assert_fail@plt+0x9bf6b8>
    274c:	ldfltd	f3, [r0, #-0]
    2750:	pop	{r5, r9, sl, lr}
    2754:	bfi	r4, r0, #0, #2
    2758:			; <UNDEFINED> instruction: 0x460cb510
    275c:			; <UNDEFINED> instruction: 0xf7feb118
    2760:	smlawblt	r8, ip, fp, lr
    2764:	pop	{r4, r8, sl, fp, ip, sp, pc}
    2768:			; <UNDEFINED> instruction: 0x46084010
    276c:	svclt	0x00c0f7ff
    2770:	pop	{r5, r9, sl, lr}
    2774:			; <UNDEFINED> instruction: 0xe7b14010
    2778:	addlt	fp, r2, r0, lsl r5
    277c:	strls	r9, [r0], #-3076	; 0xfffff3fc
    2780:	blx	fe1be78c <__assert_fail@plt+0xfe1bd6fc>
    2784:	blle	89f9c <__assert_fail@plt+0x88f0c>
    2788:	andlt	r4, r2, r0, lsr #12
    278c:			; <UNDEFINED> instruction: 0xf7febd10
    2790:	stmdavs	r3, {r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    2794:	mvnsle	r2, ip, lsl #22
    2798:			; <UNDEFINED> instruction: 0xff8af7ff
    279c:			; <UNDEFINED> instruction: 0xf001b510
    27a0:	strmi	pc, [r4], -r9, ror #22
    27a4:	strtmi	fp, [r0], -r8, lsl #2
    27a8:			; <UNDEFINED> instruction: 0xf7febd10
    27ac:	stmdavs	r3, {r1, r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    27b0:	mvnsle	r2, ip, lsl #22
    27b4:			; <UNDEFINED> instruction: 0xff7cf7ff
    27b8:			; <UNDEFINED> instruction: 0xf001b510
    27bc:	strmi	pc, [r4], -pc, lsl #24
    27c0:	strtmi	fp, [r0], -r8, lsl #2
    27c4:			; <UNDEFINED> instruction: 0xf7febd10
    27c8:	stmdavs	r3, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    27cc:	mvnsle	r2, ip, lsl #22
    27d0:			; <UNDEFINED> instruction: 0xff6ef7ff
    27d4:			; <UNDEFINED> instruction: 0x460fb5f0
    27d8:			; <UNDEFINED> instruction: 0x46164916
    27dc:	addlt	r4, r3, r6, lsl sl
    27e0:			; <UNDEFINED> instruction: 0x466c4479
    27e4:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    27e8:			; <UNDEFINED> instruction: 0xf04f9201
    27ec:	mrslt	r0, R8_usr
    27f0:	ldrtmi	r4, [r2], -r4, lsl #12
    27f4:			; <UNDEFINED> instruction: 0x46204639
    27f8:	bl	17407f8 <__assert_fail@plt+0x173f768>
    27fc:	svclt	0x00182e00
    2800:	svceq	0x0003f110
    2804:	stmdale	sl, {r0, r2, r9, sl, lr}
    2808:	blmi	2d5040 <__assert_fail@plt+0x2d3fb0>
    280c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2810:	blls	5c880 <__assert_fail@plt+0x5b7f0>
    2814:	qaddle	r4, sl, fp
    2818:	andlt	r4, r3, r8, lsr #12
    281c:	strdcs	fp, [r0], -r0
    2820:			; <UNDEFINED> instruction: 0xf832f000
    2824:	mvnle	r2, r0, lsl #16
    2828:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    282c:	strb	r6, [fp, r3, lsr #32]!
    2830:	bl	740830 <__assert_fail@plt+0x73f7a0>
    2834:	andeq	r2, r1, ip, asr #13
    2838:	andeq	r0, r0, ip, lsl r1
    283c:	andeq	r2, r1, r0, lsr #13
    2840:	andsle	r4, pc, r8, lsl #5
    2844:	stmdbcc	r1, {r4, r5, r6, r7, sl, ip, sp, pc}
    2848:			; <UNDEFINED> instruction: 0xf8141e44
    284c:			; <UNDEFINED> instruction: 0xf8112f01
    2850:			; <UNDEFINED> instruction: 0xf1a23f01
    2854:	svccs	0x00190741
    2858:	strbeq	pc, [r1], -r3, lsr #3	; <UNPREDICTABLE>
    285c:			; <UNDEFINED> instruction: 0x461d4610
    2860:			; <UNDEFINED> instruction: 0xf102d80d
    2864:	cdpcs	0, 1, cr0, cr9, cr0, {1}
    2868:	stmdale	r3, {r1, r6, r7, r9, ip, sp, pc}
    286c:	streq	pc, [r0, #-259]!	; 0xfffffefd
    2870:	smlattlt	r8, fp, r2, fp
    2874:	smlalle	r4, r8, sl, r2
    2878:	vldmialt	r0!, {d17-<overflow reg d48>}
    287c:	mrccs	7, 0, r4, cr9, cr0, {3}
    2880:	udf	#15751	; 0x3d87
    2884:	ldrbmi	r2, [r0, -r0]!
    2888:	tstcs	r0, r8, lsl #10
    288c:	bl	fedc088c <__assert_fail@plt+0xfedbf7fc>
    2890:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    2894:	tstle	r3, r3, asr #22
    2898:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    289c:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    28a0:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    28a4:	b	fe3408a4 <__assert_fail@plt+0xfe33f814>
    28a8:	svclt	0x00183800
    28ac:	stclt	0, cr2, [r8, #-4]
    28b0:	stclt	0, cr2, [r8, #-4]
    28b4:	andeq	r2, r0, r6, lsl #2
    28b8:	svcmi	0x00f0e92d
    28bc:	stc	0, cr2, [sp, #-56]!	; 0xffffffc8
    28c0:	bmi	feae54d0 <__assert_fail@plt+0xfeae4440>
    28c4:	ldrbtmi	r4, [sl], #-2987	; 0xfffff455
    28c8:	ldmpl	r3, {r0, r1, r2, r3, r4, r7, ip, sp, pc}^
    28cc:	tstls	sp, #1769472	; 0x1b0000
    28d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    28d4:	bl	fe7c08d4 <__assert_fail@plt+0xfe7bf844>
    28d8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    28dc:	blmi	fe9b69b8 <__assert_fail@plt+0xfe9b5928>
    28e0:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    28e4:	eorsle	r2, r3, r0, lsl #24
    28e8:	stmdblt	r6!, {r1, r2, r5, fp, ip, sp, lr}^
    28ec:			; <UNDEFINED> instruction: 0x4620e01a
    28f0:	bl	a408f0 <__assert_fail@plt+0xa3f860>
    28f4:	stmdane	r6!, {r0, ip, sp}
    28f8:			; <UNDEFINED> instruction: 0xf7fe4630
    28fc:	andcc	lr, r1, r4, lsr #22
    2900:	ldcpl	8, cr1, [r6], #-208	; 0xffffff30
    2904:			; <UNDEFINED> instruction: 0x4621b176
    2908:			; <UNDEFINED> instruction: 0xf7fe4628
    290c:			; <UNDEFINED> instruction: 0xb120ea5a
    2910:	mvnle	r2, sl, lsr #28
    2914:	blcs	20aa8 <__assert_fail@plt+0x1fa18>
    2918:	strtmi	sp, [r0], -r9, ror #3
    291c:	bl	4c091c <__assert_fail@plt+0x4bf88c>
    2920:	stmdane	r5!, {r0, ip, sp}
    2924:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    2928:	ldrbtmi	r4, [sp], #-3476	; 0xfffff26c
    292c:	blmi	fe455384 <__assert_fail@plt+0xfe4542f4>
    2930:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2934:	blls	75c9a4 <__assert_fail@plt+0x75b914>
    2938:			; <UNDEFINED> instruction: 0xf040405a
    293c:	strtmi	r8, [r8], -sl, lsl #2
    2940:	ldc	0, cr11, [sp], #124	; 0x7c
    2944:	pop	{r1, r8, r9, fp, pc}
    2948:	stcmi	15, cr8, [lr, #960]	; 0x3c0
    294c:			; <UNDEFINED> instruction: 0xe7c6447d
    2950:	ldrbtmi	r4, [r8], #-2189	; 0xfffff773
    2954:	b	ff040954 <__assert_fail@plt+0xff03f8c4>
    2958:	stmdacs	r0, {r1, r2, r9, sl, lr}
    295c:	sbcshi	pc, r8, r0
    2960:	bllt	1ee0974 <__assert_fail@plt+0x1edf8e4>
    2964:	andscs	r4, r7, r9, lsl #29
    2968:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    296c:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2970:			; <UNDEFINED> instruction: 0xf7fe447e
    2974:			; <UNDEFINED> instruction: 0x4607eab8
    2978:			; <UNDEFINED> instruction: 0xf0002800
    297c:	ldrtmi	r8, [r1], -r1, ror #1
    2980:			; <UNDEFINED> instruction: 0xf7fe464a
    2984:			; <UNDEFINED> instruction: 0x232fea56
    2988:	andcc	pc, r9, r7, lsl #16
    298c:	bl	1d5794 <__assert_fail@plt+0x1d4704>
    2990:	ldrbtmi	r0, [fp], #-1544	; 0xfffff9f8
    2994:	ldmdahi	fp, {r0, r1, r2, r8, r9, fp, lr, pc}
    2998:	andeq	pc, r8, r7, asr #16
    299c:	rsbsvs	r4, r1, r8, lsr r6
    29a0:	tstmi	r0, pc, asr #8	; <UNPREDICTABLE>
    29a4:	ldrhtvs	r8, [r2], r3
    29a8:	b	fe4409a8 <__assert_fail@plt+0xfe43f918>
    29ac:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    29b0:			; <UNDEFINED> instruction: 0x4c78da1b
    29b4:			; <UNDEFINED> instruction: 0x4638447c
    29b8:	b	bc09b8 <__assert_fail@plt+0xbbf928>
    29bc:	ldrbtmi	r4, [fp], #-2934	; 0xfffff48a
    29c0:			; <UNDEFINED> instruction: 0xe791601c
    29c4:	b	fefc09c4 <__assert_fail@plt+0xfefbf934>
    29c8:	andcs	r4, lr, r0, lsl #13
    29cc:	svceq	0x0000f1b8
    29d0:	adchi	pc, r6, r0, asr #32
    29d4:	b	fe1c09d4 <__assert_fail@plt+0xfe1bf944>
    29d8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    29dc:	adcshi	pc, r0, r0
    29e0:			; <UNDEFINED> instruction: 0x46424631
    29e4:	b	9409e4 <__assert_fail@plt+0x93f954>
    29e8:	stmdbmi	ip!, {r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    29ec:			; <UNDEFINED> instruction: 0xf7fe4479
    29f0:	strmi	lr, [r6], -lr, asr #19
    29f4:			; <UNDEFINED> instruction: 0xf0002800
    29f8:	blmi	1a62c98 <__assert_fail@plt+0x1a61c08>
    29fc:	bpl	fe43e224 <__assert_fail@plt+0xfe43d194>
    2a00:	mcr	4, 0, r4, cr8, cr11, {3}
    2a04:	movwcs	r3, #2576	; 0xa10
    2a08:	strcc	lr, [r0, -sp, asr #19]
    2a0c:	andcc	lr, r1, #3506176	; 0x358000
    2a10:	svclt	0x003e4293
    2a14:	rsbsvs	r1, r2, sl, asr ip
    2a18:	rsbsle	r7, r3, #24, 16	; 0x180000
    2a1c:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    2a20:	svclt	0x00182820
    2a24:	ldmible	r1!, {r0, r8, r9, fp, sp}^
    2a28:	eorsle	r2, fp, r3, lsr #16
    2a2c:	beq	103ee68 <__assert_fail@plt+0x103ddd8>
    2a30:	bleq	33ee6c <__assert_fail@plt+0x33dddc>
    2a34:			; <UNDEFINED> instruction: 0xf7fe4631
    2a38:			; <UNDEFINED> instruction: 0xee18ea92
    2a3c:			; <UNDEFINED> instruction: 0x46531a10
    2a40:			; <UNDEFINED> instruction: 0x4630465a
    2a44:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a48:	ldcle	8, cr2, [ip, #-4]!
    2a4c:			; <UNDEFINED> instruction: 0xf7fe4658
    2a50:			; <UNDEFINED> instruction: 0x4607ea7a
    2a54:			; <UNDEFINED> instruction: 0xf7fe4650
    2a58:	blls	3d438 <__assert_fail@plt+0x3c3a8>
    2a5c:	blcs	14278 <__assert_fail@plt+0x131e8>
    2a60:	bl	1f6f60 <__assert_fail@plt+0x1f5ed0>
    2a64:			; <UNDEFINED> instruction: 0xf1080800
    2a68:	cps	#3
    2a6c:	movwls	r0, #770	; 0x302
    2a70:	b	e40a70 <__assert_fail@plt+0xe3f9e0>
    2a74:			; <UNDEFINED> instruction: 0xf1b94681
    2a78:	rsble	r0, ip, r0, lsl #30
    2a7c:			; <UNDEFINED> instruction: 0x1c7a9b00
    2a80:			; <UNDEFINED> instruction: 0x464c4659
    2a84:	stmdaeq	r5, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    2a88:	andeq	lr, r7, r8, lsr #23
    2a8c:	strbmi	r3, [r8], #-2050	; 0xfffff7fe
    2a90:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a94:	rscscc	pc, pc, r8, lsl #2
    2a98:	cfstrdne	mvd4, [sl], #-288	; 0xfffffee0
    2a9c:			; <UNDEFINED> instruction: 0xf7fe4651
    2aa0:	ldr	lr, [r3, r8, asr #19]!
    2aa4:	andcc	lr, r1, #3506176	; 0x358000
    2aa8:	eorle	r4, r4, #805306377	; 0x30000009
    2aac:	rsbsvs	r1, r2, sl, asr ip
    2ab0:	movwcs	r7, #6168	; 0x1818
    2ab4:	svclt	0x000c280a
    2ab8:			; <UNDEFINED> instruction: 0xf0032300
    2abc:	blcs	36c8 <__assert_fail@plt+0x2638>
    2ac0:	strdcc	sp, [r1], -r0
    2ac4:	ldrtmi	sp, [r0], -r2, lsr #3
    2ac8:			; <UNDEFINED> instruction: 0xf7fe9f01
    2acc:	bls	3d4ec <__assert_fail@plt+0x3c45c>
    2ad0:	bpl	fe43e338 <__assert_fail@plt+0xfe43d2a8>
    2ad4:			; <UNDEFINED> instruction: 0xf43f2a00
    2ad8:	movwcs	sl, #3948	; 0xf6c
    2adc:	strb	r5, [sl, -r3, lsr #9]!
    2ae0:	ldmdane	r9!, {r8, r9, fp, ip, pc}
    2ae4:	strmi	r4, [fp], #-1568	; 0xfffff9e0
    2ae8:	movwcc	r1, #11481	; 0x2cd9
    2aec:			; <UNDEFINED> instruction: 0xf7fe9300
    2af0:	strmi	lr, [r1], r4, asr #19
    2af4:			; <UNDEFINED> instruction: 0x4630e7bf
    2af8:	b	1ec0af8 <__assert_fail@plt+0x1ebfa68>
    2afc:	svclt	0x00181c43
    2b00:	ldrb	r2, [r7, r1, lsl #6]
    2b04:			; <UNDEFINED> instruction: 0xf7fe4630
    2b08:	mcrrne	10, 7, lr, r3, cr4
    2b0c:	ldrb	sp, [sl, r6, lsl #3]
    2b10:	andscs	r4, r7, r4, lsr #28
    2b14:	stmdaeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b18:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2b1c:			; <UNDEFINED> instruction: 0xe728447e
    2b20:	movweq	lr, #35590	; 0x8b06
    2b24:	stccc	8, cr15, [r1], {19}
    2b28:	svclt	0x001e2b2f
    2b2c:	andeq	pc, pc, r8, lsl #2
    2b30:			; <UNDEFINED> instruction: 0xf10846c1
    2b34:			; <UNDEFINED> instruction: 0xf47f0801
    2b38:			; <UNDEFINED> instruction: 0xf108af1c
    2b3c:	strb	r0, [r9, -lr]
    2b40:	ldrbtmi	r4, [ip], #-3097	; 0xfffff3e7
    2b44:	ldcmi	7, cr14, [r9], {58}	; 0x3a
    2b48:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
    2b4c:	b	fe6c0b4c <__assert_fail@plt+0xfe6bfabc>
    2b50:			; <UNDEFINED> instruction: 0xf7fee731
    2b54:	strtmi	lr, [r0], -ip, lsl #19
    2b58:	svcls	0x00014c15
    2b5c:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b60:	mrc	6, 0, r4, cr8, cr0, {1}
    2b64:	ldrbtmi	r5, [ip], #-2704	; 0xfffff570
    2b68:	b	dc0b68 <__assert_fail@plt+0xdbfad8>
    2b6c:	svclt	0x0000e723
    2b70:	andeq	r2, r1, r6, ror #11
    2b74:	andeq	r0, r0, ip, lsl r1
    2b78:	andeq	r2, r1, r0, asr r7
    2b7c:	andeq	r2, r0, r6, lsl #1
    2b80:	andeq	r2, r1, ip, ror r5
    2b84:	andeq	r1, r0, r8, asr #23
    2b88:	andeq	r2, r0, r2, ror r0
    2b8c:	andeq	r2, r0, r8, asr #32
    2b90:	andeq	r2, r0, r2, asr #32
    2b94:	andeq	r1, r0, r0, ror #22
    2b98:	andeq	r2, r1, r2, ror r6
    2b9c:	strdeq	r1, [r0], -r8
    2ba0:	andeq	r1, r0, r8, ror #31
    2ba4:	muleq	r0, ip, lr
    2ba8:	ldrdeq	r1, [r0], -r2
    2bac:	andeq	r1, r0, sl, asr #19
    2bb0:	andeq	r1, r0, lr, lsr #19
    2bb4:			; <UNDEFINED> instruction: 0x4604b510
    2bb8:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2bbc:	blle	cbc4 <__assert_fail@plt+0xbb34>
    2bc0:			; <UNDEFINED> instruction: 0x4620bd10
    2bc4:	stmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bc8:			; <UNDEFINED> instruction: 0xf080fab0
    2bcc:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    2bd0:			; <UNDEFINED> instruction: 0x460bb538
    2bd4:	strmi	r6, [ip], -sl, asr #16
    2bd8:	blne	440d2c <__assert_fail@plt+0x43fc9c>
    2bdc:	addsmi	r4, r9, #5242880	; 0x500000
    2be0:	andvs	fp, r1, r8, lsl pc
    2be4:	bvc	8f6c04 <__assert_fail@plt+0x8f5b74>
    2be8:	eorvc	r6, fp, #106	; 0x6a
    2bec:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
    2bf0:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
    2bf4:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4618
    2bfc:	stmdavs	r2!, {r1, r3, r4, r8, fp, sp, lr, pc}^
    2c00:	ldrb	r6, [r0, r8, lsr #32]!
    2c04:			; <UNDEFINED> instruction: 0xf0004b05
    2c08:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
    2c0c:			; <UNDEFINED> instruction: 0xf853447b
    2c10:	sbcsmi	r0, r0, r0, lsr #32
    2c14:	andeq	pc, r1, r0
    2c18:	svclt	0x00004770
    2c1c:	andeq	r1, r0, r8, ror #27
    2c20:	svcmi	0x00f0e92d
    2c24:	bmi	ed4678 <__assert_fail@plt+0xed35e8>
    2c28:	blmi	ed4694 <__assert_fail@plt+0xed3604>
    2c2c:	ldrbtmi	fp, [sl], #-131	; 0xffffff7d
    2c30:	svcmi	0x0080f1bb
    2c34:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
    2c38:	rsbsvs	r6, fp, fp, lsl r8
    2c3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c40:			; <UNDEFINED> instruction: 0xf640d250
    2c44:	bl	fed1ff28 <__assert_fail@plt+0xfed1ee98>
    2c48:	strmi	r0, [r0], fp, lsl #31
    2c4c:	b	13d467c <__assert_fail@plt+0x13d35ec>
    2c50:	movtle	r0, #8331	; 0x208b
    2c54:			; <UNDEFINED> instruction: 0xf020300f
    2c58:	bl	feb42c7c <__assert_fail@plt+0xfeb41bec>
    2c5c:	cdpge	13, 0, cr0, cr2, cr0, {0}
    2c60:	svceq	0x0002f1bb
    2c64:	andeq	pc, r1, pc, asr #32
    2c68:	ldmdble	r8, {r4, r5, r6, sp, lr}
    2c6c:	strcs	r4, [r0], #-1750	; 0xfffff92a
    2c70:			; <UNDEFINED> instruction: 0xf81e2002
    2c74:			; <UNDEFINED> instruction: 0xf81acf01
    2c78:	strbmi	r5, [r5, #-4]!
    2c7c:	stccs	0, cr13, [r0], {8}
    2c80:			; <UNDEFINED> instruction: 0xf856d041
    2c84:	blne	1916d1c <__assert_fail@plt+0x1915c8c>
    2c88:	andpl	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2c8c:	mvnsle	r4, r5, ror #10
    2c90:	blne	14fc9c <__assert_fail@plt+0x14ec0c>
    2c94:	eorpl	pc, r0, r6, asr #16
    2c98:	strmi	r3, [r3, #1]
    2c9c:	strcs	sp, [r0], #-489	; 0xfffffe17
    2ca0:	andmi	pc, r0, r9, asr #17
    2ca4:	muleq	r0, r8, r8
    2ca8:			; <UNDEFINED> instruction: 0x4645b190
    2cac:	teqlt	r4, #6
    2cb0:	eoreq	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    2cb4:	bne	913ebc <__assert_fail@plt+0x912e2c>
    2cb8:	cmplt	r8, r8, lsr #16
    2cbc:	andgt	pc, r4, sl, lsl r8	; <UNPREDICTABLE>
    2cc0:	mvnsle	r4, r4, lsl #11
    2cc4:	strcc	r3, [r1, #-1025]	; 0xfffffbff
    2cc8:	mvnsle	r4, r3, lsr #11
    2ccc:	andhi	pc, r0, r9, asr #17
    2cd0:			; <UNDEFINED> instruction: 0xf0014630
    2cd4:	andcs	pc, r1, r9, ror #19
    2cd8:			; <UNDEFINED> instruction: 0xf001e005
    2cdc:			; <UNDEFINED> instruction: 0x4606f9bd
    2ce0:			; <UNDEFINED> instruction: 0xd1bd2800
    2ce4:	bmi	34acec <__assert_fail@plt+0x349c5c>
    2ce8:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2cec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2cf0:	subsmi	r6, sl, fp, ror r8
    2cf4:	strcc	sp, [ip, -fp, lsl #2]
    2cf8:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    2cfc:			; <UNDEFINED> instruction: 0xf1088ff0
    2d00:	strcc	r0, [r1, #-2049]	; 0xfffff7ff
    2d04:	strcs	lr, [r0], #-2008	; 0xfffff828
    2d08:	eoreq	pc, r0, r6, asr #16
    2d0c:			; <UNDEFINED> instruction: 0xf7fee7c4
    2d10:	svclt	0x0000e8ae
    2d14:	andeq	r2, r1, lr, ror r2
    2d18:	andeq	r0, r0, ip, lsl r1
    2d1c:	andeq	r2, r1, r2, asr #3
    2d20:	adcscs	r4, r3, #4, 18	; 0x10000
    2d24:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    2d28:	blmi	113f14 <__assert_fail@plt+0x112e84>
    2d2c:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
    2d30:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d34:	andeq	r1, r0, ip, asr #23
    2d38:	ldrdeq	r1, [r0], -r4
    2d3c:	andeq	r1, r0, r6, ror #25
    2d40:	svcmi	0x00f0e92d
    2d44:	stc	6, cr4, [sp, #-12]!
    2d48:	strmi	r8, [r8], -r2, lsl #22
    2d4c:	adcslt	r4, r3, sp, lsl #12
    2d50:	stmib	r7, {r8, r9, sl, fp, sp, pc}^
    2d54:			; <UNDEFINED> instruction: 0xf8df2302
    2d58:			; <UNDEFINED> instruction: 0xf8df25f4
    2d5c:	ldrbtmi	r3, [sl], #-1524	; 0xfffffa0c
    2d60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2d64:	sbccc	pc, r4, r7, asr #17
    2d68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2d6c:			; <UNDEFINED> instruction: 0xf9cef001
    2d70:	cmpmi	sp, #1879048196	; 0x70000004	; <UNPREDICTABLE>
    2d74:	bicspl	pc, r1, #192, 4
    2d78:	ldrbcs	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2d7c:	teqvs	sl, sl, ror r4
    2d80:			; <UNDEFINED> instruction: 0x61784298
    2d84:	msrhi	(UNDEF: 97), r0
    2d88:	eorcs	r6, ip, sl, ror r9
    2d8c:			; <UNDEFINED> instruction: 0x73b7f640
    2d90:			; <UNDEFINED> instruction: 0xf002fb00
    2d94:	vqsub.s8	d4, d16, d8
    2d98:			; <UNDEFINED> instruction: 0xf1008152
    2d9c:			; <UNDEFINED> instruction: 0xf023030f
    2da0:	bl	feb439c4 <__assert_fail@plt+0xfeb42934>
    2da4:			; <UNDEFINED> instruction: 0xf10d0d03
    2da8:			; <UNDEFINED> instruction: 0xf1070808
    2dac:	movwcs	r0, #2848	; 0xb20
    2db0:			; <UNDEFINED> instruction: 0x773b4699
    2db4:	andcc	pc, r4, fp, asr #17
    2db8:	beq	a3eefc <__assert_fail@plt+0xa3de6c>
    2dbc:			; <UNDEFINED> instruction: 0xf108623b
    2dc0:			; <UNDEFINED> instruction: 0xf8870410
    2dc4:	strcs	r3, [r1], -r8, lsr #32
    2dc8:			; <UNDEFINED> instruction: 0xf8c7697b
    2dcc:	rscsvs	r8, sp, #4
    2dd0:	bhi	101a00 <__assert_fail@plt+0x100970>
    2dd4:			; <UNDEFINED> instruction: 0xf8d77f3b
    2dd8:	bllt	fe4e2e20 <__assert_fail@plt+0xfe4e1d90>
    2ddc:	ldrbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2de0:			; <UNDEFINED> instruction: 0xf858782b
    2de4:			; <UNDEFINED> instruction: 0xf0031002
    2de8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2dec:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2df0:			; <UNDEFINED> instruction: 0x07da40d3
    2df4:	teqhi	sl, r0, asr #2	; <UNPREDICTABLE>
    2df8:	stmdavc	sp!, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2dfc:	eorsvs	pc, r4, r7, lsl #17
    2e00:	eorvs	pc, r8, r7, lsl #17
    2e04:	stccs	3, cr6, [r0, #-756]	; 0xfffffd0c
    2e08:	strcs	sp, [r1, #-71]	; 0xffffffb9
    2e0c:	andne	lr, fp, #3522560	; 0x35c000
    2e10:	teqeq	ip, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2e14:	svclt	0x00184299
    2e18:	ldcne	8, cr15, [r0], {68}	; 0x44
    2e1c:	msrhi	CPSR_fsx, r0
    2e20:	stccs	8, cr15, [ip], {68}	; 0x44
    2e24:	stcpl	8, cr15, [r8], {4}
    2e28:	blvs	feeef284 <__assert_fail@plt+0xfeeee1f4>
    2e2c:	stccc	8, cr15, [r4], {68}	; 0x44
    2e30:	strtcc	r7, [r8], #-3899	; 0xfffff0c5
    2e34:			; <UNDEFINED> instruction: 0xf8876afd
    2e38:	ldrmi	r9, [r5], #-40	; 0xffffffd8
    2e3c:	blcs	1ba38 <__assert_fail@plt+0x1a9a8>
    2e40:			; <UNDEFINED> instruction: 0xf7fed0cc
    2e44:			; <UNDEFINED> instruction: 0x4601e832
    2e48:			; <UNDEFINED> instruction: 0xf7ff4628
    2e4c:			; <UNDEFINED> instruction: 0x465bfa31
    2e50:	strmi	r4, [r2], -r9, lsr #12
    2e54:	eorseq	pc, r8, r7, lsl #2
    2e58:	ldc2	7, cr15, [ip], #1020	; 0x3fc
    2e5c:	teqvs	r8, #17152	; 0x4300
    2e60:	tsthi	r5, r0	; <UNPREDICTABLE>
    2e64:			; <UNDEFINED> instruction: 0xf0001c85
    2e68:	blvs	fef632d4 <__assert_fail@plt+0xfef62244>
    2e6c:	bvs	ffef1394 <__assert_fail@plt+0xffef0304>
    2e70:	ldmdavc	fp, {r1, r2, r3, r4, r5, r8, r9, sp, lr}
    2e74:			; <UNDEFINED> instruction: 0xf0402b00
    2e78:	blvs	fef637f4 <__assert_fail@plt+0xfef62764>
    2e7c:			; <UNDEFINED> instruction: 0xf0402d00
    2e80:	ldrbmi	r8, [r8], -r2, ror #4
    2e84:	eorsvs	pc, r4, r7, lsl #17
    2e88:	svc	0x00d8f7fd
    2e8c:			; <UNDEFINED> instruction: 0xf887b108
    2e90:			; <UNDEFINED> instruction: 0xf887901c
    2e94:	stccs	0, cr6, [r0, #-160]	; 0xffffff60
    2e98:	movwcs	sp, #4535	; 0x11b7
    2e9c:	andcc	pc, r4, sl, asr #17
    2ea0:			; <UNDEFINED> instruction: 0xf8d7697b
    2ea4:	blcs	a2ebc <__assert_fail@plt+0xa1e2c>
    2ea8:	movwcs	sp, #10545	; 0x2931
    2eac:	strtmi	r4, [ip], -r6, asr #12
    2eb0:	bleq	a3eff4 <__assert_fail@plt+0xa3df64>
    2eb4:			; <UNDEFINED> instruction: 0x607d4699
    2eb8:	mlaspl	r0, r6, r8, pc	; <UNPREDICTABLE>
    2ebc:	movwhi	pc, #19211	; 0x4b0b	; <UNPREDICTABLE>
    2ec0:	bvc	6af4bc <__assert_fail@plt+0x6ae42c>
    2ec4:	ldmvs	fp, {r1, r3, r5, r6, r8, ip, sp, pc}^
    2ec8:	addsmi	r6, sl, #116736	; 0x1c800
    2ecc:	stccs	0, cr13, [r0], {19}
    2ed0:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
    2ed4:	eorcc	pc, r4, sl, asr r8	; <UNPREDICTABLE>
    2ed8:	blx	2c9a72 <__assert_fail@plt+0x2c89e2>
    2edc:	stccs	3, cr8, [r0, #-16]
    2ee0:	bvs	ffcb76a4 <__assert_fail@plt+0xffcb6614>
    2ee4:	addmi	r6, sl, #5832704	; 0x590000
    2ee8:	ldmdavs	r9, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    2eec:			; <UNDEFINED> instruction: 0xf7fd6ab0
    2ef0:	stmdacs	r0, {r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    2ef4:	strcc	sp, [r1], #-491	; 0xfffffe15
    2ef8:	andeq	lr, r4, #173056	; 0x2a400
    2efc:	eorcs	pc, r9, sl, asr #16
    2f00:			; <UNDEFINED> instruction: 0xf109697b
    2f04:	strtcc	r0, [r8], -r1, lsl #18
    2f08:	bicsle	r4, r5, fp, asr #10
    2f0c:	ldmvs	r8!, {r0, r2, r3, r4, r5, r6, fp, sp, lr}
    2f10:	ldmvs	sl!, {r8, r9, sp}^
    2f14:	orrseq	pc, r0, r7, lsl #2
    2f18:	andge	pc, ip, r7, asr #17
    2f1c:	bleq	163f340 <__assert_fail@plt+0x163e2b0>
    2f20:			; <UNDEFINED> instruction: 0xf1076003
    2f24:			; <UNDEFINED> instruction: 0xf8d700a8
    2f28:	mcr	0, 0, sl, cr8, cr0, {0}
    2f2c:	vmov	s16, r1
    2f30:			; <UNDEFINED> instruction: 0x667a0a90
    2f34:	addscs	pc, ip, r7, asr #17
    2f38:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f3c:			; <UNDEFINED> instruction: 0xf8cb461a
    2f40:			; <UNDEFINED> instruction: 0xf8873004
    2f44:	ldrvs	r3, [fp, #84]!	; 0x54
    2f48:	rsbcc	pc, r0, r7, lsl #17
    2f4c:	addcc	pc, ip, r7, lsl #17
    2f50:	addscc	pc, r0, r7, asr #17
    2f54:	addscc	pc, r8, r7, lsl #17
    2f58:	addscc	pc, r4, r7, asr #17
    2f5c:			; <UNDEFINED> instruction: 0x609cf8d7
    2f60:	suble	r2, r4, r0, lsl #20
    2f64:	umlalcc	pc, r4, r7, r8	; <UNPREDICTABLE>
    2f68:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    2f6c:	cmple	r8, r0, lsl #22
    2f70:	blx	cbc1a <__assert_fail@plt+0xcab8a>
    2f74:	ldmdavs	sl, {r0, r2, r8, r9, pc}^
    2f78:	ldrdmi	pc, [r0], r7	; <UNPREDICTABLE>
    2f7c:			; <UNDEFINED> instruction: 0xf00042a2
    2f80:	stccs	0, cr8, [r0, #-604]	; 0xfffffda4
    2f84:	rscshi	pc, r1, r0, asr #32
    2f88:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    2f8c:			; <UNDEFINED> instruction: 0xf0402b00
    2f90:			; <UNDEFINED> instruction: 0xf89781af
    2f94:	mrcvs	0, 3, r3, cr12, cr4, {2}
    2f98:			; <UNDEFINED> instruction: 0xf0402b00
    2f9c:	bmi	ffba356c <__assert_fail@plt+0xffba24dc>
    2fa0:			; <UNDEFINED> instruction: 0xf85a7823
    2fa4:			; <UNDEFINED> instruction: 0xf0031002
    2fa8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    2fac:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    2fb0:			; <UNDEFINED> instruction: 0x07db40d3
    2fb4:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
    2fb8:	rsbls	pc, r8, r7, asr #17
    2fbc:			; <UNDEFINED> instruction: 0xf8877824
    2fc0:			; <UNDEFINED> instruction: 0xf887906c
    2fc4:	ldrvs	r9, [ip, -r0, rrx]!
    2fc8:			; <UNDEFINED> instruction: 0xf0002c00
    2fcc:	expvse	f0, f0
    2fd0:	movwcs	r6, #3770	; 0xeba
    2fd4:			; <UNDEFINED> instruction: 0x609cf8d7
    2fd8:			; <UNDEFINED> instruction: 0xf8d74414
    2fdc:			; <UNDEFINED> instruction: 0xf88720a0
    2fe0:	ldrmi	r3, [r6], #-96	; 0xffffffa0
    2fe4:			; <UNDEFINED> instruction: 0xf887667c
    2fe8:			; <UNDEFINED> instruction: 0xf8c73098
    2fec:			; <UNDEFINED> instruction: 0xf897609c
    2ff0:	blcs	f228 <__assert_fail@plt+0xe198>
    2ff4:	addhi	pc, r1, r0, asr #32
    2ff8:	ldmdavc	r3!, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
    2ffc:	andne	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    3000:	andseq	pc, pc, #3
    3004:			; <UNDEFINED> instruction: 0xf851095b
    3008:	sbcsmi	r3, r3, r3, lsr #32
    300c:	strble	r0, [fp, #-2009]!	; 0xfffff827
    3010:	adcls	pc, r0, r7, asr #17
    3014:			; <UNDEFINED> instruction: 0xf8877834
    3018:			; <UNDEFINED> instruction: 0xf88790a4
    301c:			; <UNDEFINED> instruction: 0xf8c79098
    3020:	stccs	0, cr4, [r0], {168}	; 0xa8
    3024:			; <UNDEFINED> instruction: 0x2328d05b
    3028:	movwhi	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
    302c:	bcs	2189c <__assert_fail@plt+0x2080c>
    3030:	ldmvs	fp, {r0, r5, r7, ip, lr, pc}^
    3034:			; <UNDEFINED> instruction: 0xd1a442a3
    3038:	strtvs	lr, [r7], #-2519	; 0xfffff629
    303c:			; <UNDEFINED> instruction: 0xf001e042
    3040:	strmi	pc, [r0], fp, lsl #16
    3044:			; <UNDEFINED> instruction: 0xf47f2800
    3048:			; <UNDEFINED> instruction: 0x2000aeb0
    304c:	blmi	ff015b60 <__assert_fail@plt+0xff014ad0>
    3050:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3054:			; <UNDEFINED> instruction: 0xf8d7681a
    3058:	subsmi	r3, sl, r4, asr #1
    305c:	msrhi	SPSR_f, r0, asr #32
    3060:	ldrtmi	r3, [sp], ip, asr #15
    3064:	blhi	be360 <__assert_fail@plt+0xbd2d0>
    3068:	svchi	0x00f0e8bd
    306c:			; <UNDEFINED> instruction: 0xf7fd4658
    3070:	stmdacs	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3074:	cmphi	r3, r0	; <UNPREDICTABLE>
    3078:			; <UNDEFINED> instruction: 0xe6e2773e
    307c:			; <UNDEFINED> instruction: 0xf7fd4620
    3080:			; <UNDEFINED> instruction: 0xf897eed8
    3084:	blvs	e9715c <__assert_fail@plt+0xe960cc>
    3088:	ldcmi	8, cr15, [r0], {68}	; 0x44
    308c:	strcs	lr, [r0, #-1736]	; 0xfffff938
    3090:			; <UNDEFINED> instruction: 0xf887633e
    3094:			; <UNDEFINED> instruction: 0xf8879034
    3098:	ldrt	r6, [r7], r8, lsr #32
    309c:	strcs	r6, [r0, #-2808]	; 0xfffff508
    30a0:	svc	0x0050f7fd
    30a4:	eorsls	pc, r4, r7, lsl #17
    30a8:	eorvs	pc, r8, r7, lsl #17
    30ac:			; <UNDEFINED> instruction: 0xe6ad6338
    30b0:			; <UNDEFINED> instruction: 0x609cf8d7
    30b4:	ldmdavs	r8, {r1, r5, r9, sl, lr}
    30b8:			; <UNDEFINED> instruction: 0xf7fd4631
    30bc:	stmdacs	r0, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    30c0:	svcge	0x005ff47f
    30c4:			; <UNDEFINED> instruction: 0xf8872300
    30c8:	ldmdbvs	fp!, {r3, r4, r7, ip, sp}^
    30cc:	strtmi	r3, [r6], #-1281	; 0xfffffaff
    30d0:	addsvs	pc, ip, r7, asr #17
    30d4:	orrle	r4, sl, fp, lsr #5
    30d8:	ldmvs	sl!, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
    30dc:			; <UNDEFINED> instruction: 0x46406013
    30e0:			; <UNDEFINED> instruction: 0xffe2f000
    30e4:	ldr	r2, [r1, r1]!
    30e8:	beq	43e950 <__assert_fail@plt+0x43d8c0>
    30ec:	mcr	7, 5, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    30f0:			; <UNDEFINED> instruction: 0xf0002800
    30f4:			; <UNDEFINED> instruction: 0xf8878114
    30f8:			; <UNDEFINED> instruction: 0xf7fd908c
    30fc:			; <UNDEFINED> instruction: 0x4601eed6
    3100:			; <UNDEFINED> instruction: 0xf7ff4630
    3104:	mrc	8, 0, APSR_nzcv, cr8, cr5, {6}
    3108:			; <UNDEFINED> instruction: 0x46313a10
    310c:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx2
    3110:			; <UNDEFINED> instruction: 0xf7ff0a90
    3114:	mcrrne	11, 5, pc, r2, cr15	; <UNPREDICTABLE>
    3118:	adceq	pc, r0, r7, asr #17
    311c:	adchi	pc, r2, r0
    3120:			; <UNDEFINED> instruction: 0xf0001c83
    3124:			; <UNDEFINED> instruction: 0xf8d780d9
    3128:	stmdblt	r0!, {r3, r5, r7, lr}^
    312c:			; <UNDEFINED> instruction: 0x609cf8d7
    3130:	adcls	pc, r0, r7, asr #17
    3134:	blcs	21208 <__assert_fail@plt+0x20178>
    3138:	rscshi	pc, ip, r0, asr #32
    313c:	ldrdmi	pc, [r8], r7	; <UNPREDICTABLE>
    3140:			; <UNDEFINED> instruction: 0xf0402c00
    3144:	mnfe	f0, f0
    3148:			; <UNDEFINED> instruction: 0xf8870a10
    314c:			; <UNDEFINED> instruction: 0xf7fd90a4
    3150:			; <UNDEFINED> instruction: 0xf887ee76
    3154:	stmdacs	r0, {r3, r4, r7, ip, pc}
    3158:	svcge	0x0063f43f
    315c:			; <UNDEFINED> instruction: 0xf8872300
    3160:	ldrb	r3, [lr, -ip, lsl #1]
    3164:	eorls	pc, r9, sl, asr #16
    3168:	ldmvs	fp!, {r1, r3, r6, r7, r9, sl, sp, lr, pc}^
    316c:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    3170:	teqvs	fp, fp, lsr #23
    3174:	rsble	r2, r9, r0, lsl #28
    3178:	mlscc	r0, r7, r8, pc	; <UNPREDICTABLE>
    317c:	smclt	46828	; 0xb6ec
    3180:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    3184:	bllt	dee7c <__assert_fail@plt+0xdddec>
    3188:	mrcvs	14, 5, r6, cr11, cr12, {3}
    318c:			; <UNDEFINED> instruction: 0xf04f3e01
    3190:			; <UNDEFINED> instruction: 0xf8870200
    3194:	ldrmi	r2, [ip], #-96	; 0xffffffa0
    3198:	subsle	r6, r6, ip, ror r6
    319c:			; <UNDEFINED> instruction: 0x3054f897
    31a0:	bmi	1b71994 <__assert_fail@plt+0x1b70904>
    31a4:			; <UNDEFINED> instruction: 0xf85a7823
    31a8:			; <UNDEFINED> instruction: 0xf0031002
    31ac:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    31b0:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    31b4:			; <UNDEFINED> instruction: 0x07d840d3
    31b8:			; <UNDEFINED> instruction: 0xf8c7d50b
    31bc:	stmdavc	r4!, {r3, r5, r6, ip, pc}
    31c0:	rsbls	pc, ip, r7, lsl #17
    31c4:	rsbls	pc, r0, r7, lsl #17
    31c8:	stccs	7, cr6, [r0], {60}	; 0x3c
    31cc:			; <UNDEFINED> instruction: 0xf7fdd1dc
    31d0:	ldrbmi	lr, [r8], -lr, asr #30
    31d4:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    31d8:			; <UNDEFINED> instruction: 0xf0002800
    31dc:			; <UNDEFINED> instruction: 0xf88780a0
    31e0:			; <UNDEFINED> instruction: 0xf7fd9054
    31e4:	strmi	lr, [r1], -r2, ror #28
    31e8:			; <UNDEFINED> instruction: 0xf7ff4620
    31ec:	strtmi	pc, [r1], -r1, ror #16
    31f0:			; <UNDEFINED> instruction: 0x4602465b
    31f4:	rsbseq	pc, r0, r7, lsl #2
    31f8:	blx	ffb411fc <__assert_fail@plt+0xffb4016c>
    31fc:	ldrtvs	r1, [r8], r1, asr #24
    3200:	stcne	0, cr13, [r2], {29}
    3204:	svcvs	0x003cd025
    3208:			; <UNDEFINED> instruction: 0x6e7cb950
    320c:	rsbls	pc, r8, r7, asr #17
    3210:	blcs	212a4 <__assert_fail@plt+0x20214>
    3214:	addhi	pc, lr, r0, asr #32
    3218:	stccs	15, cr6, [r0], {60}	; 0x3c
    321c:	addshi	pc, r3, r0, asr #32
    3220:			; <UNDEFINED> instruction: 0xf8874658
    3224:			; <UNDEFINED> instruction: 0xf7fd906c
    3228:			; <UNDEFINED> instruction: 0xf887ee0a
    322c:	stmdacs	r0, {r5, r6, ip, pc}
    3230:	movwcs	sp, #203	; 0xcb
    3234:	subscc	pc, r4, r7, lsl #17
    3238:			; <UNDEFINED> instruction: 0xd1a52c00
    323c:	movwcs	lr, #1991	; 0x7c7
    3240:	rsbls	pc, r8, r7, asr #17
    3244:	rsbcc	pc, ip, r7, lsl #17
    3248:	ldmdbvs	sp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    324c:	umullscs	pc, r8, r7, r8	; <UNPREDICTABLE>
    3250:	cdpvs	6, 7, cr14, cr12, cr4, {4}
    3254:			; <UNDEFINED> instruction: 0xf7fd4620
    3258:	movwcs	lr, #3702	; 0xe76
    325c:	rsbcc	pc, ip, r7, lsl #17
    3260:			; <UNDEFINED> instruction: 0xe79266b8
    3264:			; <UNDEFINED> instruction: 0xf8c72300
    3268:			; <UNDEFINED> instruction: 0xf88790a0
    326c:			; <UNDEFINED> instruction: 0xf8879098
    3270:	ldrbt	r3, [sp], -r4, lsr #1
    3274:			; <UNDEFINED> instruction: 0xf7fd4658
    3278:	stmdacs	r0, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    327c:			; <UNDEFINED> instruction: 0xf887d04f
    3280:			; <UNDEFINED> instruction: 0xf7fd9054
    3284:			; <UNDEFINED> instruction: 0x4601ee12
    3288:			; <UNDEFINED> instruction: 0xf7ff4620
    328c:			; <UNDEFINED> instruction: 0x465bf811
    3290:	strmi	r4, [r2], -r1, lsr #12
    3294:	rsbseq	pc, r0, r7, lsl #2
    3298:	blx	fe74129c <__assert_fail@plt+0xfe74020c>
    329c:	ldrtvs	r1, [r8], r6, asr #24
    32a0:	stcne	0, cr13, [r4], {45}	; 0x2d
    32a4:	svcvs	0x003cd032
    32a8:	vsubvs.f16	s23, s24, s0	; <UNPREDICTABLE>
    32ac:	rsbls	pc, r8, r7, asr #17
    32b0:	blcs	21344 <__assert_fail@plt+0x202b4>
    32b4:	svcvs	0x003cd13e
    32b8:	cmple	r4, r0, lsl #24
    32bc:			; <UNDEFINED> instruction: 0xf8874658
    32c0:			; <UNDEFINED> instruction: 0xf7fd906c
    32c4:			; <UNDEFINED> instruction: 0xf887edbc
    32c8:	stmdacs	r0, {r5, r6, ip, pc}
    32cc:	mrcge	4, 3, APSR_nzcv, cr12, cr15, {1}
    32d0:			; <UNDEFINED> instruction: 0xf8872300
    32d4:			; <UNDEFINED> instruction: 0xe6773054
    32d8:			; <UNDEFINED> instruction: 0x009cf8d7
    32dc:	mrc	7, 1, APSR_nzcv, cr2, cr13, {7}
    32e0:			; <UNDEFINED> instruction: 0xf8872300
    32e4:			; <UNDEFINED> instruction: 0xf8879098
    32e8:			; <UNDEFINED> instruction: 0xf8c730a4
    32ec:	ldrt	r0, [pc], -r0, lsr #1
    32f0:	mlscc	ip, r7, r8, pc	; <UNPREDICTABLE>
    32f4:	blcs	1efec <__assert_fail@plt+0x1df5c>
    32f8:	mcrge	4, 3, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    32fc:	movwcs	lr, #1636	; 0x664
    3300:			; <UNDEFINED> instruction: 0xf8c76e7c
    3304:			; <UNDEFINED> instruction: 0xf8879068
    3308:	strbt	r3, [r1], -ip, rrx
    330c:			; <UNDEFINED> instruction: 0x46206e7c
    3310:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    3314:			; <UNDEFINED> instruction: 0xf8872300
    3318:	ldrtvs	r3, [r8], ip, rrx
    331c:	blmi	43cc84 <__assert_fail@plt+0x43bbf4>
    3320:	ldmdbmi	r0, {r1, r2, r4, r7, r9, sp}
    3324:	ldrbtmi	r4, [fp], #-2064	; 0xfffff7f0
    3328:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    332c:	mrc	7, 5, APSR_nzcv, cr0, cr13, {7}
    3330:	ldc	7, cr15, [ip, #1012]	; 0x3f4
    3334:	adcscs	r4, r2, #13312	; 0x3400
    3338:	stmdami	lr, {r0, r2, r3, r8, fp, lr}
    333c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3340:			; <UNDEFINED> instruction: 0xf7fd4478
    3344:			; <UNDEFINED> instruction: 0xf7ffeea6
    3348:	svclt	0x0000fceb
    334c:	andeq	r2, r1, lr, asr #2
    3350:	andeq	r0, r0, ip, lsl r1
    3354:	andeq	r2, r1, r0, lsr r1
    3358:	andeq	r0, r0, r8, lsl r1
    335c:	andeq	r1, r1, ip, asr lr
    3360:	andeq	r1, r0, lr, ror #13
    3364:	andeq	r1, r0, ip, asr #11
    3368:	andeq	r1, r0, sl, ror #11
    336c:	ldrdeq	r1, [r0], -r8
    3370:			; <UNDEFINED> instruction: 0x000015b6
    3374:	andeq	r1, r0, ip, ror #11
    3378:	svcmi	0x00f0e92d
    337c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    3380:			; <UNDEFINED> instruction: 0xf8df8b02
    3384:			; <UNDEFINED> instruction: 0xf8df28e0
    3388:	ldrbtmi	r3, [sl], #-2272	; 0xfffff720
    338c:	ldmmi	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3390:	ldrbtmi	fp, [ip], #-209	; 0xffffff2f
    3394:	tstls	r2, r5
    3398:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    339c:			; <UNDEFINED> instruction: 0xf04f934f
    33a0:			; <UNDEFINED> instruction: 0xf7fd0300
    33a4:	stmdacs	r1, {r1, r7, r8, sl, fp, sp, lr, pc}
    33a8:	blls	b9510 <__assert_fail@plt+0xb8480>
    33ac:	mulhi	r0, r3, r8
    33b0:	svceq	0x0000f1b8
    33b4:	bls	17759c <__assert_fail@plt+0x17650c>
    33b8:	beq	7f7cc <__assert_fail@plt+0x7e73c>
    33bc:	stccs	8, cr7, [r0], {20}
    33c0:	addshi	pc, fp, r0
    33c4:	strcs	r9, [r0, #-2818]	; 0xfffff4fe
    33c8:	bleq	83f804 <__assert_fail@plt+0x83e774>
    33cc:	andge	pc, ip, sp, asr #17
    33d0:	andeq	pc, r1, #-1073741776	; 0xc0000030
    33d4:	andslt	pc, r0, sp, asr #17
    33d8:			; <UNDEFINED> instruction: 0xe014f8dd
    33dc:	strtmi	r4, [r9], ip, lsr #13
    33e0:	ldrmi	r2, [sl], r1
    33e4:	andls	r4, r2, #162529280	; 0x9b00000
    33e8:	movwls	lr, #4128	; 0x1020
    33ec:	svceq	0x0000f1ba
    33f0:	ldrbmi	sp, [r0], -ip
    33f4:	smlatbeq	r9, r6, fp, lr
    33f8:	ldcl	7, cr15, [r4, #1012]!	; 0x3f4
    33fc:	strmi	r9, [r2], #2817	; 0xb01
    3400:	mulcs	r0, sl, r8
    3404:			; <UNDEFINED> instruction: 0xf0402a00
    3408:			; <UNDEFINED> instruction: 0x46b182f7
    340c:			; <UNDEFINED> instruction: 0xf7fd4658
    3410:	blls	13ea80 <__assert_fail@plt+0x13d9f0>
    3414:			; <UNDEFINED> instruction: 0x46024659
    3418:			; <UNDEFINED> instruction: 0xf7ff4638
    341c:	stmdacs	r0, {r0, sl, fp, ip, sp, lr, pc}
    3420:	strhi	pc, [r5], #-64	; 0xffffffc0
    3424:			; <UNDEFINED> instruction: 0x4682783c
    3428:			; <UNDEFINED> instruction: 0x46b446be
    342c:			; <UNDEFINED> instruction: 0xf10545a0
    3430:			; <UNDEFINED> instruction: 0xf10c0501
    3434:			; <UNDEFINED> instruction: 0xf10e0601
    3438:	suble	r0, r6, r1, lsl #14
    343c:	stccs	8, cr7, [r0], {60}	; 0x3c
    3440:	stccs	0, cr13, [r9, #-364]	; 0xfffffe94
    3444:	movwcs	fp, #3988	; 0xf94
    3448:	movweq	pc, #4096	; 0x1000	; <UNPREDICTABLE>
    344c:	rscle	r2, fp, r0, lsl #22
    3450:	addeq	lr, r5, #5120	; 0x1400
    3454:	sbcle	r4, r8, #1610612745	; 0x60000009
    3458:			; <UNDEFINED> instruction: 0xe7e54618
    345c:	ldmdane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3460:	ldmdavc	r0!, {r1, r3, r8, sl, fp, sp, pc}
    3464:	strls	r2, [sp], -r0, lsl #6
    3468:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    346c:	andcc	pc, ip, r9, lsl #17
    3470:	ldreq	pc, [pc], -r0
    3474:	movwcc	lr, #2501	; 0x9c5
    3478:			; <UNDEFINED> instruction: 0xf8890942
    347c:			; <UNDEFINED> instruction: 0xf8543000
    3480:			; <UNDEFINED> instruction: 0xf8588001
    3484:	rscsmi	r2, r2, r2, lsr #32
    3488:	streq	pc, [r1], #-18	; 0xffffffee
    348c:	movthi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    3490:			; <UNDEFINED> instruction: 0xf8c92301
    3494:			; <UNDEFINED> instruction: 0xf8c9001c
    3498:			; <UNDEFINED> instruction: 0xf8893014
    349c:			; <UNDEFINED> instruction: 0xf8893018
    34a0:			; <UNDEFINED> instruction: 0xf8d9300c
    34a4:	bllt	fe8cf51c <__assert_fail@plt+0xfe8ce48c>
    34a8:			; <UNDEFINED> instruction: 0xf8df9805
    34ac:			; <UNDEFINED> instruction: 0xf8df27c8
    34b0:	ldrbtmi	r3, [sl], #-1976	; 0xfffff848
    34b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    34b8:	subsmi	r9, sl, pc, asr #22
    34bc:	bichi	pc, lr, #64	; 0x40
    34c0:	ldc	0, cr11, [sp], #324	; 0x144
    34c4:	pop	{r1, r8, r9, fp, pc}
    34c8:			; <UNDEFINED> instruction: 0xf89b8ff0
    34cc:	blcs	f4d8 <__assert_fail@plt+0xe448>
    34d0:			; <UNDEFINED> instruction: 0x83a1f000
    34d4:	bl	a9ce4 <__assert_fail@plt+0xa8c54>
    34d8:	bls	c4510 <__assert_fail@plt+0xc3480>
    34dc:	strd	r4, [r8], -r4	; <UNPREDICTABLE>
    34e0:	bl	93f4c <__assert_fail@plt+0x92ebc>
    34e4:			; <UNDEFINED> instruction: 0xd1a90604
    34e8:	svccc	0x0001f812
    34ec:			; <UNDEFINED> instruction: 0xf0002b00
    34f0:			; <UNDEFINED> instruction: 0xf81c82e2
    34f4:	stmdbcs	r0, {r0, r8, r9, sl, fp, ip}
    34f8:	strdcs	sp, [r0], -r2
    34fc:			; <UNDEFINED> instruction: 0xf8d9e7d5
    3500:			; <UNDEFINED> instruction: 0xf7fd0010
    3504:			; <UNDEFINED> instruction: 0xf889ed20
    3508:			; <UNDEFINED> instruction: 0xf8894018
    350c:			; <UNDEFINED> instruction: 0xf8c9600c
    3510:	movwcs	r0, #20
    3514:			; <UNDEFINED> instruction: 0xc014f8dd
    3518:	ldrmi	r9, [pc], -r2, lsl #16
    351c:	movwls	r4, #5662	; 0x161e
    3520:	bge	628144 <__assert_fail@plt+0x6270b4>
    3524:	subscc	pc, ip, sp, lsl #17
    3528:	tstls	r8, #622592	; 0x98000
    352c:			; <UNDEFINED> instruction: 0xf88d2501
    3530:	cdp	0, 0, cr3, cr8, cr8, {3}
    3534:			; <UNDEFINED> instruction: 0xf88d2a10
    3538:	mcr	0, 0, r3, cr8, cr4, {4}
    353c:			; <UNDEFINED> instruction: 0x93261a90
    3540:			; <UNDEFINED> instruction: 0xf88d4664
    3544:	tstls	r9, #160	; 0xa0
    3548:			; <UNDEFINED> instruction: 0xf89d9327
    354c:	strls	r3, [r4, #-148]	; 0xffffff6c
    3550:			; <UNDEFINED> instruction: 0xf8cd901b
    3554:			; <UNDEFINED> instruction: 0xf8cdc0a4
    3558:	blcs	27590 <__assert_fail@plt+0x26500>
    355c:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    3560:			; <UNDEFINED> instruction: 0xf0037823
    3564:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    3568:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    356c:			; <UNDEFINED> instruction: 0x07db40d3
    3570:			; <UNDEFINED> instruction: 0x81b1f140
    3574:			; <UNDEFINED> instruction: 0x932a2301
    3578:			; <UNDEFINED> instruction: 0xf88d7824
    357c:			; <UNDEFINED> instruction: 0xf88d50ac
    3580:	strtls	r5, [ip], #-160	; 0xffffff60
    3584:	adcsle	r2, r8, r0, lsl #24
    3588:	bls	6a1a0 <__assert_fail@plt+0x69110>
    358c:	svclt	0x00942a09
    3590:			; <UNDEFINED> instruction: 0xf0032300
    3594:	blcs	41a0 <__assert_fail@plt+0x3110>
    3598:	orrshi	pc, fp, r0
    359c:	bl	a9da8 <__assert_fail@plt+0xa8d18>
    35a0:	addsmi	r0, r6, #536870920	; 0x20000008
    35a4:	movwls	fp, #20284	; 0x4f3c
    35a8:			; <UNDEFINED> instruction: 0xf0803601
    35ac:	stmdbls	r3, {r0, r2, r4, r5, r7, r8, pc}
    35b0:	blcs	22de4 <__assert_fail@plt+0x21d54>
    35b4:	msrhi	SPSR_x, r0
    35b8:	stmibvs	fp, {r2, r3, r5, r9, fp, ip, pc}^
    35bc:			; <UNDEFINED> instruction: 0xf040429a
    35c0:			; <UNDEFINED> instruction: 0xf10d80d3
    35c4:			; <UNDEFINED> instruction: 0xf10d0e94
    35c8:			; <UNDEFINED> instruction: 0xf50d0ccc
    35cc:	ldm	lr!, {r2, r7, r8, fp, ip, sp, lr}
    35d0:	stmia	ip!, {r0, r1, r2, r3}
    35d4:	ldm	lr!, {r0, r1, r2, r3}
    35d8:			; <UNDEFINED> instruction: 0xf88d000f
    35dc:	stmia	ip!, {r3, r4, r6, r7, ip, sp, lr}
    35e0:	ldm	lr!, {r0, r1, r2, r3}
    35e4:	ldcls	0, cr0, [r7], #-60	; 0xffffffc4
    35e8:	andeq	lr, pc, ip, lsr #17
    35ec:	muleq	r3, lr, r8
    35f0:	stm	ip, {r3, r4, r5, r8, r9, fp, ip, pc}
    35f4:	ldrmi	r0, [ip], #-3
    35f8:	blls	a86dc <__assert_fail@plt+0xa764c>
    35fc:			; <UNDEFINED> instruction: 0xf88d9742
    3600:	ldmdavc	sl, {r4, r8, ip, sp, lr}
    3604:			; <UNDEFINED> instruction: 0xf0029345
    3608:			; <UNDEFINED> instruction: 0xf88d0b1f
    360c:	ldmdbeq	r3, {r2, r8, ip, sp, lr}^
    3610:	andvc	pc, r4, r9, asr #17
    3614:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3618:	blx	301eae <__assert_fail@plt+0x300e1e>
    361c:	bleq	7f690 <__assert_fail@plt+0x7e600>
    3620:	subhi	pc, sp, #0
    3624:	movwcs	r4, #5652	; 0x1614
    3628:	movtls	r9, #25160	; 0x6248
    362c:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    3630:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    3634:			; <UNDEFINED> instruction: 0xf0002c00
    3638:	mcrrls	3, 1, r8, r5, cr3
    363c:	strcc	r9, [r1], -r6, asr #22
    3640:	blvc	fe440a7c <__assert_fail@plt+0xfe43f9ec>
    3644:	tstvc	r0, sp, lsl #17	; <UNPREDICTABLE>
    3648:			; <UNDEFINED> instruction: 0xf89d441c
    364c:	strbls	r3, [r5], #-260	; 0xfffffefc
    3650:	cmple	r1, r0, lsl #22
    3654:			; <UNDEFINED> instruction: 0xf0037823
    3658:	ldmdbeq	fp, {r0, r1, r2, r3, r4, r9}^
    365c:	eorcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    3660:			; <UNDEFINED> instruction: 0x07da40d3
    3664:	tsthi	r0, r0, asr #2	; <UNPREDICTABLE>
    3668:	movtls	r2, #25345	; 0x6301
    366c:			; <UNDEFINED> instruction: 0xf88d7824
    3670:			; <UNDEFINED> instruction: 0xf88d511c
    3674:	strbls	r5, [r8], #-272	; 0xfffffef0
    3678:	rsble	r2, r9, r0, lsl #24
    367c:	smullscc	pc, r8, sp, r8	; <UNPREDICTABLE>
    3680:			; <UNDEFINED> instruction: 0xf0402b00
    3684:			; <UNDEFINED> instruction: 0xf89d80df
    3688:			; <UNDEFINED> instruction: 0xf10d30cc
    368c:			; <UNDEFINED> instruction: 0x9c370ad0
    3690:			; <UNDEFINED> instruction: 0xf0402b00
    3694:	stmdavc	r3!, {r1, r2, r3, r5, r7, pc}
    3698:	andseq	pc, pc, #3
    369c:			; <UNDEFINED> instruction: 0xf858095b
    36a0:	sbcsmi	r3, r3, r3, lsr #32
    36a4:			; <UNDEFINED> instruction: 0xf14007d9
    36a8:	movwcs	r8, #4250	; 0x109a
    36ac:	stmdavc	r4!, {r3, r4, r5, r8, r9, ip, pc}
    36b0:	rscpl	pc, r4, sp, lsl #17
    36b4:	sbcspl	pc, r8, sp, lsl #17
    36b8:	cfstrscs	mvf9, [r0], {58}	; 0x3a
    36bc:	svcge	0x001df43f
    36c0:			; <UNDEFINED> instruction: 0x311cf89d
    36c4:	suble	r2, fp, r0, lsl #22
    36c8:	blne	297f0 <__assert_fail@plt+0x28760>
    36cc:	andcs	fp, r1, r8, lsl pc
    36d0:	stmdacs	r0, {r1, r4, r5, r6, sl, fp, ip}
    36d4:	blls	df7bfc <__assert_fail@plt+0xdf6b6c>
    36d8:	bls	e14f38 <__assert_fail@plt+0xe13ea8>
    36dc:	ldrmi	r9, [r3], #-3141	; 0xfffff3bb
    36e0:			; <UNDEFINED> instruction: 0xf89d9337
    36e4:	bls	118fafc <__assert_fail@plt+0x118ea6c>
    36e8:	sbcseq	pc, r8, sp, lsl #17
    36ec:			; <UNDEFINED> instruction: 0xf88d4414
    36f0:	strbls	r0, [r5], #-272	; 0xfffffef0
    36f4:	adcle	r2, sp, r0, lsl #22
    36f8:	bl	ff5c16f4 <__assert_fail@plt+0xff5c0664>
    36fc:	strtmi	r4, [r0], -r1, lsl #12
    3700:	ldc2l	7, cr15, [r6, #1016]	; 0x3f8
    3704:	strtmi	r4, [r1], -fp, asr #12
    3708:	ldrbmi	r4, [r8], -r2, lsl #12
    370c:			; <UNDEFINED> instruction: 0xf862f7ff
    3710:	subls	r1, r6, r3, asr #24
    3714:	sbchi	pc, r4, r0
    3718:			; <UNDEFINED> instruction: 0xf0001c84
    371c:	mcrrls	0, 12, r8, r8, cr8
    3720:	blls	1171c68 <__assert_fail@plt+0x1170bd8>
    3724:	subls	r2, r6, #268435456	; 0x10000000
    3728:	blcs	2179c <__assert_fail@plt+0x2070c>
    372c:	addhi	pc, sp, #64	; 0x40
    3730:	stccs	12, cr9, [r0], {72}	; 0x48
    3734:	eorhi	pc, r4, #64	; 0x40
    3738:			; <UNDEFINED> instruction: 0xf88d4648
    373c:			; <UNDEFINED> instruction: 0xf7fd511c
    3740:	tstlt	r8, lr, ror fp
    3744:	smlabbvc	r4, sp, r8, pc	; <UNPREDICTABLE>
    3748:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    374c:	orrsle	r2, r5, r0, lsl #24
    3750:	strt	r9, [sl], r9, lsr #16
    3754:			; <UNDEFINED> instruction: 0xf88d2301
    3758:	teqls	r8, #228	; 0xe4
    375c:	sbcspl	pc, r8, sp, lsl #17
    3760:	blls	11aa048 <__assert_fail@plt+0x11a8fb8>
    3764:			; <UNDEFINED> instruction: 0xd077429a
    3768:	eormi	lr, r9, #3620864	; 0x374000
    376c:	ldrmi	r9, [r4], #-2817	; 0xfffff4ff
    3770:	adcvc	pc, r0, sp, lsl #17
    3774:	movwls	r3, #4865	; 0x1301
    3778:	umullscc	pc, r4, sp, r8	; <UNPREDICTABLE>
    377c:	blcs	28828 <__assert_fail@plt+0x27798>
    3780:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    3784:	bl	fe441780 <__assert_fail@plt+0xfe4406f0>
    3788:	strtmi	r4, [r0], -r1, lsl #12
    378c:	ldc2	7, cr15, [r0, #1016]	; 0x3f8
    3790:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx1
    3794:			; <UNDEFINED> instruction: 0x46023a90
    3798:			; <UNDEFINED> instruction: 0xf7ffa82c
    379c:	mcrrne	8, 1, pc, r4, cr11	; <UNPREDICTABLE>
    37a0:			; <UNDEFINED> instruction: 0xf000902a
    37a4:	stcne	0, cr8, [r1], {162}	; 0xa2
    37a8:	cmnhi	ip, r0	; <UNPREDICTABLE>
    37ac:	ldmdblt	r0, {r2, r3, r5, sl, fp, ip, pc}^
    37b0:	movwcs	r9, #7209	; 0x1c29
    37b4:	stmdavc	r3!, {r1, r3, r5, r8, r9, ip, pc}
    37b8:			; <UNDEFINED> instruction: 0xf0402b00
    37bc:	sfmls	f0, 1, [ip], #-280	; 0xfffffee8
    37c0:			; <UNDEFINED> instruction: 0xf0402c00
    37c4:	mrc	1, 0, r8, cr8, cr13, {6}
    37c8:			; <UNDEFINED> instruction: 0xf88d0a90
    37cc:			; <UNDEFINED> instruction: 0xf7fd50ac
    37d0:	tstlt	r8, r6, lsr fp
    37d4:	addsvc	pc, r4, sp, lsl #17
    37d8:	adcpl	pc, r0, sp, lsl #17
    37dc:			; <UNDEFINED> instruction: 0xf10de6d2
    37e0:			; <UNDEFINED> instruction: 0x46500ad0
    37e4:	bl	ac17e0 <__assert_fail@plt+0xac0750>
    37e8:			; <UNDEFINED> instruction: 0xf0002800
    37ec:			; <UNDEFINED> instruction: 0xf88d8225
    37f0:			; <UNDEFINED> instruction: 0xf7fd50cc
    37f4:			; <UNDEFINED> instruction: 0x4601eb5a
    37f8:			; <UNDEFINED> instruction: 0xf7fe4620
    37fc:			; <UNDEFINED> instruction: 0x4653fd59
    3800:	strmi	r4, [r2], -r1, lsr #12
    3804:			; <UNDEFINED> instruction: 0xf7fea83a
    3808:	mcrrne	15, 14, pc, r2, cr5	; <UNPREDICTABLE>
    380c:	adcle	r9, r1, r8, lsr r0
    3810:	subsle	r1, r5, r3, lsl #25
    3814:	ldmdblt	r0, {r1, r3, r4, r5, sl, fp, ip, pc}^
    3818:	andcs	r9, r1, #56320	; 0xdc00
    381c:	ldmdavc	fp, {r3, r4, r5, r9, ip, pc}
    3820:			; <UNDEFINED> instruction: 0xf0402b00
    3824:	lfmls	f0, 1, [sl], #-72	; 0xffffffb8
    3828:			; <UNDEFINED> instruction: 0xf0402c00
    382c:	ldrbmi	r8, [r0], -r9, lsr #3
    3830:	rscpl	pc, r4, sp, lsl #17
    3834:	bl	c1830 <__assert_fail@plt+0xc07a0>
    3838:			; <UNDEFINED> instruction: 0xf88db108
    383c:			; <UNDEFINED> instruction: 0xf88d70cc
    3840:			; <UNDEFINED> instruction: 0xe73a50d8
    3844:	smlalcc	pc, r4, sp, r8	; <UNPREDICTABLE>
    3848:	blcs	2a938 <__assert_fail@plt+0x298a8>
    384c:	svcge	0x0035f47f
    3850:	blls	11aa138 <__assert_fail@plt+0x11a90a8>
    3854:			; <UNDEFINED> instruction: 0xd187429a
    3858:	ldmdals	r7!, {r0, r2, r6, r8, fp, ip, pc}
    385c:	b	ffd41858 <__assert_fail@plt+0xffd407c8>
    3860:	svclt	0x00183800
    3864:	ldr	r2, [r3, -r1]!
    3868:			; <UNDEFINED> instruction: 0xf7fd4648
    386c:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    3870:	mvnhi	pc, r0
    3874:	smlabbpl	r4, sp, r8, pc	; <UNPREDICTABLE>
    3878:			; <UNDEFINED> instruction: 0x3601e73e
    387c:	bls	aaa490 <__assert_fail@plt+0xaa9400>
    3880:	ldmdbvs	fp, {r0, r3, r5, sl, fp, ip, pc}^
    3884:			; <UNDEFINED> instruction: 0xf47f429a
    3888:	blls	ef654 <__assert_fail@plt+0xee5c4>
    388c:	andls	r4, r6, #32, 12	; 0x2000000
    3890:			; <UNDEFINED> instruction: 0xf7fd6919
    3894:	bls	1be404 <__assert_fail@plt+0x1bd374>
    3898:			; <UNDEFINED> instruction: 0xf47f2800
    389c:	ldr	sl, [r0], r7, ror #30
    38a0:			; <UNDEFINED> instruction: 0xf88d2301
    38a4:	movtls	r7, #24860	; 0x611c
    38a8:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    38ac:	stmdals	r5, {r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}^
    38b0:	bl	12418ac <__assert_fail@plt+0x124081c>
    38b4:	tstvc	ip, sp, lsl #17	; <UNPREDICTABLE>
    38b8:	tstpl	r0, sp, lsl #17	; <UNPREDICTABLE>
    38bc:	ldrb	r9, [sp], r6, asr #32
    38c0:			; <UNDEFINED> instruction: 0xf7fd9837
    38c4:			; <UNDEFINED> instruction: 0xf88deb40
    38c8:			; <UNDEFINED> instruction: 0xf88d70e4
    38cc:	ldrsbtls	r5, [r8], -r8
    38d0:	strcc	lr, [r1], -r6, asr #14
    38d4:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx11
    38d8:			; <UNDEFINED> instruction: 0xf7fd0a90
    38dc:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr, pc}
    38e0:			; <UNDEFINED> instruction: 0x81aaf000
    38e4:	addspl	pc, r4, sp, lsl #17
    38e8:	movwcs	lr, #5964	; 0x174c
    38ec:	adcvc	pc, ip, sp, lsl #17
    38f0:			; <UNDEFINED> instruction: 0xf88d932a
    38f4:	blls	117b7c <__assert_fail@plt+0x116aec>
    38f8:	bcs	26a104 <__assert_fail@plt+0x269074>
    38fc:	movwcs	fp, #3988	; 0xf94
    3900:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3904:	adcsle	r2, r8, r0, lsl #22
    3908:	bl	aa114 <__assert_fail@plt+0xa9084>
    390c:	addsmi	r0, r6, #536870920	; 0x20000008
    3910:	movwls	fp, #20284	; 0x4f3c
    3914:			; <UNDEFINED> instruction: 0xd3b13601
    3918:			; <UNDEFINED> instruction: 0xf89d9a07
    391c:	bl	fed8fac4 <__assert_fail@plt+0xfed8ea34>
    3920:			; <UNDEFINED> instruction: 0xf0000902
    3924:	ldflsd	f0, [fp], {122}	; 0x7a
    3928:			; <UNDEFINED> instruction: 0xf89db183
    392c:	ldcls	0, cr3, [lr], {116}	; 0x74
    3930:	stfcsd	f3, [r0], {19}
    3934:	teqhi	fp, r0	; <UNPREDICTABLE>
    3938:	blls	72a9ac <__assert_fail@plt+0x72991c>
    393c:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3940:	rsbvc	pc, r8, sp, lsl #17
    3944:	ldrls	r4, [fp], #-1052	; 0xfffffbe4
    3948:	subsle	r4, sl, r3, lsr #13
    394c:			; <UNDEFINED> instruction: 0x305cf89d
    3950:	stmdavc	r3!, {r0, r1, r4, r6, r7, r8, fp, ip, sp, pc}
    3954:	andseq	pc, pc, #3
    3958:			; <UNDEFINED> instruction: 0xf858095b
    395c:	sbcsmi	r3, r3, r3, lsr #32
    3960:	strle	r0, [r8, #-2010]	; 0xfffff826
    3964:	tstls	ip, #67108864	; 0x4000000
    3968:			; <UNDEFINED> instruction: 0xf88d7824
    396c:			; <UNDEFINED> instruction: 0xf88d5074
    3970:	ldrls	r5, [lr], #-104	; 0xffffff98
    3974:	mrc	7, 0, lr, cr8, cr13, {6}
    3978:			; <UNDEFINED> instruction: 0xf7fd0a10
    397c:	stmdacs	r0, {r5, r6, r9, fp, sp, lr, pc}
    3980:	cmphi	sl, r0	; <UNPREDICTABLE>
    3984:	subspl	pc, ip, sp, lsl #17
    3988:	b	fe3c1984 <__assert_fail@plt+0xfe3c08f4>
    398c:	strtmi	r4, [r0], -r1, lsl #12
    3990:	stc2	7, cr15, [lr], {254}	; 0xfe
    3994:	bcc	43f1fc <__assert_fail@plt+0x43e16c>
    3998:	strmi	r4, [r2], -r1, lsr #12
    399c:			; <UNDEFINED> instruction: 0xf7fea81e
    39a0:	mcrrne	15, 1, pc, r3, cr9	; <UNPREDICTABLE>
    39a4:	andsle	r9, sl, ip, lsl r0
    39a8:	andsle	r1, sp, r4, lsl #25
    39ac:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    39b0:	movwcs	r9, #7195	; 0x1c1b
    39b4:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    39b8:			; <UNDEFINED> instruction: 0xf0402b00
    39bc:	ldflsd	f0, [lr], {70}	; 0x46
    39c0:			; <UNDEFINED> instruction: 0xf0402c00
    39c4:	mrc	0, 0, r8, cr8, cr13, {6}
    39c8:			; <UNDEFINED> instruction: 0xf88d0a10
    39cc:			; <UNDEFINED> instruction: 0xf7fd5074
    39d0:	tstlt	r8, r6, lsr sl
    39d4:	subsvc	pc, ip, sp, lsl #17
    39d8:	rsbpl	pc, r8, sp, lsl #17
    39dc:	movwcs	lr, #6057	; 0x17a9
    39e0:	rsbsvc	pc, r4, sp, lsl #17
    39e4:			; <UNDEFINED> instruction: 0xe7a7931c
    39e8:			; <UNDEFINED> instruction: 0x46209c1b
    39ec:	b	feac19e8 <__assert_fail@plt+0xfeac0958>
    39f0:	rsbsvc	pc, r4, sp, lsl #17
    39f4:			; <UNDEFINED> instruction: 0xe7a0901c
    39f8:	ssatmi	r4, #18, r8, lsl #12
    39fc:			; <UNDEFINED> instruction: 0xf8dde514
    3a00:			; <UNDEFINED> instruction: 0xf89db06c
    3a04:	ldmiblt	fp, {r2, r3, r4, r6, ip, sp}
    3a08:	mulcc	r0, fp, r8
    3a0c:	andseq	pc, pc, #3
    3a10:			; <UNDEFINED> instruction: 0xf858095b
    3a14:	sbcsmi	r3, r3, r3, lsr #32
    3a18:			; <UNDEFINED> instruction: 0xf10007d9
    3a1c:	cdp	0, 1, cr8, cr8, cr0, {7}
    3a20:			; <UNDEFINED> instruction: 0xf7fd0a10
    3a24:	stmdacs	r0, {r2, r3, r9, fp, sp, lr, pc}
    3a28:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    3a2c:	subspl	pc, ip, sp, lsl #17
    3a30:	b	ec1a2c <__assert_fail@plt+0xec099c>
    3a34:	ldrbmi	r4, [r8], -r1, lsl #12
    3a38:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    3a3c:	bcc	43f2a4 <__assert_fail@plt+0x43e214>
    3a40:			; <UNDEFINED> instruction: 0x46024659
    3a44:			; <UNDEFINED> instruction: 0xf7fea81e
    3a48:	mcrrne	14, 12, pc, r2, cr5	; <UNPREDICTABLE>
    3a4c:			; <UNDEFINED> instruction: 0xf000901c
    3a50:	stcne	0, cr8, [r3], {219}	; 0xdb
    3a54:	sbchi	pc, sp, r0
    3a58:	ldmdblt	r0, {r1, r2, r3, r4, sl, fp, ip, pc}^
    3a5c:	movwcs	r9, #7195	; 0x1c1b
    3a60:	stmdavc	r3!, {r2, r3, r4, r8, r9, ip, pc}
    3a64:			; <UNDEFINED> instruction: 0xf0402b00
    3a68:	ldcls	0, cr8, [lr], {240}	; 0xf0
    3a6c:			; <UNDEFINED> instruction: 0xf0402c00
    3a70:	cdp	0, 1, cr8, cr8, cr7, {4}
    3a74:			; <UNDEFINED> instruction: 0xf88d0a10
    3a78:			; <UNDEFINED> instruction: 0xf7fd5074
    3a7c:	smlattlt	r8, r0, r9, lr
    3a80:	subsvc	pc, ip, sp, lsl #17
    3a84:	rsbpl	pc, r8, sp, lsl #17
    3a88:			; <UNDEFINED> instruction: 0xf0002c00
    3a8c:			; <UNDEFINED> instruction: 0xf89d8095
    3a90:	movwcs	r2, #4268	; 0x10ac
    3a94:	ldclne	3, cr9, [r3], #-16
    3a98:	ldrmi	r9, [lr], -r7, lsl #12
    3a9c:			; <UNDEFINED> instruction: 0xf47f2a00
    3aa0:	strbt	sl, [fp], r6, lsl #27
    3aa4:			; <UNDEFINED> instruction: 0xf7fd9829
    3aa8:			; <UNDEFINED> instruction: 0xf88dea4e
    3aac:			; <UNDEFINED> instruction: 0xf88d70ac
    3ab0:	eorls	r5, sl, r0, lsr #1
    3ab4:			; <UNDEFINED> instruction: 0x4670e71f
    3ab8:	ands	pc, r4, sp, asr #17
    3abc:			; <UNDEFINED> instruction: 0x4648e4f5
    3ac0:	ldmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ac4:			; <UNDEFINED> instruction: 0xf0002800
    3ac8:			; <UNDEFINED> instruction: 0xf88d80b7
    3acc:			; <UNDEFINED> instruction: 0xf7fd5104
    3ad0:			; <UNDEFINED> instruction: 0x9c02e9ec
    3ad4:	strtmi	r4, [r0], -r1, lsl #12
    3ad8:	blx	ffac1ada <__assert_fail@plt+0xffac0a4a>
    3adc:	strbmi	r4, [fp], -r1, lsr #12
    3ae0:	stmdage	r8, {r1, r9, sl, lr}^
    3ae4:	mrc2	7, 3, pc, cr6, cr14, {7}
    3ae8:	subls	r1, r6, r4, asr #24
    3aec:	stcne	0, cr13, [r1], {89}	; 0x59
    3af0:	mcrrls	0, 6, sp, r8, cr13
    3af4:	mcrrls	9, 4, fp, r5, cr8	; <UNPREDICTABLE>
    3af8:	movtls	r2, #25345	; 0x6301
    3afc:	blcs	21b90 <__assert_fail@plt+0x20b00>
    3b00:	adchi	pc, r3, r0, asr #32
    3b04:	stccs	12, cr9, [r0], {72}	; 0x48
    3b08:			; <UNDEFINED> instruction: 0x4648d13a
    3b0c:	tstpl	ip, sp, lsl #17	; <UNPREDICTABLE>
    3b10:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b14:			; <UNDEFINED> instruction: 0xf88db108
    3b18:			; <UNDEFINED> instruction: 0xf88d7104
    3b1c:	str	r5, [r9, #272]	; 0x110
    3b20:			; <UNDEFINED> instruction: 0xf7fd4628
    3b24:	stmdacs	r0, {r2, r3, r7, r8, fp, sp, lr, pc}
    3b28:	addhi	pc, r6, r0
    3b2c:			; <UNDEFINED> instruction: 0xf8892601
    3b30:			; <UNDEFINED> instruction: 0xf7fd6000
    3b34:	svcls	0x0002e9ba
    3b38:	ldrtmi	r4, [r8], -r1, lsl #12
    3b3c:	blx	fee41b3e <__assert_fail@plt+0xfee40aae>
    3b40:			; <UNDEFINED> instruction: 0x462b4639
    3b44:	ldmdage	r0, {r1, r9, sl, lr}
    3b48:	mcr2	7, 2, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3b4c:			; <UNDEFINED> instruction: 0xf8c91c41
    3b50:	svclt	0x00020014
    3b54:	andsmi	pc, r8, r9, lsl #17
    3b58:	andsvs	pc, r4, r9, asr #17
    3b5c:	andvs	pc, ip, r9, lsl #17
    3b60:	cfldrdge	mvd15, [r7], {63}	; 0x3f
    3b64:			; <UNDEFINED> instruction: 0xf43f1c82
    3b68:	ldmdblt	r8, {r1, r3, r6, r7, sl, fp, sp, pc}^
    3b6c:			; <UNDEFINED> instruction: 0x3010f8d9
    3b70:	andsvs	pc, r4, r9, asr #17
    3b74:	blcs	21be8 <__assert_fail@plt+0x20b58>
    3b78:			; <UNDEFINED> instruction: 0xf8d9d167
    3b7c:	tstlt	fp, ip, lsl r0
    3b80:			; <UNDEFINED> instruction: 0xf8cef7ff
    3b84:	strcs	r4, [r1], #-1576	; 0xfffff9d8
    3b88:	andsmi	pc, r8, r9, lsl #17
    3b8c:	ldmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b90:	andmi	pc, ip, r9, lsl #17
    3b94:			; <UNDEFINED> instruction: 0xf43f2800
    3b98:	movwcs	sl, #3204	; 0xc84
    3b9c:	andcc	pc, r0, r9, lsl #17
    3ba0:	movwcs	lr, #5247	; 0x147f
    3ba4:	movtls	r9, #27717	; 0x6c45
    3ba8:	tstlt	ip, sp, lsl #17	; <UNPREDICTABLE>
    3bac:			; <UNDEFINED> instruction: 0xf89de546
    3bb0:	blcs	fd58 <__assert_fail@plt+0xecc8>
    3bb4:	svcge	0x0023f43f
    3bb8:	stmdbls	r2, {r3, sl, fp, sp, pc}
    3bbc:	strtmi	r9, [r2], -r5, lsl #16
    3bc0:			; <UNDEFINED> instruction: 0xf8bef7ff
    3bc4:	stmiblt	r8!, {r2, ip, pc}^
    3bc8:	umlalcs	pc, ip, sp, r8	; <UNPREDICTABLE>
    3bcc:	mcrrls	7, 6, lr, r5, cr3
    3bd0:			; <UNDEFINED> instruction: 0xf7fd4620
    3bd4:			; <UNDEFINED> instruction: 0xf88de9b8
    3bd8:	subls	fp, r6, ip, lsl r1
    3bdc:	movwcs	lr, #5422	; 0x152e
    3be0:			; <UNDEFINED> instruction: 0xf89b931c
    3be4:			; <UNDEFINED> instruction: 0xf88d4000
    3be8:			; <UNDEFINED> instruction: 0xf88d5074
    3bec:	ldrls	r5, [lr], #-104	; 0xffffff98
    3bf0:	ldmdals	fp, {r1, r3, r6, r8, r9, sl, sp, lr, pc}
    3bf4:	stmib	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bf8:	rsbsvc	pc, r4, sp, lsl #17
    3bfc:	rsbpl	pc, r8, sp, lsl #17
    3c00:	smlald	r9, r4, ip, r0
    3c04:	ldrb	r6, [r0], #-2080	; 0xfffff7e0
    3c08:			; <UNDEFINED> instruction: 0xf88d2301
    3c0c:	tstls	ip, #116	; 0x74
    3c10:	rsbpl	pc, r8, sp, lsl #17
    3c14:			; <UNDEFINED> instruction: 0x4670e73b
    3c18:	blcs	3cd3c <__assert_fail@plt+0x3bcac>
    3c1c:	mcrge	4, 7, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    3c20:			; <UNDEFINED> instruction: 0x3074f89d
    3c24:	blcs	2aca4 <__assert_fail@plt+0x29c14>
    3c28:	svcge	0x0031f43f
    3c2c:			; <UNDEFINED> instruction: 0xf8dde72c
    3c30:			; <UNDEFINED> instruction: 0xf8dbb010
    3c34:	ldrt	r0, [r8], #-0
    3c38:	addscs	r4, r6, #15360	; 0x3c00
    3c3c:	ldmdami	r0, {r0, r1, r2, r3, r8, fp, lr}
    3c40:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3c44:			; <UNDEFINED> instruction: 0xf7fd4478
    3c48:	blmi	3be4e0 <__assert_fail@plt+0x3bd450>
    3c4c:	stmdbmi	lr, {r1, r4, r5, r7, r9, sp}
    3c50:	ldrbtmi	r4, [fp], #-2062	; 0xfffff7f2
    3c54:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3c58:	b	6c1c54 <__assert_fail@plt+0x6c0bc4>
    3c5c:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c60:	b	141c5c <__assert_fail@plt+0x140bcc>
    3c64:	andeq	r1, r1, r2, lsr #22
    3c68:	andeq	r0, r0, ip, lsl r1
    3c6c:	andeq	r1, r1, sl, lsl fp
    3c70:	andeq	r0, r0, r8, lsl r1
    3c74:	strdeq	r1, [r1], -sl
    3c78:	ldrdeq	r0, [r0], -r4
    3c7c:			; <UNDEFINED> instruction: 0x00000cb2
    3c80:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3c84:	andeq	r0, r0, r2, asr #27
    3c88:	andeq	r0, r0, r0, lsr #25
    3c8c:	ldrdeq	r0, [r0], -r6
    3c90:	svcmi	0x00f0e92d
    3c94:	cfstr32pl	mvfx15, [r1, #692]	; 0x2b4
    3c98:	ldrd	pc, [ip, #143]	; 0x8f
    3c9c:			; <UNDEFINED> instruction: 0xf8dfb087
    3ca0:	svcge	0x000ec1cc
    3ca4:	strcs	r4, [r0, #-1278]	; 0xfffffb02
    3ca8:	strls	r4, [r4, -r6, lsl #12]
    3cac:	ldrmi	r9, [ip], -r0, lsl #10
    3cb0:	strmi	r9, [r9], r7, lsl #12
    3cb4:			; <UNDEFINED> instruction: 0xf50d9405
    3cb8:			; <UNDEFINED> instruction: 0xf85e5481
    3cbc:	ldrcc	ip, [r4], #-12
    3cc0:			; <UNDEFINED> instruction: 0x46904610
    3cc4:	ldrdgt	pc, [r0], -ip
    3cc8:	andgt	pc, r0, r4, asr #17
    3ccc:	stceq	0, cr15, [r0], {79}	; 0x4f
    3cd0:	strpl	pc, [r3], #1293	; 0x50d
    3cd4:	strtmi	r4, [sl], -fp, lsr #12
    3cd8:	strtmi	r6, [r9], -r4, lsr #16
    3cdc:			; <UNDEFINED> instruction: 0xf7fd9406
    3ce0:	stcge	8, cr14, [fp], {104}	; 0x68
    3ce4:	ldcvs	8, cr15, [r4], {71}	; 0x47
    3ce8:	ldcls	8, cr15, [r0], {71}	; 0x47
    3cec:	svcge	0x000dae0c
    3cf0:	svceq	0x0000f1b9
    3cf4:	adcshi	pc, r0, r0
    3cf8:	beq	a40134 <__assert_fail@plt+0xa3f0a4>
    3cfc:	bleq	940138 <__assert_fail@plt+0x93f0a8>
    3d00:	and	r9, r7, r3, lsl #10
    3d04:			; <UNDEFINED> instruction: 0xf8da6820
    3d08:	bls	cfd10 <__assert_fail@plt+0xcec80>
    3d0c:	strmi	r1, [r2], #-3008	; 0xfffff440
    3d10:			; <UNDEFINED> instruction: 0xb1a39203
    3d14:	strtmi	r9, [r3], -r0, lsl #12
    3d18:			; <UNDEFINED> instruction: 0x46594652
    3d1c:	vst1.16	{d20-d22}, [pc], r0
    3d20:	eorvs	r5, r7, r0, lsl #11
    3d24:			; <UNDEFINED> instruction: 0xf7fd6035
    3d28:	andcc	lr, r1, r4, asr #16
    3d2c:			; <UNDEFINED> instruction: 0xf7fdd1ea
    3d30:	stmdavs	r3, {r2, r3, r4, r8, fp, sp, lr, pc}
    3d34:	rscle	r2, r5, r7, lsl #22
    3d38:			; <UNDEFINED> instruction: 0xf0402b16
    3d3c:	stcls	0, cr8, [r4, #-552]	; 0xfffffdd8
    3d40:	strls	r2, [r0], -r0, lsl #4
    3d44:	cfstrspl	mvf15, [r0], {79}	; 0x4f
    3d48:			; <UNDEFINED> instruction: 0x46234611
    3d4c:			; <UNDEFINED> instruction: 0xf8454640
    3d50:			; <UNDEFINED> instruction: 0xf8457c0c
    3d54:			; <UNDEFINED> instruction: 0xf7fdcc08
    3d58:	andcc	lr, r1, ip, lsr #16
    3d5c:	stcls	0, cr13, [r4, #-484]	; 0xfffffe1c
    3d60:	stccc	8, cr15, [ip], {85}	; 0x55
    3d64:	blls	cace8 <__assert_fail@plt+0xc9c58>
    3d68:	ldrshle	r1, [sl], #-141	; 0xffffff73
    3d6c:	ldmdavs	pc, {r0, r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
    3d70:	suble	r2, r8, r0, lsl #30
    3d74:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
    3d78:	movtle	r4, #17067	; 0x42ab
    3d7c:	strbmi	r2, [r0], -r0, lsl #6
    3d80:			; <UNDEFINED> instruction: 0x461a4619
    3d84:			; <UNDEFINED> instruction: 0xf7fd9300
    3d88:	blls	13dde0 <__assert_fail@plt+0x13cd50>
    3d8c:	strbmi	r9, [r8], -r7, lsl #18
    3d90:	beq	440424 <__assert_fail@plt+0x43f394>
    3d94:	strls	lr, [r4, -r3, asr #18]
    3d98:	ldcne	8, cr15, [r4], {67}	; 0x43
    3d9c:	tsteq	r4, r3, lsr #3	; <UNPREDICTABLE>
    3da0:	stcpl	8, cr15, [r8], {67}	; 0x43
    3da4:	cmnlt	r0, r9, lsl #13
    3da8:	ldrbmi	r4, [r2], -r3, lsr #12
    3dac:	strbmi	r4, [r0], -r9, asr #12
    3db0:			; <UNDEFINED> instruction: 0xf7fc9600
    3db4:	strdcc	lr, [r1], -lr	; <UNPREDICTABLE>
    3db8:			; <UNDEFINED> instruction: 0xf8dad037
    3dbc:	stmdacs	r0, {}	; <UNPREDICTABLE>
    3dc0:	andcs	sp, r0, #-2147483588	; 0x8000003c
    3dc4:	strbmi	r4, [r0], -r3, lsr #12
    3dc8:			; <UNDEFINED> instruction: 0x96004611
    3dcc:	svc	0x00f0f7fc
    3dd0:	eorle	r3, pc, r1
    3dd4:			; <UNDEFINED> instruction: 0xf8539b04
    3dd8:	stmdacs	r0, {r3, sl, fp}
    3ddc:	blls	1782e8 <__assert_fail@plt+0x177258>
    3de0:	blls	19be64 <__assert_fail@plt+0x19add4>
    3de4:	stmdbmi	r2!, {r0, r2, r3, r4, sp, lr}
    3de8:	orrpl	pc, r1, #54525952	; 0x3400000
    3dec:	tstcc	r4, #126976	; 0x1f000
    3df0:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    3df4:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    3df8:	teqle	r0, r1, asr r0
    3dfc:	cfstr32pl	mvfx15, [r1, #52]	; 0x34
    3e00:	pop	{r0, r1, r2, ip, sp, pc}
    3e04:	qsub8mi	r8, r8, r0
    3e08:	stmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3e0c:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3e10:			; <UNDEFINED> instruction: 0xf7fdd1b4
    3e14:	andcs	lr, ip, #11141120	; 0xaa0000
    3e18:			; <UNDEFINED> instruction: 0xf04f4603
    3e1c:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
    3e20:	blls	1bddac <__assert_fail@plt+0x1bcd1c>
    3e24:	andsvs	r4, sp, r8, lsr #12
    3e28:			; <UNDEFINED> instruction: 0xf7fde7dd
    3e2c:	stmdavs	r3, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
    3e30:	sbcle	r2, r6, r6, lsl fp
    3e34:	ldmdavs	fp, {r0, r2, r8, r9, fp, ip, pc}
    3e38:			; <UNDEFINED> instruction: 0xd00a42bb
    3e3c:	ldm	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e40:	ldrtmi	r4, [r8], -r4, lsl #12
    3e44:			; <UNDEFINED> instruction: 0xf7fc6825
    3e48:			; <UNDEFINED> instruction: 0xf04fefe8
    3e4c:	strdvs	r3, [r5], -pc	; <UNPREDICTABLE>
    3e50:			; <UNDEFINED> instruction: 0xf04fe7c9
    3e54:			; <UNDEFINED> instruction: 0xe7c630ff
    3e58:	andls	pc, ip, sp, asr #17
    3e5c:			; <UNDEFINED> instruction: 0xf7fde76f
    3e60:			; <UNDEFINED> instruction: 0xf7fde806
    3e64:	svclt	0x0000e904
    3e68:	andeq	r1, r1, r8, lsl #4
    3e6c:	andeq	r0, r0, ip, lsl r1
    3e70:	strheq	r1, [r1], -ip
    3e74:	blmi	15d67d4 <__assert_fail@plt+0x15d5744>
    3e78:	push	{r1, r3, r4, r5, r6, sl, lr}
    3e7c:	strdlt	r4, [fp], r0
    3e80:			; <UNDEFINED> instruction: 0x460e58d3
    3e84:	movwls	r6, #38939	; 0x981b
    3e88:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3e8c:			; <UNDEFINED> instruction: 0xf7fd9005
    3e90:			; <UNDEFINED> instruction: 0xf5b0e85a
    3e94:	strmi	r5, [r7], -r0, lsl #31
    3e98:	tsteq	r7, r8, lsr pc
    3e9c:	ldclne	0, cr9, [ip], #-24	; 0xffffffe8
    3ea0:			; <UNDEFINED> instruction: 0xf7fd4620
    3ea4:	strmi	lr, [r5], -r0, lsr #16
    3ea8:			; <UNDEFINED> instruction: 0xf0002800
    3eac:	movwcs	r8, #140	; 0x8c
    3eb0:			; <UNDEFINED> instruction: 0x461a4630
    3eb4:	movwls	r4, #1561	; 0x619
    3eb8:	ldmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3ebc:	svc	0x0078f7fc
    3ec0:	beq	6402fc <__assert_fail@plt+0x63f26c>
    3ec4:			; <UNDEFINED> instruction: 0xf10dab08
    3ec8:	movwls	r0, #14612	; 0x3914
    3ecc:	strpl	lr, [r7, -sp, asr #19]
    3ed0:			; <UNDEFINED> instruction: 0xf7fde01f
    3ed4:	stmdavs	r3, {r1, r3, r6, fp, sp, lr, pc}
    3ed8:	blcs	5956fc <__assert_fail@plt+0x59466c>
    3edc:	blcs	1f7fe8 <__assert_fail@plt+0x1f6f58>
    3ee0:	blls	1f8458 <__assert_fail@plt+0x1f73c8>
    3ee4:	svceq	0x0044ebb4
    3ee8:	cmpeq	r4, pc, asr #20
    3eec:	bleq	17ed80 <__assert_fail@plt+0x17dcf0>
    3ef0:	strtmi	sp, [r8], -r4, ror #4
    3ef4:			; <UNDEFINED> instruction: 0xf7fc9102
    3ef8:	stmdbls	r2, {r6, r7, r8, r9, sl, fp, sp, lr, pc}
    3efc:	stmdacs	r0, {r0, r1, r9, sl, lr}
    3f00:	mcrne	0, 2, sp, cr10, cr12, {2}
    3f04:	ldrmi	r4, [sp], -ip, lsl #12
    3f08:	bl	fe895070 <__assert_fail@plt+0xfe893fe0>
    3f0c:	stmib	sp, {r0, r1, r3, r9}^
    3f10:	blls	c4734 <__assert_fail@plt+0xc36a4>
    3f14:			; <UNDEFINED> instruction: 0x46494652
    3f18:	movwls	r4, #1584	; 0x630
    3f1c:			; <UNDEFINED> instruction: 0xf7fc4643
    3f20:	andcc	lr, r1, r8, asr #30
    3f24:	ldrsb	sp, [ip], -r5
    3f28:	ldmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f2c:	strmi	r6, [r2], r3, lsl #16
    3f30:	teqle	r3, r7, lsl #22
    3f34:	bl	fed2ab58 <__assert_fail@plt+0xfed29ac8>
    3f38:	b	13c7c50 <__assert_fail@plt+0x13c6bc0>
    3f3c:	bl	fe8c6c54 <__assert_fail@plt+0xfe8c5bc4>
    3f40:	eorle	r0, r8, #81920	; 0x14000
    3f44:			; <UNDEFINED> instruction: 0x46284659
    3f48:	svc	0x0096f7fc
    3f4c:			; <UNDEFINED> instruction: 0xf10bb318
    3f50:			; <UNDEFINED> instruction: 0x465c33ff
    3f54:	bl	15770 <__assert_fail@plt+0x146e0>
    3f58:	bl	fe8c4784 <__assert_fail@plt+0xfe8c36f4>
    3f5c:	stmib	sp, {r0, r3, r8, r9}^
    3f60:	blls	ccb84 <__assert_fail@plt+0xcbaf4>
    3f64:	ldrmi	r2, [r1], -r0, lsl #4
    3f68:	movwls	r4, #1584	; 0x630
    3f6c:			; <UNDEFINED> instruction: 0xf7fc4643
    3f70:	andcc	lr, r1, r0, lsr #30
    3f74:	blls	1f82dc <__assert_fail@plt+0x1f724c>
    3f78:	lfmne	f2, 2, [r9], {-0}
    3f7c:	andsvc	r9, sl, r7, lsl #2
    3f80:	blne	126a3a4 <__assert_fail@plt+0x1269314>
    3f84:	stmdble	sp, {r2, r3, r7, r9, lr}
    3f88:			; <UNDEFINED> instruction: 0xf7fc4628
    3f8c:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    3f90:			; <UNDEFINED> instruction: 0x4605bf18
    3f94:	movwcs	lr, #49158	; 0xc006
    3f98:	andcc	pc, r0, sl, asr #17
    3f9c:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    3fa0:	svc	0x003af7fc
    3fa4:	blmi	2d67dc <__assert_fail@plt+0x2d574c>
    3fa8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3fac:	blls	25e01c <__assert_fail@plt+0x25cf8c>
    3fb0:	qaddle	r4, sl, r6
    3fb4:	andlt	r4, fp, r8, lsr #12
    3fb8:	svchi	0x00f0e8bd
    3fbc:	eorsvs	r2, fp, ip, lsl #6
    3fc0:			; <UNDEFINED> instruction: 0xf7fce7ec
    3fc4:			; <UNDEFINED> instruction: 0xf7fcef54
    3fc8:	movwcs	lr, #53200	; 0xcfd0
    3fcc:	strb	r6, [r9, r3]!
    3fd0:	andeq	r1, r1, r4, lsr r0
    3fd4:	andeq	r0, r0, ip, lsl r1
    3fd8:	andeq	r0, r1, r4, lsl #30
    3fdc:			; <UNDEFINED> instruction: 0x4604b570
    3fe0:	teqlt	r3, r3, lsl #16
    3fe4:	ldrmi	r4, [r1], -lr, lsl #12
    3fe8:			; <UNDEFINED> instruction: 0x46154630
    3fec:	stc2	7, cr15, [r8], #-1016	; 0xfffffc08
    3ff0:			; <UNDEFINED> instruction: 0x4620b930
    3ff4:	svc	0x0034f7fc
    3ff8:	movtlt	r4, #1540	; 0x604
    3ffc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    4000:	ldrtmi	r4, [r1], -r8, lsr #12
    4004:	svc	0x0074f7fc
    4008:	strmi	r1, [r5], -r3, asr #24
    400c:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    4010:			; <UNDEFINED> instruction: 0x4620d0f4
    4014:			; <UNDEFINED> instruction: 0xf7ff4629
    4018:	strmi	pc, [r4], -sp, lsr #30
    401c:			; <UNDEFINED> instruction: 0x4628b170
    4020:	mcr	7, 6, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    4024:	ble	ffa4e02c <__assert_fail@plt+0xffa4cf9c>
    4028:	svc	0x009ef7fc
    402c:	strtmi	r4, [r0], -r5, lsl #12
    4030:	strcs	r6, [r0], #-2094	; 0xfffff7d2
    4034:	mrc	7, 7, APSR_nzcv, cr0, cr12, {7}
    4038:	ldrb	r6, [pc, lr, lsr #32]
    403c:	svc	0x0094f7fc
    4040:	strtmi	r4, [r8], -r6, lsl #12
    4044:			; <UNDEFINED> instruction: 0xf7fc6835
    4048:	eorsvs	lr, r5, lr, lsr #29
    404c:			; <UNDEFINED> instruction: 0xf7fce7d6
    4050:	movwcs	lr, #53132	; 0xcf8c
    4054:	ldrb	r6, [r1, r3]
    4058:	movwcs	fp, #34104	; 0x8538
    405c:	andsle	r1, lr, #192, 16	; 0xc00000
    4060:	svc	0x0040f7fc
    4064:			; <UNDEFINED> instruction: 0xf100b1d8
    4068:			; <UNDEFINED> instruction: 0xf64f0208
    406c:			; <UNDEFINED> instruction: 0xf6cf7301
    4070:	stcmi	3, cr7, [ip], {-0}
    4074:	strbcc	pc, [sl, #-1615]	; 0xfffff9b1	; <UNPREDICTABLE>
    4078:	ldrmi	pc, [r5, #-705]	; 0xfffffd3f
    407c:	smlatbcc	r2, r3, fp, pc	; <UNPREDICTABLE>
    4080:	subvs	r4, r5, ip, ror r4
    4084:	mvnseq	pc, #33	; 0x21
    4088:	tstcs	r1, #3072	; 0xc00
    408c:	bne	ff4d5918 <__assert_fail@plt+0xff4d4888>
    4090:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    4094:	eorcs	pc, r3, r1, asr #16
    4098:	ldrmi	r6, [r0], -r4
    409c:	andcs	fp, r0, #56, 26	; 0xe00
    40a0:	ldclt	6, cr4, [r8, #-64]!	; 0xffffffc0
    40a4:			; <UNDEFINED> instruction: 0x00010fb4
    40a8:			; <UNDEFINED> instruction: 0xf850b138
    40ac:			; <UNDEFINED> instruction: 0xf64f2c04
    40b0:	vqdmlal.s<illegal width 8>	<illegal reg q9.5>, d1, d2[2]
    40b4:	addsmi	r4, sl, #1409286144	; 0x54000000
    40b8:	ldrbmi	sp, [r0, -r0]!
    40bc:	tstvc	r1, pc, asr #12	; <UNPREDICTABLE>
    40c0:	smlabtvc	r0, pc, r6, pc	; <UNPREDICTABLE>
    40c4:	blx	fe85690e <__assert_fail@plt+0xfe85587e>
    40c8:	ldrbtmi	r1, [sl], #-768	; 0xfffffd00
    40cc:	mvnseq	pc, r3, lsr #32
    40d0:	tstcs	r3, r1, lsl #22
    40d4:			; <UNDEFINED> instruction: 0xf8521a41
    40d8:	blcs	10164 <__assert_fail@plt+0xf0d4>
    40dc:	addsmi	sp, r8, #237	; 0xed
    40e0:	and	sp, sp, r2, lsl #2
    40e4:	mulle	r5, r8, r2
    40e8:			; <UNDEFINED> instruction: 0xf853461a
    40ec:	blcs	13114 <__assert_fail@plt+0x12084>
    40f0:			; <UNDEFINED> instruction: 0xe7e2d1f8
    40f4:			; <UNDEFINED> instruction: 0xf8503a08
    40f8:	andsvs	r3, r3, r8, lsl #26
    40fc:	mcrlt	7, 4, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4100:	addeq	lr, r1, #2048	; 0x800
    4104:	svclt	0x0000e7f7
    4108:	andeq	r0, r1, sl, ror #30
    410c:	blmi	1516a60 <__assert_fail@plt+0x15159d0>
    4110:	push	{r1, r3, r4, r5, r6, sl, lr}
    4114:			; <UNDEFINED> instruction: 0xb09047f0
    4118:			; <UNDEFINED> instruction: 0x460458d3
    411c:	ldrdls	pc, [r4, #-143]	; 0xffffff71
    4120:	movwls	r6, #63515	; 0xf81b
    4124:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4128:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    412c:	stmdacs	r1, {r0, r3, r4, r5, r6, r7, sl, lr}
    4130:	strtmi	sp, [r0], -pc, lsl #16
    4134:	svc	0x0006f7fc
    4138:	bmi	12d5954 <__assert_fail@plt+0x12d48c4>
    413c:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
    4140:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4144:	subsmi	r9, sl, pc, lsl #22
    4148:			; <UNDEFINED> instruction: 0x4628d174
    414c:	pop	{r4, ip, sp, pc}
    4150:			; <UNDEFINED> instruction: 0xf10d87f0
    4154:	movwcs	r0, #2056	; 0x808
    4158:	movwls	r4, #9757	; 0x261d
    415c:	andscc	pc, r0, sp, lsl #17
    4160:			; <UNDEFINED> instruction: 0xf88d461e
    4164:			; <UNDEFINED> instruction: 0xf10d3004
    4168:			; <UNDEFINED> instruction: 0xf8c80a20
    416c:	strcs	r3, [r1, -r4]
    4170:	mulcc	r4, sp, r8
    4174:	stmiblt	fp!, {r0, r2, sl, ip, pc}^
    4178:	stmdavc	r3!, {r2, r3, r4, r5, r9, fp, lr}
    417c:	andne	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    4180:	andseq	pc, pc, #3
    4184:			; <UNDEFINED> instruction: 0xf851095b
    4188:	sbcsmi	r3, r3, r3, lsr #32
    418c:	ldrle	r0, [r4, #-2009]!	; 0xfffff827
    4190:	stmdavc	r4!, {r1, r2, r8, r9, sl, ip, pc}
    4194:	andsvc	pc, ip, sp, lsl #17
    4198:	cfstrscs	mvf9, [r0], {8}
    419c:	stcls	0, cr13, [r5], {205}	; 0xcd
    41a0:	strcc	r9, [r1, #-2822]	; 0xfffff4fa
    41a4:	andsvs	pc, r0, sp, lsl #17
    41a8:			; <UNDEFINED> instruction: 0xf89d441c
    41ac:	strls	r3, [r5], #-4
    41b0:	rscle	r2, r1, r0, lsl #22
    41b4:	mrc	7, 3, APSR_nzcv, cr8, cr12, {7}
    41b8:	strtmi	r4, [r0], -r1, lsl #12
    41bc:			; <UNDEFINED> instruction: 0xf878f7fe
    41c0:	strtmi	r4, [r1], -r3, asr #12
    41c4:	ldrbmi	r4, [r0], -r2, lsl #12
    41c8:	blx	1421ca <__assert_fail@plt+0x14113a>
    41cc:	andls	r1, r6, r2, asr #24
    41d0:	stcne	0, cr13, [r3], {26}
    41d4:	stcls	0, cr13, [r8], {29}
    41d8:			; <UNDEFINED> instruction: 0x9c05b928
    41dc:	stmdavc	r3!, {r1, r2, r8, r9, sl, ip, pc}
    41e0:			; <UNDEFINED> instruction: 0x9c08bb53
    41e4:	strbmi	fp, [r0], -ip, lsl #23
    41e8:	andsvc	pc, ip, sp, lsl #17
    41ec:	mcr	7, 1, pc, cr6, cr12, {7}	; <UNPREDICTABLE>
    41f0:	sbcsle	r2, r2, r0, lsl #16
    41f4:	andvs	pc, r4, sp, lsl #17
    41f8:	strbmi	lr, [r0], -pc, asr #15
    41fc:	mrc	7, 0, APSR_nzcv, cr14, cr12, {7}
    4200:			; <UNDEFINED> instruction: 0xf88db178
    4204:	ldrb	r7, [r5, r4]
    4208:	strls	r9, [r6, -r5, lsl #24]
    420c:	andsvs	pc, ip, sp, lsl #17
    4210:	stcls	7, cr14, [r5], {198}	; 0xc6
    4214:			; <UNDEFINED> instruction: 0xf7fc4620
    4218:			; <UNDEFINED> instruction: 0xf88dee96
    421c:	andls	r6, r6, ip, lsl r0
    4220:	blmi	4fe120 <__assert_fail@plt+0x4fd090>
    4224:	ldmdbmi	r3, {r1, r2, r4, r7, r9, sp}
    4228:	ldrbtmi	r4, [fp], #-2067	; 0xfffff7ed
    422c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4230:	svc	0x002ef7fc
    4234:	mrc	7, 0, APSR_nzcv, cr10, cr12, {7}
    4238:	adcscs	r4, r2, #16, 22	; 0x4000
    423c:	ldmdami	r1, {r4, r8, fp, lr}
    4240:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    4244:			; <UNDEFINED> instruction: 0xf7fc4478
    4248:	blmi	3ffee0 <__assert_fail@plt+0x3fee50>
    424c:	stmdbmi	pc, {r0, r1, r4, r5, r7, r9, sp}	; <UNPREDICTABLE>
    4250:	ldrbtmi	r4, [fp], #-2063	; 0xfffff7f1
    4254:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    4258:	svc	0x001af7fc
    425c:	muleq	r1, ip, sp
    4260:	andeq	r0, r0, ip, lsl r1
    4264:	andeq	r0, r1, r0, lsl #27
    4268:	andeq	r0, r1, lr, ror #26
    426c:	andeq	r0, r0, r8, lsl r1
    4270:	strdeq	r0, [r0], -lr
    4274:	andeq	r0, r0, r8, asr #13
    4278:	andeq	r0, r0, r6, ror #13
    427c:	andeq	r0, r0, r8, ror #15
    4280:			; <UNDEFINED> instruction: 0x000006b2
    4284:	andeq	r0, r0, r8, ror #13
    4288:	ldrdeq	r0, [r0], -r6
    428c:	andeq	r0, r0, r0, lsr #13
    4290:	andeq	r0, r0, sl, lsr #13
    4294:	mvnsmi	lr, #737280	; 0xb4000
    4298:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    429c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    42a0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    42a4:	stcl	7, cr15, [r2, #-1008]!	; 0xfffffc10
    42a8:	blne	1d954a4 <__assert_fail@plt+0x1d94414>
    42ac:	strhle	r1, [sl], -r6
    42b0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    42b4:	svccc	0x0004f855
    42b8:	strbmi	r3, [sl], -r1, lsl #8
    42bc:	ldrtmi	r4, [r8], -r1, asr #12
    42c0:	adcmi	r4, r6, #152, 14	; 0x2600000
    42c4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    42c8:	svclt	0x000083f8
    42cc:	andeq	r0, r1, r6, asr #21
    42d0:			; <UNDEFINED> instruction: 0x00010abc
    42d4:	svclt	0x00004770
    42d8:	tstcs	r0, r2, lsl #22
    42dc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    42e0:	mrclt	7, 2, APSR_nzcv, cr4, cr12, {7}
    42e4:	andeq	r0, r1, r4, lsr #26

Disassembly of section .fini:

000042e8 <.fini>:
    42e8:	push	{r3, lr}
    42ec:	pop	{r3, pc}
