{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1403018702138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1403018702139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 23:24:52 2014 " "Processing started: Tue Jun 17 23:24:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1403018702139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1403018702139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1403018702139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1403018705688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/lab06/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxs.v 3 3 " "Found 3 design units, including 3 entities, in source file muxs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Mux " "Found entity 1: Y_Mux" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/lab06/Muxs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706197 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_4Way " "Found entity 2: Mux_4Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/lab06/Muxs.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706197 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_8Way " "Found entity 3: Mux_8Way" {  } { { "Muxs.v" "" { Text "D:/Documents/GitRepository/lab06/Muxs.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "D:/Documents/GitRepository/lab06/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Op_Decoder " "Found entity 1: Op_Decoder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/lab06/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706213 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/lab06/ALU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706213 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU_Mux " "Found entity 3: ALU_Mux" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/lab06/ALU.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706213 ""} { "Info" "ISGN_ENTITY_NAME" "4 Leading_Counter " "Found entity 4: Leading_Counter" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/lab06/ALU.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706213 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "D:/Documents/GitRepository/lab06/ALU.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/Documents/GitRepository/lab06/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc PipelineCPU.v(11) " "Verilog HDL Declaration information at PipelineCPU.v(11): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1403018706229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_count.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_count " "Found entity 1: PC_count" {  } { { "PC_count.v" "" { Text "D:/Documents/GitRepository/lab06/PC_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "D:/Documents/GitRepository/lab06/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extender.v 1 1 " "Found 1 design units, including 1 entities, in source file extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "Extender.v" "" { Text "D:/Documents/GitRepository/lab06/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Ex " "Found entity 1: ID_Ex" {  } { { "ID_Ex.v" "" { Text "D:/Documents/GitRepository/lab06/ID_Ex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "D:/Documents/GitRepository/lab06/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex_Mem " "Found entity 1: Ex_Mem" {  } { { "Ex_Mem.v" "" { Text "D:/Documents/GitRepository/lab06/Ex_Mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsourcegen.v 1 1 " "Found 1 design units, including 1 entities, in source file pcsourcegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSourceGen " "Found entity 1: PCSourceGen" {  } { { "PCSourceGen.v" "" { Text "D:/Documents/GitRepository/lab06/PCSourceGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlhazard.v 1 1 " "Found 1 design units, including 1 entities, in source file controlhazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlHazard " "Found entity 1: ControlHazard" {  } { { "ControlHazard.v" "" { Text "D:/Documents/GitRepository/lab06/ControlHazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardUnit " "Found entity 1: ForwardUnit" {  } { { "ForwardUnit.v" "" { Text "D:/Documents/GitRepository/lab06/ForwardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wr.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mem_Wr " "Found entity 1: Mem_Wr" {  } { { "Mem_Wr.v" "" { Text "D:/Documents/GitRepository/lab06/Mem_Wr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file loadprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadProcess " "Found entity 1: LoadProcess" {  } { { "LoadProcess.v" "" { Text "D:/Documents/GitRepository/lab06/LoadProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadusedetector.v 1 1 " "Found 1 design units, including 1 entities, in source file loadusedetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadUseDetector " "Found entity 1: LoadUseDetector" {  } { { "LoadUseDetector.v" "" { Text "D:/Documents/GitRepository/lab06/LoadUseDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1403018706294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1403018706294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1403018706448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_count PC_count:pc " "Elaborating entity \"PC_count\" for hierarchy \"PC_count:pc\"" {  } { { "PipelineCPU.v" "pc" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:IF_ID_Reg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:IF_ID_Reg\"" {  } { { "PipelineCPU.v" "IF_ID_Reg" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extend " "Elaborating entity \"Extender\" for hierarchy \"Extender:extend\"" {  } { { "PipelineCPU.v" "extend" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:register " "Elaborating entity \"Register\" for hierarchy \"Register:register\"" {  } { { "PipelineCPU.v" "register" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:control " "Elaborating entity \"Controller\" for hierarchy \"Controller:control\"" {  } { { "PipelineCPU.v" "control" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Ex ID_Ex:ID_Ex_Reg " "Elaborating entity \"ID_Ex\" for hierarchy \"ID_Ex:ID_Ex_Reg\"" {  } { { "PipelineCPU.v" "ID_Ex_Reg" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "PipelineCPU.v" "alu" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018706993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:adder\"" {  } { { "ALU.v" "adder" { Text "D:/Documents/GitRepository/lab06/ALU.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Mux ALU:alu\|Y_Mux:less_mux " "Elaborating entity \"Y_Mux\" for hierarchy \"ALU:alu\|Y_Mux:less_mux\"" {  } { { "ALU.v" "less_mux" { Text "D:/Documents/GitRepository/lab06/ALU.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Mux ALU:alu\|Y_Mux:se_mux " "Elaborating entity \"Y_Mux\" for hierarchy \"ALU:alu\|Y_Mux:se_mux\"" {  } { { "ALU.v" "se_mux" { Text "D:/Documents/GitRepository/lab06/ALU.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Op_Decoder ALU:alu\|Op_Decoder:alu_controller " "Elaborating entity \"Op_Decoder\" for hierarchy \"ALU:alu\|Op_Decoder:alu_controller\"" {  } { { "ALU.v" "alu_controller" { Text "D:/Documents/GitRepository/lab06/ALU.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leading_Counter ALU:alu\|Leading_Counter:lcz_counter " "Elaborating entity \"Leading_Counter\" for hierarchy \"ALU:alu\|Leading_Counter:lcz_counter\"" {  } { { "ALU.v" "lcz_counter" { Text "D:/Documents/GitRepository/lab06/ALU.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_8Way ALU:alu\|Mux_8Way:rst_mux " "Elaborating entity \"Mux_8Way\" for hierarchy \"ALU:alu\|Mux_8Way:rst_mux\"" {  } { { "ALU.v" "rst_mux" { Text "D:/Documents/GitRepository/lab06/ALU.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:shifter " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:shifter\"" {  } { { "PipelineCPU.v" "shifter" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4Way Shifter:shifter\|Mux_4Way:header " "Elaborating entity \"Mux_4Way\" for hierarchy \"Shifter:shifter\|Mux_4Way:header\"" {  } { { "Shifter.v" "header" { Text "D:/Documents/GitRepository/lab06/Shifter.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4Way Shifter:shifter\|Mux_4Way:layer0 " "Elaborating entity \"Mux_4Way\" for hierarchy \"Shifter:shifter\|Mux_4Way:layer0\"" {  } { { "Shifter.v" "layer0" { Text "D:/Documents/GitRepository/lab06/Shifter.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ex_Mem Ex_Mem:Ex_mem_Reg " "Elaborating entity \"Ex_Mem\" for hierarchy \"Ex_Mem:Ex_mem_Reg\"" {  } { { "PipelineCPU.v" "Ex_mem_Reg" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCSourceGen PCSourceGen:PCSrc " "Elaborating entity \"PCSourceGen\" for hierarchy \"PCSourceGen:PCSrc\"" {  } { { "PipelineCPU.v" "PCSrc" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Instr_Data_Mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:Instr_Data_Mem\"" {  } { { "PipelineCPU.v" "Instr_Data_Mem" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018707438 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CacheInsHit Memory.v(11) " "Verilog HDL or VHDL warning at Memory.v(11): object \"CacheInsHit\" assigned a value but never read" {  } { { "Memory.v" "" { Text "D:/Documents/GitRepository/lab06/Memory.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1403018707443 "|PipelineCPU|Memory:Instr_Data_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadProcess LoadProcess:loadproc " "Elaborating entity \"LoadProcess\" for hierarchy \"LoadProcess:loadproc\"" {  } { { "PipelineCPU.v" "loadproc" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018708597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Wr Mem_Wr:Mem_Wr_Reg " "Elaborating entity \"Mem_Wr\" for hierarchy \"Mem_Wr:Mem_Wr_Reg\"" {  } { { "PipelineCPU.v" "Mem_Wr_Reg" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018708636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlHazard ControlHazard:ch " "Elaborating entity \"ControlHazard\" for hierarchy \"ControlHazard:ch\"" {  } { { "PipelineCPU.v" "ch" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018708681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardUnit ForwardUnit:fw " "Elaborating entity \"ForwardUnit\" for hierarchy \"ForwardUnit:fw\"" {  } { { "PipelineCPU.v" "fw" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018708771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoadUseDetector LoadUseDetector:load_use " "Elaborating entity \"LoadUseDetector\" for hierarchy \"LoadUseDetector:load_use\"" {  } { { "PipelineCPU.v" "load_use" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1403018708798 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Register:register\|register " "RAM logic \"Register:register\|register\" is uninferred due to asynchronous read logic" {  } { { "Register.v" "register" { Text "D:/Documents/GitRepository/lab06/Register.v" 12 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1403018722054 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1403018722054 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403018787863 "|PipelineCPU|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403018787863 "|PipelineCPU|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALUSrcB_Ex_out\[1\] GND " "Pin \"ALUSrcB_Ex_out\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403018787863 "|PipelineCPU|ALUSrcB_Ex_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCP4_IF\[0\] GND " "Pin \"PCP4_IF\[0\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403018787863 "|PipelineCPU|PCP4_IF[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCP4_IF\[1\] GND " "Pin \"PCP4_IF\[1\]\" is stuck at GND" {  } { { "PipelineCPU.v" "" { Text "D:/Documents/GitRepository/lab06/PipelineCPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1403018787863 "|PipelineCPU|PCP4_IF[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1403018787863 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1403018823142 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/GitRepository/lab06/PipelineCPU.map.smsg " "Generated suppressed messages file D:/Documents/GitRepository/lab06/PipelineCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1403018823608 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1403018825552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1403018825552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7192 " "Implemented 7192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1403018827231 ""} { "Info" "ICUT_CUT_TM_OPINS" "335 " "Implemented 335 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1403018827231 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6856 " "Implemented 6856 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1403018827231 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1403018827231 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "350 " "Peak virtual memory: 350 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1403018827371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 23:27:07 2014 " "Processing ended: Tue Jun 17 23:27:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1403018827371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1403018827371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1403018827371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1403018827371 ""}
