# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1592 \
    name gate_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename gate_3 \
    op interface \
    ports { gate_3_address0 { O 10 vector } gate_3_ce0 { O 1 bit } gate_3_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'gate_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1593 \
    name gate_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename gate_7 \
    op interface \
    ports { gate_7_address0 { O 10 vector } gate_7_ce0 { O 1 bit } gate_7_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'gate_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1602 \
    name rb_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_0 \
    op interface \
    ports { rb_0_address0 { O 5 vector } rb_0_ce0 { O 1 bit } rb_0_q0 { I 128 vector } rb_0_address1 { O 5 vector } rb_0_ce1 { O 1 bit } rb_0_q1 { I 128 vector } rb_0_address2 { O 5 vector } rb_0_ce2 { O 1 bit } rb_0_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1603 \
    name rb_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_1 \
    op interface \
    ports { rb_1_address0 { O 5 vector } rb_1_ce0 { O 1 bit } rb_1_q0 { I 128 vector } rb_1_address1 { O 5 vector } rb_1_ce1 { O 1 bit } rb_1_q1 { I 128 vector } rb_1_address2 { O 5 vector } rb_1_ce2 { O 1 bit } rb_1_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1604 \
    name rb_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_2 \
    op interface \
    ports { rb_2_address0 { O 5 vector } rb_2_ce0 { O 1 bit } rb_2_q0 { I 128 vector } rb_2_address1 { O 5 vector } rb_2_ce1 { O 1 bit } rb_2_q1 { I 128 vector } rb_2_address2 { O 5 vector } rb_2_ce2 { O 1 bit } rb_2_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1605 \
    name rb_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_3 \
    op interface \
    ports { rb_3_address0 { O 5 vector } rb_3_ce0 { O 1 bit } rb_3_q0 { I 128 vector } rb_3_address1 { O 5 vector } rb_3_ce1 { O 1 bit } rb_3_q1 { I 128 vector } rb_3_address2 { O 5 vector } rb_3_ce2 { O 1 bit } rb_3_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1606 \
    name rb_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_4 \
    op interface \
    ports { rb_4_address0 { O 5 vector } rb_4_ce0 { O 1 bit } rb_4_q0 { I 128 vector } rb_4_address1 { O 5 vector } rb_4_ce1 { O 1 bit } rb_4_q1 { I 128 vector } rb_4_address2 { O 5 vector } rb_4_ce2 { O 1 bit } rb_4_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1607 \
    name rb_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_5 \
    op interface \
    ports { rb_5_address0 { O 5 vector } rb_5_ce0 { O 1 bit } rb_5_q0 { I 128 vector } rb_5_address1 { O 5 vector } rb_5_ce1 { O 1 bit } rb_5_q1 { I 128 vector } rb_5_address2 { O 5 vector } rb_5_ce2 { O 1 bit } rb_5_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1608 \
    name rb_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_6 \
    op interface \
    ports { rb_6_address0 { O 5 vector } rb_6_ce0 { O 1 bit } rb_6_q0 { I 128 vector } rb_6_address1 { O 5 vector } rb_6_ce1 { O 1 bit } rb_6_q1 { I 128 vector } rb_6_address2 { O 5 vector } rb_6_ce2 { O 1 bit } rb_6_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1609 \
    name rb_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_7 \
    op interface \
    ports { rb_7_address0 { O 5 vector } rb_7_ce0 { O 1 bit } rb_7_q0 { I 128 vector } rb_7_address1 { O 5 vector } rb_7_ce1 { O 1 bit } rb_7_q1 { I 128 vector } rb_7_address2 { O 5 vector } rb_7_ce2 { O 1 bit } rb_7_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1610 \
    name rb_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_8 \
    op interface \
    ports { rb_8_address0 { O 5 vector } rb_8_ce0 { O 1 bit } rb_8_q0 { I 128 vector } rb_8_address1 { O 5 vector } rb_8_ce1 { O 1 bit } rb_8_q1 { I 128 vector } rb_8_address2 { O 5 vector } rb_8_ce2 { O 1 bit } rb_8_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1611 \
    name rb_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_9 \
    op interface \
    ports { rb_9_address0 { O 5 vector } rb_9_ce0 { O 1 bit } rb_9_q0 { I 128 vector } rb_9_address1 { O 5 vector } rb_9_ce1 { O 1 bit } rb_9_q1 { I 128 vector } rb_9_address2 { O 5 vector } rb_9_ce2 { O 1 bit } rb_9_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1612 \
    name rb_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_10 \
    op interface \
    ports { rb_10_address0 { O 5 vector } rb_10_ce0 { O 1 bit } rb_10_q0 { I 128 vector } rb_10_address1 { O 5 vector } rb_10_ce1 { O 1 bit } rb_10_q1 { I 128 vector } rb_10_address2 { O 5 vector } rb_10_ce2 { O 1 bit } rb_10_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1613 \
    name rb_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_11 \
    op interface \
    ports { rb_11_address0 { O 5 vector } rb_11_ce0 { O 1 bit } rb_11_q0 { I 128 vector } rb_11_address1 { O 5 vector } rb_11_ce1 { O 1 bit } rb_11_q1 { I 128 vector } rb_11_address2 { O 5 vector } rb_11_ce2 { O 1 bit } rb_11_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1614 \
    name rb_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_12 \
    op interface \
    ports { rb_12_address0 { O 5 vector } rb_12_ce0 { O 1 bit } rb_12_q0 { I 128 vector } rb_12_address1 { O 5 vector } rb_12_ce1 { O 1 bit } rb_12_q1 { I 128 vector } rb_12_address2 { O 5 vector } rb_12_ce2 { O 1 bit } rb_12_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1615 \
    name rb_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_13 \
    op interface \
    ports { rb_13_address0 { O 5 vector } rb_13_ce0 { O 1 bit } rb_13_q0 { I 128 vector } rb_13_address1 { O 5 vector } rb_13_ce1 { O 1 bit } rb_13_q1 { I 128 vector } rb_13_address2 { O 5 vector } rb_13_ce2 { O 1 bit } rb_13_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1616 \
    name rb_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_14 \
    op interface \
    ports { rb_14_address0 { O 5 vector } rb_14_ce0 { O 1 bit } rb_14_q0 { I 128 vector } rb_14_address1 { O 5 vector } rb_14_ce1 { O 1 bit } rb_14_q1 { I 128 vector } rb_14_address2 { O 5 vector } rb_14_ce2 { O 1 bit } rb_14_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1617 \
    name rb_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename rb_15 \
    op interface \
    ports { rb_15_address0 { O 5 vector } rb_15_ce0 { O 1 bit } rb_15_q0 { I 128 vector } rb_15_address1 { O 5 vector } rb_15_ce1 { O 1 bit } rb_15_q1 { I 128 vector } rb_15_address2 { O 5 vector } rb_15_ce2 { O 1 bit } rb_15_q2 { I 128 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'rb_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1589 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1590 \
    name acc \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc \
    op interface \
    ports { acc_i { I 32 vector } acc_o { O 32 vector } acc_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1591 \
    name zext_ln77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln77 \
    op interface \
    ports { zext_ln77 { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1594 \
    name acc_7 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_7 \
    op interface \
    ports { acc_7_i { I 32 vector } acc_7_o { O 32 vector } acc_7_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1595 \
    name acc_6 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_6 \
    op interface \
    ports { acc_6_i { I 32 vector } acc_6_o { O 32 vector } acc_6_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1596 \
    name acc_5 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_5 \
    op interface \
    ports { acc_5_i { I 32 vector } acc_5_o { O 32 vector } acc_5_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1597 \
    name acc_4 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_4 \
    op interface \
    ports { acc_4_i { I 32 vector } acc_4_o { O 32 vector } acc_4_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1598 \
    name acc_3 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_3 \
    op interface \
    ports { acc_3_i { I 32 vector } acc_3_o { O 32 vector } acc_3_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1599 \
    name acc_2 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_2 \
    op interface \
    ports { acc_2_i { I 32 vector } acc_2_o { O 32 vector } acc_2_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1600 \
    name acc_1 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_acc_1 \
    op interface \
    ports { acc_1_i { I 32 vector } acc_1_o { O 32 vector } acc_1_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1601 \
    name mul_ln54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mul_ln54 \
    op interface \
    ports { mul_ln54 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1618 \
    name gate_scale \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gate_scale \
    op interface \
    ports { gate_scale { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName swiglu_flow_control_loop_pipe_sequential_init_U
set CompName swiglu_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix swiglu_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


