--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! graph_unit/N51                    SLICE_X13Y20.Y    SLICE_X15Y23.F2  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 555625 paths analyzed, 1483 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.581ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_9 (SLICE_X28Y29.G4), 2510 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.560ns (Levels of Logic = 11)
  Clock Path Skew:      -0.021ns (0.020 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.G4       net (fanout=10)       2.090   vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X0Y34.F3       net (fanout=2)        0.476   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X0Y34.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y32.BX       net (fanout=10)       1.131   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y32.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y24.G1      net (fanout=15)       0.706   graph_unit/N85
    SLICE_X30Y24.Y       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X30Y24.F4      net (fanout=3)        0.060   graph_unit/N42
    SLICE_X30Y24.X       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X28Y29.G4      net (fanout=3)        0.862   graph_unit/N212
    SLICE_X28Y29.CLK     Tgck                  0.776   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_mux0000<0>10
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.560ns (8.274ns logic, 8.286ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.408ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.020 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.G1       net (fanout=17)       0.434   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y24.G1      net (fanout=15)       0.706   graph_unit/N85
    SLICE_X30Y24.Y       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X30Y24.F4      net (fanout=3)        0.060   graph_unit/N42
    SLICE_X30Y24.X       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X28Y29.G4      net (fanout=3)        0.862   graph_unit/N212
    SLICE_X28Y29.CLK     Tgck                  0.776   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_mux0000<0>10
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.408ns (7.963ns logic, 8.445ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.403ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.020 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.F1       net (fanout=17)       0.429   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y24.G1      net (fanout=15)       0.706   graph_unit/N85
    SLICE_X30Y24.Y       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<5>14
    SLICE_X30Y24.F4      net (fanout=3)        0.060   graph_unit/N42
    SLICE_X30Y24.X       Tilo                  0.660   graph_unit/N212
                                                       graph_unit/ship_x_reg_mux0000<0>31
    SLICE_X28Y29.G4      net (fanout=3)        0.862   graph_unit/N212
    SLICE_X28Y29.CLK     Tgck                  0.776   graph_unit/ship_x_reg<9>
                                                       graph_unit/ship_x_reg_mux0000<0>10
                                                       graph_unit/ship_x_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.403ns (7.963ns logic, 8.440ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_x_reg_3 (SLICE_X28Y26.CE), 2507 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.525ns (Levels of Logic = 9)
  Clock Path Skew:      -0.019ns (0.022 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.G4       net (fanout=10)       2.090   vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X0Y34.F3       net (fanout=2)        0.476   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X0Y34.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y32.BX       net (fanout=10)       1.131   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y32.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X28Y26.CE      net (fanout=15)       1.274   graph_unit/ship_x_reg_not0002
    SLICE_X28Y26.CLK     Tceck                 0.483   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.525ns (7.321ns logic, 9.204ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.373ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.022 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.G1       net (fanout=17)       0.434   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X28Y26.CE      net (fanout=15)       1.274   graph_unit/ship_x_reg_not0002
    SLICE_X28Y26.CLK     Tceck                 0.483   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.373ns (7.010ns logic, 9.363ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_x_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.368ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.022 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_x_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.F1       net (fanout=17)       0.429   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X28Y26.CE      net (fanout=15)       1.274   graph_unit/ship_x_reg_not0002
    SLICE_X28Y26.CLK     Tceck                 0.483   graph_unit/ship_x_reg<3>
                                                       graph_unit/ship_x_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     16.368ns (7.010ns logic, 9.358ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_9 (SLICE_X26Y39.CE), 2507 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3_1 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.384ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.034 - 0.041)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3_1 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y21.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg_3_1
                                                       vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.G4       net (fanout=10)       2.090   vga_sync_unit/v_count_reg_3_1
    SLICE_X1Y26.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X0Y34.F3       net (fanout=2)        0.476   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X0Y34.X        Tilo                  0.660   graph_unit/rom_addr_alien_boss<3>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y32.BX       net (fanout=10)       1.131   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y32.X        Tbxx                  0.699   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X26Y39.CE      net (fanout=15)       1.133   graph_unit/ship_x_reg_not0002
    SLICE_X26Y39.CLK     Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.384ns (7.321ns logic, 9.063ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.232ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.G1       net (fanout=17)       0.434   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_F
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X26Y39.CE      net (fanout=15)       1.133   graph_unit/ship_x_reg_not0002
    SLICE_X26Y39.CLK     Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.232ns (7.010ns logic, 9.222ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_y_reg_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      16.227ns (Levels of Logic = 8)
  Clock Path Skew:      -0.004ns (0.034 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_y_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y14.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X0Y29.G4       net (fanout=34)       3.422   vga_sync_unit/v_count_reg<2>
    SLICE_X0Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<1>11
    SLICE_X0Y32.F1       net (fanout=17)       0.429   graph_unit/rom_addr_alien_boss<1>
    SLICE_X0Y32.X        Tif5x                 1.000   graph_unit/rom_data_alien_boss<6>
                                                       graph_unit/rom_data_alien_boss<6>_G
                                                       graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.F3       net (fanout=1)        0.488   graph_unit/rom_data_alien_boss<6>
    SLICE_X2Y29.X        Tif5x                 1.000   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.F2       net (fanout=1)        0.063   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X2Y28.X        Tilo                  0.660   graph_unit/Mmux_rom_bit_alien_boss_4
                                                       graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.F1       net (fanout=1)        0.387   graph_unit/Mmux_rom_bit_alien_boss_4
    SLICE_X2Y26.X        Tilo                  0.660   graph_unit/rd_alien_boss_on
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y22.G3      net (fanout=14)       1.981   graph_unit/rd_alien_boss_on
    SLICE_X18Y22.Y       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1_SW0_SW0
    SLICE_X18Y22.F4      net (fanout=2)        0.042   N396
    SLICE_X18Y22.X       Tilo                  0.660   graph_unit/N85
                                                       graph_unit/ship_got_hit1
    SLICE_X30Y29.G4      net (fanout=15)       1.272   graph_unit/N85
    SLICE_X30Y29.Y       Tilo                  0.660   graph_unit/ship_x_reg_mux0000<0>6
                                                       graph_unit/ship_x_reg_not00021
    SLICE_X26Y39.CE      net (fanout=15)       1.133   graph_unit/ship_x_reg_not0002
    SLICE_X26Y39.CLK     Tceck                 0.483   graph_unit/ship_y_reg<9>
                                                       graph_unit/ship_y_reg_9
    -------------------------------------------------  ---------------------------
    Total                                     16.227ns (7.010ns logic, 9.217ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X9Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.808ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X9Y40.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X9Y40.CLK      Tckdi       (-Th)    -0.080   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_4 (SLICE_X13Y41.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_4 (FF)
  Destination:          keyboard_unit/ps2_code_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_4 to keyboard_unit/ps2_code_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.YQ      Tcko                  0.409   keyboard_unit/ps2_code_next<5>
                                                       keyboard_unit/ps2_code_next_4
    SLICE_X13Y41.BY      net (fanout=1)        0.330   keyboard_unit/ps2_code_next<4>
    SLICE_X13Y41.CLK     Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<5>
                                                       keyboard_unit/ps2_code_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X9Y40.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y41.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X9Y40.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X9Y40.CLK      Tckdi       (-Th)    -0.117   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<3>/SR
  Logical resource: graph_unit/respawn_timer_reg_3/SR
  Location pin: SLICE_X12Y23.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/respawn_timer_reg<6>/SR
  Logical resource: graph_unit/respawn_timer_reg_6/SR
  Location pin: SLICE_X13Y22.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   16.581|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 555625 paths, 0 nets, and 6019 connections

Design statistics:
   Minimum period:  16.581ns{1}   (Maximum frequency:  60.310MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 17:37:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



