// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/21/2023 00:57:52"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Register_file (
	clk,
	reset_n,
	we,
	wAddr,
	rAddr,
	wData,
	rData);
input 	clk;
input 	reset_n;
input 	we;
input 	[2:0] wAddr;
input 	[2:0] rAddr;
input 	[31:0] wData;
output 	[31:0] rData;

// Design Ports Information
// rData[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[3]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[4]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[5]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[6]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[7]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[8]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[9]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[10]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[11]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[12]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[13]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[15]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[16]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[17]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[19]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[20]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[21]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[22]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[23]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[24]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[25]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[26]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[27]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[28]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[29]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[30]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rData[31]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rAddr[2]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rAddr[0]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rAddr[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[0]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wAddr[1]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wAddr[2]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wAddr[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[1]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[2]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[3]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[4]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[5]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[6]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[7]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[8]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[9]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[10]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[11]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[12]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[13]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[14]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[15]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[16]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[17]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[18]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[19]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[20]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[21]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[22]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[23]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[24]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[25]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[26]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[27]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[28]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[29]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[30]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wData[31]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \wData[0]~input_o ;
wire \sub_register32_8|u3|q[0]~feeder_combout ;
wire \reset_n~input_o ;
wire \reset_n~inputCLKENA0_outclk ;
wire \wAddr[2]~input_o ;
wire \we~input_o ;
wire \wAddr[0]~input_o ;
wire \wAddr[1]~input_o ;
wire \sub_write_operation|u0_decoder|Decoder0~5_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~6_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~4_combout ;
wire \rAddr[1]~input_o ;
wire \sub_write_operation|u0_decoder|Decoder0~7_combout ;
wire \rAddr[0]~input_o ;
wire \sub_read_operation|u0|Mux31~1_combout ;
wire \rAddr[2]~input_o ;
wire \sub_register32_8|u5|q[0]~feeder_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~1_combout ;
wire \sub_register32_8|u4|q[0]~feeder_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~0_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~3_combout ;
wire \sub_register32_8|u6|q[0]~feeder_combout ;
wire \sub_write_operation|u0_decoder|Decoder0~2_combout ;
wire \sub_read_operation|u0|Mux31~0_combout ;
wire \sub_read_operation|u0|Mux31~2_combout ;
wire \wData[1]~input_o ;
wire \sub_register32_8|u5|q[1]~feeder_combout ;
wire \sub_register32_8|u6|q[1]~feeder_combout ;
wire \sub_read_operation|u0|Mux30~0_combout ;
wire \sub_read_operation|u0|Mux30~1_combout ;
wire \sub_read_operation|u0|Mux30~2_combout ;
wire \wData[2]~input_o ;
wire \sub_read_operation|u0|Mux29~1_combout ;
wire \sub_register32_8|u5|q[2]~feeder_combout ;
wire \sub_register32_8|u6|q[2]~feeder_combout ;
wire \sub_register32_8|u4|q[2]~feeder_combout ;
wire \sub_read_operation|u0|Mux29~0_combout ;
wire \sub_read_operation|u0|Mux29~2_combout ;
wire \wData[3]~input_o ;
wire \sub_read_operation|u0|Mux28~0_combout ;
wire \sub_register32_8|u3|q[3]~feeder_combout ;
wire \sub_read_operation|u0|Mux28~1_combout ;
wire \sub_read_operation|u0|Mux28~2_combout ;
wire \wData[4]~input_o ;
wire \sub_register32_8|u6|q[4]~feeder_combout ;
wire \sub_register32_8|u5|q[4]~feeder_combout ;
wire \sub_register32_8|u4|q[4]~feeder_combout ;
wire \sub_read_operation|u0|Mux27~0_combout ;
wire \sub_register32_8|u3|q[4]~feeder_combout ;
wire \sub_read_operation|u0|Mux27~1_combout ;
wire \sub_read_operation|u0|Mux27~2_combout ;
wire \wData[5]~input_o ;
wire \sub_read_operation|u0|Mux26~0_combout ;
wire \sub_read_operation|u0|Mux26~1_combout ;
wire \sub_read_operation|u0|Mux26~2_combout ;
wire \wData[6]~input_o ;
wire \sub_register32_8|u3|q[6]~feeder_combout ;
wire \sub_read_operation|u0|Mux25~1_combout ;
wire \sub_read_operation|u0|Mux25~0_combout ;
wire \sub_read_operation|u0|Mux25~2_combout ;
wire \wData[7]~input_o ;
wire \sub_register32_8|u6|q[7]~feeder_combout ;
wire \sub_register32_8|u5|q[7]~feeder_combout ;
wire \sub_register32_8|u4|q[7]~feeder_combout ;
wire \sub_read_operation|u0|Mux24~0_combout ;
wire \sub_register32_8|u2|q[7]~feeder_combout ;
wire \sub_register32_8|u1|q[7]~feeder_combout ;
wire \sub_read_operation|u0|Mux24~1_combout ;
wire \sub_read_operation|u0|Mux24~2_combout ;
wire \wData[8]~input_o ;
wire \sub_register32_8|u4|q[8]~feeder_combout ;
wire \sub_register32_8|u5|q[8]~feeder_combout ;
wire \sub_read_operation|u0|Mux23~0_combout ;
wire \sub_register32_8|u3|q[8]~feeder_combout ;
wire \sub_read_operation|u0|Mux23~1_combout ;
wire \sub_read_operation|u0|Mux23~2_combout ;
wire \wData[9]~input_o ;
wire \sub_read_operation|u0|Mux22~0_combout ;
wire \sub_register32_8|u3|q[9]~feeder_combout ;
wire \sub_register32_8|u1|q[9]~feeder_combout ;
wire \sub_register32_8|u2|q[9]~feeder_combout ;
wire \sub_read_operation|u0|Mux22~1_combout ;
wire \sub_read_operation|u0|Mux22~2_combout ;
wire \wData[10]~input_o ;
wire \sub_register32_8|u5|q[10]~feeder_combout ;
wire \sub_read_operation|u0|Mux21~0_combout ;
wire \sub_register32_8|u3|q[10]~feeder_combout ;
wire \sub_register32_8|u2|q[10]~feeder_combout ;
wire \sub_read_operation|u0|Mux21~1_combout ;
wire \sub_read_operation|u0|Mux21~2_combout ;
wire \wData[11]~input_o ;
wire \sub_register32_8|u4|q[11]~feeder_combout ;
wire \sub_read_operation|u0|Mux20~0_combout ;
wire \sub_register32_8|u2|q[11]~feeder_combout ;
wire \sub_read_operation|u0|Mux20~1_combout ;
wire \sub_read_operation|u0|Mux20~2_combout ;
wire \wData[12]~input_o ;
wire \sub_read_operation|u0|Mux19~0_combout ;
wire \sub_register32_8|u1|q[12]~feeder_combout ;
wire \sub_register32_8|u3|q[12]~feeder_combout ;
wire \sub_register32_8|u2|q[12]~feeder_combout ;
wire \sub_read_operation|u0|Mux19~1_combout ;
wire \sub_read_operation|u0|Mux19~2_combout ;
wire \wData[13]~input_o ;
wire \sub_register32_8|u1|q[13]~feeder_combout ;
wire \sub_register32_8|u2|q[13]~feeder_combout ;
wire \sub_read_operation|u0|Mux18~1_combout ;
wire \sub_register32_8|u4|q[13]~feeder_combout ;
wire \sub_register32_8|u5|q[13]~feeder_combout ;
wire \sub_read_operation|u0|Mux18~0_combout ;
wire \sub_read_operation|u0|Mux18~2_combout ;
wire \wData[14]~input_o ;
wire \sub_read_operation|u0|Mux17~0_combout ;
wire \sub_register32_8|u2|q[14]~feeder_combout ;
wire \sub_read_operation|u0|Mux17~1_combout ;
wire \sub_read_operation|u0|Mux17~2_combout ;
wire \wData[15]~input_o ;
wire \sub_read_operation|u0|Mux16~0_combout ;
wire \sub_register32_8|u2|q[15]~feeder_combout ;
wire \sub_read_operation|u0|Mux16~1_combout ;
wire \sub_read_operation|u0|Mux16~2_combout ;
wire \wData[16]~input_o ;
wire \sub_register32_8|u5|q[16]~feeder_combout ;
wire \sub_read_operation|u0|Mux15~0_combout ;
wire \sub_read_operation|u0|Mux15~1_combout ;
wire \sub_read_operation|u0|Mux15~2_combout ;
wire \wData[17]~input_o ;
wire \sub_register32_8|u6|q[17]~feeder_combout ;
wire \sub_register32_8|u5|q[17]~feeder_combout ;
wire \sub_register32_8|u4|q[17]~feeder_combout ;
wire \sub_read_operation|u0|Mux14~0_combout ;
wire \sub_read_operation|u0|Mux14~1_combout ;
wire \sub_read_operation|u0|Mux14~2_combout ;
wire \wData[18]~input_o ;
wire \sub_register32_8|u3|q[18]~feeder_combout ;
wire \sub_register32_8|u1|q[18]~feeder_combout ;
wire \sub_read_operation|u0|Mux13~1_combout ;
wire \sub_register32_8|u6|q[18]~feeder_combout ;
wire \sub_read_operation|u0|Mux13~0_combout ;
wire \sub_read_operation|u0|Mux13~2_combout ;
wire \wData[19]~input_o ;
wire \sub_read_operation|u0|Mux12~1_combout ;
wire \sub_register32_8|u4|q[19]~feeder_combout ;
wire \sub_register32_8|u5|q[19]~feeder_combout ;
wire \sub_register32_8|u6|q[19]~feeder_combout ;
wire \sub_read_operation|u0|Mux12~0_combout ;
wire \sub_read_operation|u0|Mux12~2_combout ;
wire \wData[20]~input_o ;
wire \sub_register32_8|u1|q[20]~feeder_combout ;
wire \sub_read_operation|u0|Mux11~1_combout ;
wire \sub_register32_8|u4|q[20]~feeder_combout ;
wire \sub_register32_8|u5|q[20]~feeder_combout ;
wire \sub_register32_8|u6|q[20]~feeder_combout ;
wire \sub_read_operation|u0|Mux11~0_combout ;
wire \sub_read_operation|u0|Mux11~2_combout ;
wire \wData[21]~input_o ;
wire \sub_register32_8|u4|q[21]~feeder_combout ;
wire \sub_register32_8|u6|q[21]~feeder_combout ;
wire \sub_read_operation|u0|Mux10~0_combout ;
wire \sub_register32_8|u1|q[21]~feeder_combout ;
wire \sub_read_operation|u0|Mux10~1_combout ;
wire \sub_read_operation|u0|Mux10~2_combout ;
wire \wData[22]~input_o ;
wire \sub_register32_8|u3|q[22]~feeder_combout ;
wire \sub_register32_8|u2|q[22]~feeder_combout ;
wire \sub_read_operation|u0|Mux9~1_combout ;
wire \sub_register32_8|u5|q[22]~feeder_combout ;
wire \sub_read_operation|u0|Mux9~0_combout ;
wire \sub_read_operation|u0|Mux9~2_combout ;
wire \wData[23]~input_o ;
wire \sub_register32_8|u2|q[23]~feeder_combout ;
wire \sub_register32_8|u3|q[23]~feeder_combout ;
wire \sub_read_operation|u0|Mux8~1_combout ;
wire \sub_register32_8|u5|q[23]~feeder_combout ;
wire \sub_register32_8|u4|q[23]~feeder_combout ;
wire \sub_read_operation|u0|Mux8~0_combout ;
wire \sub_read_operation|u0|Mux8~2_combout ;
wire \wData[24]~input_o ;
wire \sub_read_operation|u0|Mux7~1_combout ;
wire \sub_register32_8|u5|q[24]~feeder_combout ;
wire \sub_read_operation|u0|Mux7~0_combout ;
wire \sub_read_operation|u0|Mux7~2_combout ;
wire \wData[25]~input_o ;
wire \sub_register32_8|u3|q[25]~feeder_combout ;
wire \sub_register32_8|u1|q[25]~feeder_combout ;
wire \sub_read_operation|u0|Mux6~1_combout ;
wire \sub_register32_8|u5|q[25]~feeder_combout ;
wire \sub_register32_8|u4|q[25]~feeder_combout ;
wire \sub_read_operation|u0|Mux6~0_combout ;
wire \sub_read_operation|u0|Mux6~2_combout ;
wire \wData[26]~input_o ;
wire \sub_register32_8|u4|q[26]~feeder_combout ;
wire \sub_register32_8|u6|q[26]~feeder_combout ;
wire \sub_register32_8|u5|q[26]~feeder_combout ;
wire \sub_read_operation|u0|Mux5~0_combout ;
wire \sub_register32_8|u3|q[26]~feeder_combout ;
wire \sub_register32_8|u1|q[26]~feeder_combout ;
wire \sub_read_operation|u0|Mux5~1_combout ;
wire \sub_read_operation|u0|Mux5~2_combout ;
wire \wData[27]~input_o ;
wire \sub_register32_8|u3|q[27]~feeder_combout ;
wire \sub_read_operation|u0|Mux4~1_combout ;
wire \sub_register32_8|u4|q[27]~feeder_combout ;
wire \sub_read_operation|u0|Mux4~0_combout ;
wire \sub_read_operation|u0|Mux4~2_combout ;
wire \wData[28]~input_o ;
wire \sub_register32_8|u3|q[28]~feeder_combout ;
wire \sub_read_operation|u0|Mux3~1_combout ;
wire \sub_register32_8|u6|q[28]~feeder_combout ;
wire \sub_read_operation|u0|Mux3~0_combout ;
wire \sub_read_operation|u0|Mux3~2_combout ;
wire \wData[29]~input_o ;
wire \sub_read_operation|u0|Mux2~0_combout ;
wire \sub_register32_8|u1|q[29]~feeder_combout ;
wire \sub_read_operation|u0|Mux2~1_combout ;
wire \sub_read_operation|u0|Mux2~2_combout ;
wire \wData[30]~input_o ;
wire \sub_read_operation|u0|Mux1~1_combout ;
wire \sub_read_operation|u0|Mux1~0_combout ;
wire \sub_read_operation|u0|Mux1~2_combout ;
wire \wData[31]~input_o ;
wire \sub_read_operation|u0|Mux0~0_combout ;
wire \sub_register32_8|u2|q[31]~feeder_combout ;
wire \sub_read_operation|u0|Mux0~1_combout ;
wire \sub_read_operation|u0|Mux0~2_combout ;
wire [31:0] \sub_register32_8|u4|q ;
wire [31:0] \sub_register32_8|u5|q ;
wire [31:0] \sub_register32_8|u6|q ;
wire [31:0] \sub_register32_8|u7|q ;
wire [31:0] \sub_register32_8|u2|q ;
wire [31:0] \sub_register32_8|u3|q ;
wire [31:0] \sub_register32_8|u1|q ;
wire [31:0] \sub_register32_8|u0|q ;


// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \rData[0]~output (
	.i(\sub_read_operation|u0|Mux31~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[0]),
	.obar());
// synopsys translate_off
defparam \rData[0]~output .bus_hold = "false";
defparam \rData[0]~output .open_drain_output = "false";
defparam \rData[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \rData[1]~output (
	.i(\sub_read_operation|u0|Mux30~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[1]),
	.obar());
// synopsys translate_off
defparam \rData[1]~output .bus_hold = "false";
defparam \rData[1]~output .open_drain_output = "false";
defparam \rData[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \rData[2]~output (
	.i(\sub_read_operation|u0|Mux29~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[2]),
	.obar());
// synopsys translate_off
defparam \rData[2]~output .bus_hold = "false";
defparam \rData[2]~output .open_drain_output = "false";
defparam \rData[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \rData[3]~output (
	.i(\sub_read_operation|u0|Mux28~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[3]),
	.obar());
// synopsys translate_off
defparam \rData[3]~output .bus_hold = "false";
defparam \rData[3]~output .open_drain_output = "false";
defparam \rData[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \rData[4]~output (
	.i(\sub_read_operation|u0|Mux27~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[4]),
	.obar());
// synopsys translate_off
defparam \rData[4]~output .bus_hold = "false";
defparam \rData[4]~output .open_drain_output = "false";
defparam \rData[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \rData[5]~output (
	.i(\sub_read_operation|u0|Mux26~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[5]),
	.obar());
// synopsys translate_off
defparam \rData[5]~output .bus_hold = "false";
defparam \rData[5]~output .open_drain_output = "false";
defparam \rData[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \rData[6]~output (
	.i(\sub_read_operation|u0|Mux25~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[6]),
	.obar());
// synopsys translate_off
defparam \rData[6]~output .bus_hold = "false";
defparam \rData[6]~output .open_drain_output = "false";
defparam \rData[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \rData[7]~output (
	.i(\sub_read_operation|u0|Mux24~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[7]),
	.obar());
// synopsys translate_off
defparam \rData[7]~output .bus_hold = "false";
defparam \rData[7]~output .open_drain_output = "false";
defparam \rData[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \rData[8]~output (
	.i(\sub_read_operation|u0|Mux23~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[8]),
	.obar());
// synopsys translate_off
defparam \rData[8]~output .bus_hold = "false";
defparam \rData[8]~output .open_drain_output = "false";
defparam \rData[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \rData[9]~output (
	.i(\sub_read_operation|u0|Mux22~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[9]),
	.obar());
// synopsys translate_off
defparam \rData[9]~output .bus_hold = "false";
defparam \rData[9]~output .open_drain_output = "false";
defparam \rData[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \rData[10]~output (
	.i(\sub_read_operation|u0|Mux21~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[10]),
	.obar());
// synopsys translate_off
defparam \rData[10]~output .bus_hold = "false";
defparam \rData[10]~output .open_drain_output = "false";
defparam \rData[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \rData[11]~output (
	.i(\sub_read_operation|u0|Mux20~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[11]),
	.obar());
// synopsys translate_off
defparam \rData[11]~output .bus_hold = "false";
defparam \rData[11]~output .open_drain_output = "false";
defparam \rData[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \rData[12]~output (
	.i(\sub_read_operation|u0|Mux19~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[12]),
	.obar());
// synopsys translate_off
defparam \rData[12]~output .bus_hold = "false";
defparam \rData[12]~output .open_drain_output = "false";
defparam \rData[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \rData[13]~output (
	.i(\sub_read_operation|u0|Mux18~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[13]),
	.obar());
// synopsys translate_off
defparam \rData[13]~output .bus_hold = "false";
defparam \rData[13]~output .open_drain_output = "false";
defparam \rData[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \rData[14]~output (
	.i(\sub_read_operation|u0|Mux17~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[14]),
	.obar());
// synopsys translate_off
defparam \rData[14]~output .bus_hold = "false";
defparam \rData[14]~output .open_drain_output = "false";
defparam \rData[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \rData[15]~output (
	.i(\sub_read_operation|u0|Mux16~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[15]),
	.obar());
// synopsys translate_off
defparam \rData[15]~output .bus_hold = "false";
defparam \rData[15]~output .open_drain_output = "false";
defparam \rData[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \rData[16]~output (
	.i(\sub_read_operation|u0|Mux15~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[16]),
	.obar());
// synopsys translate_off
defparam \rData[16]~output .bus_hold = "false";
defparam \rData[16]~output .open_drain_output = "false";
defparam \rData[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rData[17]~output (
	.i(\sub_read_operation|u0|Mux14~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[17]),
	.obar());
// synopsys translate_off
defparam \rData[17]~output .bus_hold = "false";
defparam \rData[17]~output .open_drain_output = "false";
defparam \rData[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \rData[18]~output (
	.i(\sub_read_operation|u0|Mux13~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[18]),
	.obar());
// synopsys translate_off
defparam \rData[18]~output .bus_hold = "false";
defparam \rData[18]~output .open_drain_output = "false";
defparam \rData[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \rData[19]~output (
	.i(\sub_read_operation|u0|Mux12~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[19]),
	.obar());
// synopsys translate_off
defparam \rData[19]~output .bus_hold = "false";
defparam \rData[19]~output .open_drain_output = "false";
defparam \rData[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \rData[20]~output (
	.i(\sub_read_operation|u0|Mux11~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[20]),
	.obar());
// synopsys translate_off
defparam \rData[20]~output .bus_hold = "false";
defparam \rData[20]~output .open_drain_output = "false";
defparam \rData[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \rData[21]~output (
	.i(\sub_read_operation|u0|Mux10~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[21]),
	.obar());
// synopsys translate_off
defparam \rData[21]~output .bus_hold = "false";
defparam \rData[21]~output .open_drain_output = "false";
defparam \rData[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rData[22]~output (
	.i(\sub_read_operation|u0|Mux9~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[22]),
	.obar());
// synopsys translate_off
defparam \rData[22]~output .bus_hold = "false";
defparam \rData[22]~output .open_drain_output = "false";
defparam \rData[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \rData[23]~output (
	.i(\sub_read_operation|u0|Mux8~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[23]),
	.obar());
// synopsys translate_off
defparam \rData[23]~output .bus_hold = "false";
defparam \rData[23]~output .open_drain_output = "false";
defparam \rData[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \rData[24]~output (
	.i(\sub_read_operation|u0|Mux7~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[24]),
	.obar());
// synopsys translate_off
defparam \rData[24]~output .bus_hold = "false";
defparam \rData[24]~output .open_drain_output = "false";
defparam \rData[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \rData[25]~output (
	.i(\sub_read_operation|u0|Mux6~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[25]),
	.obar());
// synopsys translate_off
defparam \rData[25]~output .bus_hold = "false";
defparam \rData[25]~output .open_drain_output = "false";
defparam \rData[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \rData[26]~output (
	.i(\sub_read_operation|u0|Mux5~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[26]),
	.obar());
// synopsys translate_off
defparam \rData[26]~output .bus_hold = "false";
defparam \rData[26]~output .open_drain_output = "false";
defparam \rData[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \rData[27]~output (
	.i(\sub_read_operation|u0|Mux4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[27]),
	.obar());
// synopsys translate_off
defparam \rData[27]~output .bus_hold = "false";
defparam \rData[27]~output .open_drain_output = "false";
defparam \rData[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \rData[28]~output (
	.i(\sub_read_operation|u0|Mux3~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[28]),
	.obar());
// synopsys translate_off
defparam \rData[28]~output .bus_hold = "false";
defparam \rData[28]~output .open_drain_output = "false";
defparam \rData[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \rData[29]~output (
	.i(\sub_read_operation|u0|Mux2~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[29]),
	.obar());
// synopsys translate_off
defparam \rData[29]~output .bus_hold = "false";
defparam \rData[29]~output .open_drain_output = "false";
defparam \rData[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \rData[30]~output (
	.i(\sub_read_operation|u0|Mux1~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[30]),
	.obar());
// synopsys translate_off
defparam \rData[30]~output .bus_hold = "false";
defparam \rData[30]~output .open_drain_output = "false";
defparam \rData[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \rData[31]~output (
	.i(\sub_read_operation|u0|Mux0~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rData[31]),
	.obar());
// synopsys translate_off
defparam \rData[31]~output .bus_hold = "false";
defparam \rData[31]~output .open_drain_output = "false";
defparam \rData[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \wData[0]~input (
	.i(wData[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[0]~input_o ));
// synopsys translate_off
defparam \wData[0]~input .bus_hold = "false";
defparam \wData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \sub_register32_8|u3|q[0]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[0]~feeder_combout  = ( \wData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[0]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \reset_n~inputCLKENA0 (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.outclk(\reset_n~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputCLKENA0 .clock_type = "global clock";
defparam \reset_n~inputCLKENA0 .disable_mode = "low";
defparam \reset_n~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \reset_n~inputCLKENA0 .ena_register_power_up = "high";
defparam \reset_n~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \wAddr[2]~input (
	.i(wAddr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wAddr[2]~input_o ));
// synopsys translate_off
defparam \wAddr[2]~input .bus_hold = "false";
defparam \wAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \wAddr[0]~input (
	.i(wAddr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wAddr[0]~input_o ));
// synopsys translate_off
defparam \wAddr[0]~input .bus_hold = "false";
defparam \wAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \wAddr[1]~input (
	.i(wAddr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wAddr[1]~input_o ));
// synopsys translate_off
defparam \wAddr[1]~input .bus_hold = "false";
defparam \wAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~5 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~5_combout  = ( \wAddr[0]~input_o  & ( \wAddr[1]~input_o  & ( (!\wAddr[2]~input_o  & \we~input_o ) ) ) )

	.dataa(!\wAddr[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\we~input_o ),
	.datae(!\wAddr[0]~input_o ),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~5 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~5 .lut_mask = 64'h00000000000000AA;
defparam \sub_write_operation|u0_decoder|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N37
dffeas \sub_register32_8|u3|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N48
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~6 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~6_combout  = ( !\wAddr[1]~input_o  & ( (\wAddr[0]~input_o  & (\we~input_o  & !\wAddr[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\wAddr[0]~input_o ),
	.datac(!\we~input_o ),
	.datad(!\wAddr[2]~input_o ),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~6 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~6 .lut_mask = 64'h0300030000000000;
defparam \sub_write_operation|u0_decoder|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N41
dffeas \sub_register32_8|u1|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N33
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~4 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~4_combout  = ( \wAddr[1]~input_o  & ( (\we~input_o  & (!\wAddr[0]~input_o  & !\wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(!\wAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~4 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~4 .lut_mask = 64'h0000000040404040;
defparam \sub_write_operation|u0_decoder|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N4
dffeas \sub_register32_8|u2|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \rAddr[1]~input (
	.i(rAddr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rAddr[1]~input_o ));
// synopsys translate_off
defparam \rAddr[1]~input .bus_hold = "false";
defparam \rAddr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N6
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~7 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~7_combout  = ( !\wAddr[1]~input_o  & ( (\we~input_o  & (!\wAddr[0]~input_o  & !\wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(!\wAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~7 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~7 .lut_mask = 64'h4040404000000000;
defparam \sub_write_operation|u0_decoder|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N14
dffeas \sub_register32_8|u0|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \rAddr[0]~input (
	.i(rAddr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rAddr[0]~input_o ));
// synopsys translate_off
defparam \rAddr[0]~input .bus_hold = "false";
defparam \rAddr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \sub_read_operation|u0|Mux31~1 (
// Equation(s):
// \sub_read_operation|u0|Mux31~1_combout  = ( \sub_register32_8|u0|q [0] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [0]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [0])) ) ) ) # ( !\sub_register32_8|u0|q [0] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [0]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [0])) ) ) ) # ( \sub_register32_8|u0|q [0] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [0]) ) ) ) 
// # ( !\sub_register32_8|u0|q [0] & ( !\rAddr[0]~input_o  & ( (\sub_register32_8|u2|q [0] & \rAddr[1]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u3|q [0]),
	.datab(!\sub_register32_8|u1|q [0]),
	.datac(!\sub_register32_8|u2|q [0]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u0|q [0]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux31~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux31~1 .lut_mask = 64'h000FFF0F33553355;
defparam \sub_read_operation|u0|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \rAddr[2]~input (
	.i(rAddr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rAddr[2]~input_o ));
// synopsys translate_off
defparam \rAddr[2]~input .bus_hold = "false";
defparam \rAddr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N36
cyclonev_lcell_comb \sub_register32_8|u5|q[0]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[0]~feeder_combout  = ( \wData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[0]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N42
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~1 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~1_combout  = ( !\wAddr[1]~input_o  & ( (\we~input_o  & (\wAddr[0]~input_o  & \wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(!\wAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~1 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~1 .lut_mask = 64'h0101010100000000;
defparam \sub_write_operation|u0_decoder|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \sub_register32_8|u5|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N0
cyclonev_lcell_comb \sub_register32_8|u4|q[0]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[0]~feeder_combout  = ( \wData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[0]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N51
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~0 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~0_combout  = ( !\wAddr[1]~input_o  & ( (\we~input_o  & (!\wAddr[0]~input_o  & \wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(gnd),
	.datad(!\wAddr[2]~input_o ),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~0 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~0 .lut_mask = 64'h0044004400000000;
defparam \sub_write_operation|u0_decoder|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \sub_register32_8|u4|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N30
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~3 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~3_combout  = ( \wAddr[1]~input_o  & ( (\we~input_o  & (\wAddr[0]~input_o  & \wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(!\wAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~3 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~3 .lut_mask = 64'h0000000001010101;
defparam \sub_write_operation|u0_decoder|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y5_N32
dffeas \sub_register32_8|u7|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[0]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N42
cyclonev_lcell_comb \sub_register32_8|u6|q[0]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[0]~feeder_combout  = ( \wData[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[0]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N45
cyclonev_lcell_comb \sub_write_operation|u0_decoder|Decoder0~2 (
// Equation(s):
// \sub_write_operation|u0_decoder|Decoder0~2_combout  = ( \wAddr[1]~input_o  & ( (\we~input_o  & (!\wAddr[0]~input_o  & \wAddr[2]~input_o )) ) )

	.dataa(!\we~input_o ),
	.datab(!\wAddr[0]~input_o ),
	.datac(gnd),
	.datad(!\wAddr[2]~input_o ),
	.datae(gnd),
	.dataf(!\wAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_write_operation|u0_decoder|Decoder0~2 .extended_lut = "off";
defparam \sub_write_operation|u0_decoder|Decoder0~2 .lut_mask = 64'h0000000000440044;
defparam \sub_write_operation|u0_decoder|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N44
dffeas \sub_register32_8|u6|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[0] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux31~0 (
// Equation(s):
// \sub_read_operation|u0|Mux31~0_combout  = ( \sub_register32_8|u7|q [0] & ( \sub_register32_8|u6|q [0] & ( ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [0]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [0]))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [0] & ( \sub_register32_8|u6|q [0] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [0]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [0])))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )))) ) ) ) 
// # ( \sub_register32_8|u7|q [0] & ( !\sub_register32_8|u6|q [0] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [0]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [0])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )))) ) ) 
// ) # ( !\sub_register32_8|u7|q [0] & ( !\sub_register32_8|u6|q [0] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [0]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [0])))) ) ) )

	.dataa(!\sub_register32_8|u5|q [0]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u4|q [0]),
	.datae(!\sub_register32_8|u7|q [0]),
	.dataf(!\sub_register32_8|u6|q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux31~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux31~0 .lut_mask = 64'h04C407C734F437F7;
defparam \sub_read_operation|u0|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N39
cyclonev_lcell_comb \sub_read_operation|u0|Mux31~2 (
// Equation(s):
// \sub_read_operation|u0|Mux31~2_combout  = ( \sub_read_operation|u0|Mux31~0_combout  & ( (\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux31~1_combout ) ) ) # ( !\sub_read_operation|u0|Mux31~0_combout  & ( (\sub_read_operation|u0|Mux31~1_combout  & 
// !\rAddr[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\sub_read_operation|u0|Mux31~1_combout ),
	.datac(!\rAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux31~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux31~2 .lut_mask = 64'h303030303F3F3F3F;
defparam \sub_read_operation|u0|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \wData[1]~input (
	.i(wData[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[1]~input_o ));
// synopsys translate_off
defparam \wData[1]~input .bus_hold = "false";
defparam \wData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N36
cyclonev_lcell_comb \sub_register32_8|u5|q[1]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[1]~feeder_combout  = \wData[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[1]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u5|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N37
dffeas \sub_register32_8|u5|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \sub_register32_8|u4|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u6|q[1]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[1]~feeder_combout  = ( \wData[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[1]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \sub_register32_8|u6|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N44
dffeas \sub_register32_8|u7|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux30~0 (
// Equation(s):
// \sub_read_operation|u0|Mux30~0_combout  = ( \sub_register32_8|u7|q [1] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [1]) # (\rAddr[0]~input_o ) ) ) ) # ( !\sub_register32_8|u7|q [1] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & 
// \sub_register32_8|u6|q [1]) ) ) ) # ( \sub_register32_8|u7|q [1] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [1]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [1])) ) ) ) # ( !\sub_register32_8|u7|q [1] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [1]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [1])) ) ) )

	.dataa(!\sub_register32_8|u5|q [1]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\sub_register32_8|u4|q [1]),
	.datad(!\sub_register32_8|u6|q [1]),
	.datae(!\sub_register32_8|u7|q [1]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux30~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux30~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \sub_read_operation|u0|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N11
dffeas \sub_register32_8|u1|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N4
dffeas \sub_register32_8|u2|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N14
dffeas \sub_register32_8|u0|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \sub_register32_8|u3|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[1]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[1] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N12
cyclonev_lcell_comb \sub_read_operation|u0|Mux30~1 (
// Equation(s):
// \sub_read_operation|u0|Mux30~1_combout  = ( \sub_register32_8|u0|q [1] & ( \sub_register32_8|u3|q [1] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [1])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # 
// (\sub_register32_8|u1|q [1]))) ) ) ) # ( !\sub_register32_8|u0|q [1] & ( \sub_register32_8|u3|q [1] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u2|q [1])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u1|q 
// [1]))) ) ) ) # ( \sub_register32_8|u0|q [1] & ( !\sub_register32_8|u3|q [1] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [1])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u1|q [1] & (!\rAddr[1]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [1] & ( !\sub_register32_8|u3|q [1] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u2|q [1])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u1|q [1] & (!\rAddr[1]~input_o ))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u1|q [1]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u2|q [1]),
	.datae(!\sub_register32_8|u0|q [1]),
	.dataf(!\sub_register32_8|u3|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux30~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux30~1 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \sub_read_operation|u0|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N33
cyclonev_lcell_comb \sub_read_operation|u0|Mux30~2 (
// Equation(s):
// \sub_read_operation|u0|Mux30~2_combout  = ( \sub_read_operation|u0|Mux30~1_combout  & ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux30~0_combout  ) ) ) # ( !\sub_read_operation|u0|Mux30~1_combout  & ( \rAddr[2]~input_o  & ( 
// \sub_read_operation|u0|Mux30~0_combout  ) ) ) # ( \sub_read_operation|u0|Mux30~1_combout  & ( !\rAddr[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux30~0_combout ),
	.datad(gnd),
	.datae(!\sub_read_operation|u0|Mux30~1_combout ),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux30~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux30~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \sub_read_operation|u0|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \wData[2]~input (
	.i(wData[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[2]~input_o ));
// synopsys translate_off
defparam \wData[2]~input .bus_hold = "false";
defparam \wData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y5_N59
dffeas \sub_register32_8|u1|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \sub_register32_8|u3|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N2
dffeas \sub_register32_8|u0|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N31
dffeas \sub_register32_8|u2|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux29~1 (
// Equation(s):
// \sub_read_operation|u0|Mux29~1_combout  = ( \sub_register32_8|u0|q [2] & ( \sub_register32_8|u2|q [2] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [2])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [2])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [2] & ( \sub_register32_8|u2|q [2] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [2])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [2]))))) ) ) ) # 
// ( \sub_register32_8|u0|q [2] & ( !\sub_register32_8|u2|q [2] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [2])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [2]))))) ) ) 
// ) # ( !\sub_register32_8|u0|q [2] & ( !\sub_register32_8|u2|q [2] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [2])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [2]))))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u1|q [2]),
	.datac(!\sub_register32_8|u3|q [2]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u0|q [2]),
	.dataf(!\sub_register32_8|u2|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux29~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux29~1 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \sub_read_operation|u0|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N39
cyclonev_lcell_comb \sub_register32_8|u5|q[2]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[2]~feeder_combout  = ( \wData[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[2]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N40
dffeas \sub_register32_8|u5|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N45
cyclonev_lcell_comb \sub_register32_8|u6|q[2]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[2]~feeder_combout  = \wData[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[2]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u6|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N46
dffeas \sub_register32_8|u6|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N20
dffeas \sub_register32_8|u7|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[2]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N3
cyclonev_lcell_comb \sub_register32_8|u4|q[2]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[2]~feeder_combout  = \wData[2]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[2]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u4|q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N4
dffeas \sub_register32_8|u4|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[2] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux29~0 (
// Equation(s):
// \sub_read_operation|u0|Mux29~0_combout  = ( \sub_register32_8|u7|q [2] & ( \sub_register32_8|u4|q [2] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u5|q [2]))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u6|q [2]) # 
// (\rAddr[0]~input_o )))) ) ) ) # ( !\sub_register32_8|u7|q [2] & ( \sub_register32_8|u4|q [2] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u5|q [2]))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o  & \sub_register32_8|u6|q 
// [2])))) ) ) ) # ( \sub_register32_8|u7|q [2] & ( !\sub_register32_8|u4|q [2] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [2] & (\rAddr[0]~input_o ))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u6|q [2]) # (\rAddr[0]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u7|q [2] & ( !\sub_register32_8|u4|q [2] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [2] & (\rAddr[0]~input_o ))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o  & \sub_register32_8|u6|q [2])))) ) ) )

	.dataa(!\sub_register32_8|u5|q [2]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u6|q [2]),
	.datae(!\sub_register32_8|u7|q [2]),
	.dataf(!\sub_register32_8|u4|q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux29~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux29~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \sub_read_operation|u0|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N57
cyclonev_lcell_comb \sub_read_operation|u0|Mux29~2 (
// Equation(s):
// \sub_read_operation|u0|Mux29~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux29~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux29~0_combout )))

	.dataa(!\sub_read_operation|u0|Mux29~1_combout ),
	.datab(gnd),
	.datac(!\rAddr[2]~input_o ),
	.datad(!\sub_read_operation|u0|Mux29~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux29~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux29~2 .lut_mask = 64'h505F505F505F505F;
defparam \sub_read_operation|u0|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \wData[3]~input (
	.i(wData[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[3]~input_o ));
// synopsys translate_off
defparam \wData[3]~input .bus_hold = "false";
defparam \wData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y4_N37
dffeas \sub_register32_8|u6|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N41
dffeas \sub_register32_8|u5|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N26
dffeas \sub_register32_8|u7|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N53
dffeas \sub_register32_8|u4|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux28~0 (
// Equation(s):
// \sub_read_operation|u0|Mux28~0_combout  = ( \sub_register32_8|u7|q [3] & ( \sub_register32_8|u4|q [3] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )) # (\sub_register32_8|u6|q [3]))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [3]) # 
// (\rAddr[1]~input_o )))) ) ) ) # ( !\sub_register32_8|u7|q [3] & ( \sub_register32_8|u4|q [3] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )) # (\sub_register32_8|u6|q [3]))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o  & \sub_register32_8|u5|q 
// [3])))) ) ) ) # ( \sub_register32_8|u7|q [3] & ( !\sub_register32_8|u4|q [3] & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u6|q [3] & (\rAddr[1]~input_o ))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [3]) # (\rAddr[1]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u7|q [3] & ( !\sub_register32_8|u4|q [3] & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u6|q [3] & (\rAddr[1]~input_o ))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o  & \sub_register32_8|u5|q [3])))) ) ) )

	.dataa(!\sub_register32_8|u6|q [3]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u5|q [3]),
	.datae(!\sub_register32_8|u7|q [3]),
	.dataf(!\sub_register32_8|u4|q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux28~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux28~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \sub_read_operation|u0|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \sub_register32_8|u2|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N48
cyclonev_lcell_comb \sub_register32_8|u3|q[3]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[3]~feeder_combout  = ( \wData[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[3]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N49
dffeas \sub_register32_8|u3|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \sub_register32_8|u1|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N2
dffeas \sub_register32_8|u0|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[3]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[3] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux28~1 (
// Equation(s):
// \sub_read_operation|u0|Mux28~1_combout  = ( \sub_register32_8|u0|q [3] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [3]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [3])) ) ) ) # ( !\sub_register32_8|u0|q [3] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [3]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [3])) ) ) ) # ( \sub_register32_8|u0|q [3] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [3]) ) ) ) 
// # ( !\sub_register32_8|u0|q [3] & ( !\rAddr[0]~input_o  & ( (\sub_register32_8|u2|q [3] & \rAddr[1]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u2|q [3]),
	.datab(!\sub_register32_8|u3|q [3]),
	.datac(!\sub_register32_8|u1|q [3]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u0|q [3]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux28~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux28~1 .lut_mask = 64'h0055FF550F330F33;
defparam \sub_read_operation|u0|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N51
cyclonev_lcell_comb \sub_read_operation|u0|Mux28~2 (
// Equation(s):
// \sub_read_operation|u0|Mux28~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux28~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux28~0_combout ))

	.dataa(!\sub_read_operation|u0|Mux28~0_combout ),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux28~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux28~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux28~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \sub_read_operation|u0|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \wData[4]~input (
	.i(wData[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[4]~input_o ));
// synopsys translate_off
defparam \wData[4]~input .bus_hold = "false";
defparam \wData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N30
cyclonev_lcell_comb \sub_register32_8|u6|q[4]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[4]~feeder_combout  = ( \wData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[4]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \sub_register32_8|u6|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N24
cyclonev_lcell_comb \sub_register32_8|u5|q[4]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[4]~feeder_combout  = ( \wData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[4]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \sub_register32_8|u5|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N8
dffeas \sub_register32_8|u7|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N18
cyclonev_lcell_comb \sub_register32_8|u4|q[4]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[4]~feeder_combout  = ( \wData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[4]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \sub_register32_8|u4|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux27~0 (
// Equation(s):
// \sub_read_operation|u0|Mux27~0_combout  = ( \sub_register32_8|u7|q [4] & ( \sub_register32_8|u4|q [4] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [4])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u6|q [4]))) ) ) ) # ( !\sub_register32_8|u7|q [4] & ( \sub_register32_8|u4|q [4] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [4])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [4] & 
// (!\rAddr[0]~input_o ))) ) ) ) # ( \sub_register32_8|u7|q [4] & ( !\sub_register32_8|u4|q [4] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u5|q [4])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q [4]))) 
// ) ) ) # ( !\sub_register32_8|u7|q [4] & ( !\sub_register32_8|u4|q [4] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u5|q [4])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [4] & (!\rAddr[0]~input_o ))) ) ) )

	.dataa(!\sub_register32_8|u6|q [4]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u5|q [4]),
	.datae(!\sub_register32_8|u7|q [4]),
	.dataf(!\sub_register32_8|u4|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux27~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux27~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \sub_read_operation|u0|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N39
cyclonev_lcell_comb \sub_register32_8|u3|q[4]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[4]~feeder_combout  = ( \wData[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[4]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N40
dffeas \sub_register32_8|u3|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N47
dffeas \sub_register32_8|u1|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N50
dffeas \sub_register32_8|u0|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N13
dffeas \sub_register32_8|u2|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[4]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[4] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux27~1 (
// Equation(s):
// \sub_read_operation|u0|Mux27~1_combout  = ( \sub_register32_8|u0|q [4] & ( \sub_register32_8|u2|q [4] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [4]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [4]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [4] & ( \sub_register32_8|u2|q [4] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [4]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [4])))) ) ) ) # 
// ( \sub_register32_8|u0|q [4] & ( !\sub_register32_8|u2|q [4] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [4]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [4])))) ) ) 
// ) # ( !\sub_register32_8|u0|q [4] & ( !\sub_register32_8|u2|q [4] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [4]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [4])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [4]),
	.datab(!\sub_register32_8|u1|q [4]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u0|q [4]),
	.dataf(!\sub_register32_8|u2|q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux27~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux27~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \sub_read_operation|u0|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N45
cyclonev_lcell_comb \sub_read_operation|u0|Mux27~2 (
// Equation(s):
// \sub_read_operation|u0|Mux27~2_combout  = ( \sub_read_operation|u0|Mux27~1_combout  & ( (!\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux27~0_combout ) ) ) # ( !\sub_read_operation|u0|Mux27~1_combout  & ( (\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux27~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux27~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux27~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux27~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux27~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \sub_read_operation|u0|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \wData[5]~input (
	.i(wData[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[5]~input_o ));
// synopsys translate_off
defparam \wData[5]~input .bus_hold = "false";
defparam \wData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y4_N14
dffeas \sub_register32_8|u6|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N8
dffeas \sub_register32_8|u5|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N20
dffeas \sub_register32_8|u7|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N4
dffeas \sub_register32_8|u4|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux26~0 (
// Equation(s):
// \sub_read_operation|u0|Mux26~0_combout  = ( \sub_register32_8|u7|q [5] & ( \sub_register32_8|u4|q [5] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [5])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u6|q [5]))) ) ) ) # ( !\sub_register32_8|u7|q [5] & ( \sub_register32_8|u4|q [5] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [5])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [5] & 
// ((!\rAddr[0]~input_o )))) ) ) ) # ( \sub_register32_8|u7|q [5] & ( !\sub_register32_8|u4|q [5] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [5] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q 
// [5]))) ) ) ) # ( !\sub_register32_8|u7|q [5] & ( !\sub_register32_8|u4|q [5] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [5] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [5] & ((!\rAddr[0]~input_o )))) ) ) )

	.dataa(!\rAddr[1]~input_o ),
	.datab(!\sub_register32_8|u6|q [5]),
	.datac(!\sub_register32_8|u5|q [5]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u7|q [5]),
	.dataf(!\sub_register32_8|u4|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux26~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux26~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \sub_read_operation|u0|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \sub_register32_8|u3|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N7
dffeas \sub_register32_8|u1|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \sub_register32_8|u0|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N10
dffeas \sub_register32_8|u2|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[5]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[5] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux26~1 (
// Equation(s):
// \sub_read_operation|u0|Mux26~1_combout  = ( \sub_register32_8|u0|q [5] & ( \sub_register32_8|u2|q [5] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [5]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [5]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [5] & ( \sub_register32_8|u2|q [5] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [5]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [5])))) ) ) ) # 
// ( \sub_register32_8|u0|q [5] & ( !\sub_register32_8|u2|q [5] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [5]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [5])))) ) ) 
// ) # ( !\sub_register32_8|u0|q [5] & ( !\sub_register32_8|u2|q [5] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [5]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [5])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [5]),
	.datac(!\sub_register32_8|u1|q [5]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u0|q [5]),
	.dataf(!\sub_register32_8|u2|q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux26~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux26~1 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \sub_read_operation|u0|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N3
cyclonev_lcell_comb \sub_read_operation|u0|Mux26~2 (
// Equation(s):
// \sub_read_operation|u0|Mux26~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux26~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux26~1_combout  ) )

	.dataa(!\sub_read_operation|u0|Mux26~0_combout ),
	.datab(!\sub_read_operation|u0|Mux26~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux26~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux26~2 .lut_mask = 64'h3333333355555555;
defparam \sub_read_operation|u0|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \wData[6]~input (
	.i(wData[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[6]~input_o ));
// synopsys translate_off
defparam \wData[6]~input .bus_hold = "false";
defparam \wData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N49
dffeas \sub_register32_8|u2|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N37
dffeas \sub_register32_8|u1|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N38
dffeas \sub_register32_8|u0|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \sub_register32_8|u3|q[6]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[6]~feeder_combout  = ( \wData[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[6]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N37
dffeas \sub_register32_8|u3|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux25~1 (
// Equation(s):
// \sub_read_operation|u0|Mux25~1_combout  = ( \sub_register32_8|u0|q [6] & ( \sub_register32_8|u3|q [6] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [6])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u2|q [6]))) ) ) ) # ( !\sub_register32_8|u0|q [6] & ( \sub_register32_8|u3|q [6] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u1|q [6])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u2|q 
// [6]))) ) ) ) # ( \sub_register32_8|u0|q [6] & ( !\sub_register32_8|u3|q [6] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [6])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u2|q [6] & (!\rAddr[0]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [6] & ( !\sub_register32_8|u3|q [6] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u1|q [6])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u2|q [6] & (!\rAddr[0]~input_o ))) ) ) )

	.dataa(!\sub_register32_8|u2|q [6]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u1|q [6]),
	.datae(!\sub_register32_8|u0|q [6]),
	.dataf(!\sub_register32_8|u3|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux25~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux25~1 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \sub_read_operation|u0|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N28
dffeas \sub_register32_8|u5|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N34
dffeas \sub_register32_8|u6|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \sub_register32_8|u7|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N22
dffeas \sub_register32_8|u4|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[6]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[6] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux25~0 (
// Equation(s):
// \sub_read_operation|u0|Mux25~0_combout  = ( \sub_register32_8|u7|q [6] & ( \sub_register32_8|u4|q [6] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o ) # ((\sub_register32_8|u6|q [6])))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [6])) # 
// (\rAddr[1]~input_o ))) ) ) ) # ( !\sub_register32_8|u7|q [6] & ( \sub_register32_8|u4|q [6] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o ) # ((\sub_register32_8|u6|q [6])))) # (\rAddr[0]~input_o  & (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [6]))) 
// ) ) ) # ( \sub_register32_8|u7|q [6] & ( !\sub_register32_8|u4|q [6] & ( (!\rAddr[0]~input_o  & (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [6])))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [6])) # (\rAddr[1]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u7|q [6] & ( !\sub_register32_8|u4|q [6] & ( (!\rAddr[0]~input_o  & (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [6])))) # (\rAddr[0]~input_o  & (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [6]))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u5|q [6]),
	.datad(!\sub_register32_8|u6|q [6]),
	.datae(!\sub_register32_8|u7|q [6]),
	.dataf(!\sub_register32_8|u4|q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux25~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux25~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \sub_read_operation|u0|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux25~2 (
// Equation(s):
// \sub_read_operation|u0|Mux25~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux25~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux25~0_combout )))

	.dataa(!\sub_read_operation|u0|Mux25~1_combout ),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux25~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux25~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux25~2 .lut_mask = 64'h4747474747474747;
defparam \sub_read_operation|u0|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \wData[7]~input (
	.i(wData[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[7]~input_o ));
// synopsys translate_off
defparam \wData[7]~input .bus_hold = "false";
defparam \wData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N48
cyclonev_lcell_comb \sub_register32_8|u6|q[7]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[7]~feeder_combout  = ( \wData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[7]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N49
dffeas \sub_register32_8|u6|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N12
cyclonev_lcell_comb \sub_register32_8|u5|q[7]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[7]~feeder_combout  = ( \wData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[7]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \sub_register32_8|u5|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N6
cyclonev_lcell_comb \sub_register32_8|u4|q[7]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[7]~feeder_combout  = ( \wData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[7]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \sub_register32_8|u4|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N2
dffeas \sub_register32_8|u7|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux24~0 (
// Equation(s):
// \sub_read_operation|u0|Mux24~0_combout  = ( \sub_register32_8|u7|q [7] & ( \rAddr[1]~input_o  & ( (\rAddr[0]~input_o ) # (\sub_register32_8|u6|q [7]) ) ) ) # ( !\sub_register32_8|u7|q [7] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [7] & 
// !\rAddr[0]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [7] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [7]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [7])) ) ) ) # ( !\sub_register32_8|u7|q [7] & ( !\rAddr[1]~input_o 
//  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [7]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [7])) ) ) )

	.dataa(!\sub_register32_8|u6|q [7]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\sub_register32_8|u5|q [7]),
	.datad(!\sub_register32_8|u4|q [7]),
	.datae(!\sub_register32_8|u7|q [7]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux24~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux24~0 .lut_mask = 64'h03CF03CF44447777;
defparam \sub_read_operation|u0|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N44
dffeas \sub_register32_8|u3|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N12
cyclonev_lcell_comb \sub_register32_8|u2|q[7]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[7]~feeder_combout  = ( \wData[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[7]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \sub_register32_8|u2|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N57
cyclonev_lcell_comb \sub_register32_8|u1|q[7]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[7]~feeder_combout  = \wData[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[7]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u1|q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N59
dffeas \sub_register32_8|u1|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \sub_register32_8|u0|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[7]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[7] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux24~1 (
// Equation(s):
// \sub_read_operation|u0|Mux24~1_combout  = ( \sub_register32_8|u0|q [7] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [7]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [7])) ) ) ) # ( !\sub_register32_8|u0|q [7] & ( 
// \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [7]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [7])) ) ) ) # ( \sub_register32_8|u0|q [7] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [7]) ) ) ) 
// # ( !\sub_register32_8|u0|q [7] & ( !\rAddr[1]~input_o  & ( (\rAddr[0]~input_o  & \sub_register32_8|u1|q [7]) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [7]),
	.datac(!\sub_register32_8|u2|q [7]),
	.datad(!\sub_register32_8|u1|q [7]),
	.datae(!\sub_register32_8|u0|q [7]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux24~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux24~1 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \sub_read_operation|u0|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux24~2 (
// Equation(s):
// \sub_read_operation|u0|Mux24~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux24~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux24~1_combout  ) )

	.dataa(gnd),
	.datab(!\sub_read_operation|u0|Mux24~0_combout ),
	.datac(!\sub_read_operation|u0|Mux24~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux24~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux24~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \sub_read_operation|u0|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \wData[8]~input (
	.i(wData[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[8]~input_o ));
// synopsys translate_off
defparam \wData[8]~input .bus_hold = "false";
defparam \wData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N9
cyclonev_lcell_comb \sub_register32_8|u4|q[8]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[8]~feeder_combout  = ( \wData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[8]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \sub_register32_8|u4|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \sub_register32_8|u6|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N20
dffeas \sub_register32_8|u7|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N15
cyclonev_lcell_comb \sub_register32_8|u5|q[8]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[8]~feeder_combout  = ( \wData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[8]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \sub_register32_8|u5|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux23~0 (
// Equation(s):
// \sub_read_operation|u0|Mux23~0_combout  = ( \sub_register32_8|u7|q [8] & ( \sub_register32_8|u5|q [8] & ( ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [8])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [8])))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [8] & ( \sub_register32_8|u5|q [8] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u4|q [8]))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o  & \sub_register32_8|u6|q [8])))) ) ) ) # ( \sub_register32_8|u7|q 
// [8] & ( !\sub_register32_8|u5|q [8] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [8] & (!\rAddr[0]~input_o ))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u6|q [8]) # (\rAddr[0]~input_o )))) ) ) ) # ( !\sub_register32_8|u7|q [8] & ( 
// !\sub_register32_8|u5|q [8] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [8])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [8]))))) ) ) )

	.dataa(!\sub_register32_8|u4|q [8]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u6|q [8]),
	.datae(!\sub_register32_8|u7|q [8]),
	.dataf(!\sub_register32_8|u5|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux23~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux23~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \sub_read_operation|u0|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \sub_register32_8|u2|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N57
cyclonev_lcell_comb \sub_register32_8|u3|q[8]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[8]~feeder_combout  = ( \wData[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[8]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N58
dffeas \sub_register32_8|u3|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N26
dffeas \sub_register32_8|u0|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N55
dffeas \sub_register32_8|u1|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[8]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[8] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux23~1 (
// Equation(s):
// \sub_read_operation|u0|Mux23~1_combout  = ( \sub_register32_8|u0|q [8] & ( \sub_register32_8|u1|q [8] & ( (!\rAddr[1]~input_o ) # ((!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [8])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [8])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [8] & ( \sub_register32_8|u1|q [8] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [8])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [8]))))) ) ) ) # 
// ( \sub_register32_8|u0|q [8] & ( !\sub_register32_8|u1|q [8] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [8])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [8]))))) ) ) 
// ) # ( !\sub_register32_8|u0|q [8] & ( !\sub_register32_8|u1|q [8] & ( (\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [8])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [8]))))) ) ) )

	.dataa(!\sub_register32_8|u2|q [8]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u3|q [8]),
	.datae(!\sub_register32_8|u0|q [8]),
	.dataf(!\sub_register32_8|u1|q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux23~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux23~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \sub_read_operation|u0|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \sub_read_operation|u0|Mux23~2 (
// Equation(s):
// \sub_read_operation|u0|Mux23~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux23~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux23~0_combout ))

	.dataa(gnd),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux23~0_combout ),
	.datad(!\sub_read_operation|u0|Mux23~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux23~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux23~2 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \sub_read_operation|u0|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \wData[9]~input (
	.i(wData[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[9]~input_o ));
// synopsys translate_off
defparam \wData[9]~input .bus_hold = "false";
defparam \wData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y4_N10
dffeas \sub_register32_8|u5|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N17
dffeas \sub_register32_8|u4|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N20
dffeas \sub_register32_8|u7|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \sub_register32_8|u6|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux22~0 (
// Equation(s):
// \sub_read_operation|u0|Mux22~0_combout  = ( \sub_register32_8|u7|q [9] & ( \sub_register32_8|u6|q [9] & ( ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [9]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [9]))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [9] & ( \sub_register32_8|u6|q [9] & ( (!\rAddr[0]~input_o  & (((\sub_register32_8|u4|q [9]) # (\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [9] & (!\rAddr[1]~input_o ))) ) ) ) # ( \sub_register32_8|u7|q 
// [9] & ( !\sub_register32_8|u6|q [9] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o  & \sub_register32_8|u4|q [9])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u5|q [9]))) ) ) ) # ( !\sub_register32_8|u7|q [9] & ( 
// !\sub_register32_8|u6|q [9] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [9]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [9])))) ) ) )

	.dataa(!\sub_register32_8|u5|q [9]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u4|q [9]),
	.datae(!\sub_register32_8|u7|q [9]),
	.dataf(!\sub_register32_8|u6|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux22~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux22~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \sub_read_operation|u0|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N45
cyclonev_lcell_comb \sub_register32_8|u3|q[9]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[9]~feeder_combout  = \wData[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[9]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u3|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N47
dffeas \sub_register32_8|u3|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N6
cyclonev_lcell_comb \sub_register32_8|u1|q[9]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[9]~feeder_combout  = ( \wData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[9]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N8
dffeas \sub_register32_8|u1|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \sub_register32_8|u0|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[9]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N15
cyclonev_lcell_comb \sub_register32_8|u2|q[9]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[9]~feeder_combout  = ( \wData[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[9]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N16
dffeas \sub_register32_8|u2|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[9] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux22~1 (
// Equation(s):
// \sub_read_operation|u0|Mux22~1_combout  = ( \sub_register32_8|u0|q [9] & ( \sub_register32_8|u2|q [9] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [9]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [9]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [9] & ( \sub_register32_8|u2|q [9] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [9]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [9])))) ) ) ) # 
// ( \sub_register32_8|u0|q [9] & ( !\sub_register32_8|u2|q [9] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [9]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [9])))) ) ) 
// ) # ( !\sub_register32_8|u0|q [9] & ( !\sub_register32_8|u2|q [9] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [9]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [9])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [9]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u1|q [9]),
	.datae(!\sub_register32_8|u0|q [9]),
	.dataf(!\sub_register32_8|u2|q [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux22~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux22~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \sub_read_operation|u0|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux22~2 (
// Equation(s):
// \sub_read_operation|u0|Mux22~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux22~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux22~1_combout  ) )

	.dataa(!\sub_read_operation|u0|Mux22~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sub_read_operation|u0|Mux22~1_combout ),
	.datae(gnd),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux22~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux22~2 .lut_mask = 64'h00FF00FF55555555;
defparam \sub_read_operation|u0|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \wData[10]~input (
	.i(wData[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[10]~input_o ));
// synopsys translate_off
defparam \wData[10]~input .bus_hold = "false";
defparam \wData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N54
cyclonev_lcell_comb \sub_register32_8|u5|q[10]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[10]~feeder_combout  = ( \wData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[10]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N55
dffeas \sub_register32_8|u5|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \sub_register32_8|u6|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N26
dffeas \sub_register32_8|u7|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \sub_register32_8|u4|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux21~0 (
// Equation(s):
// \sub_read_operation|u0|Mux21~0_combout  = ( \sub_register32_8|u7|q [10] & ( \sub_register32_8|u4|q [10] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u5|q [10]))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u6|q [10]) # 
// (\rAddr[0]~input_o )))) ) ) ) # ( !\sub_register32_8|u7|q [10] & ( \sub_register32_8|u4|q [10] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u5|q [10]))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o  & \sub_register32_8|u6|q 
// [10])))) ) ) ) # ( \sub_register32_8|u7|q [10] & ( !\sub_register32_8|u4|q [10] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [10] & (\rAddr[0]~input_o ))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u6|q [10]) # (\rAddr[0]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u7|q [10] & ( !\sub_register32_8|u4|q [10] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u5|q [10] & (\rAddr[0]~input_o ))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o  & \sub_register32_8|u6|q [10])))) ) ) )

	.dataa(!\sub_register32_8|u5|q [10]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u6|q [10]),
	.datae(!\sub_register32_8|u7|q [10]),
	.dataf(!\sub_register32_8|u4|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux21~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux21~0 .lut_mask = 64'h04340737C4F4C7F7;
defparam \sub_read_operation|u0|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N30
cyclonev_lcell_comb \sub_register32_8|u3|q[10]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[10]~feeder_combout  = \wData[10]~input_o 

	.dataa(gnd),
	.datab(!\wData[10]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[10]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \sub_register32_8|u3|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \sub_register32_8|u3|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y5_N44
dffeas \sub_register32_8|u1|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N8
dffeas \sub_register32_8|u0|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[10]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N21
cyclonev_lcell_comb \sub_register32_8|u2|q[10]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[10]~feeder_combout  = ( \wData[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[10]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N22
dffeas \sub_register32_8|u2|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[10] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux21~1 (
// Equation(s):
// \sub_read_operation|u0|Mux21~1_combout  = ( \sub_register32_8|u0|q [10] & ( \sub_register32_8|u2|q [10] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [10]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [10]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [10] & ( \sub_register32_8|u2|q [10] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [10]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [10])))) ) ) 
// ) # ( \sub_register32_8|u0|q [10] & ( !\sub_register32_8|u2|q [10] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [10]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q 
// [10])))) ) ) ) # ( !\sub_register32_8|u0|q [10] & ( !\sub_register32_8|u2|q [10] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [10]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [10])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [10]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u1|q [10]),
	.datae(!\sub_register32_8|u0|q [10]),
	.dataf(!\sub_register32_8|u2|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux21~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux21~1 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \sub_read_operation|u0|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux21~2 (
// Equation(s):
// \sub_read_operation|u0|Mux21~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux21~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux21~0_combout ))

	.dataa(!\sub_read_operation|u0|Mux21~0_combout ),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux21~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux21~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux21~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \sub_read_operation|u0|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \wData[11]~input (
	.i(wData[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[11]~input_o ));
// synopsys translate_off
defparam \wData[11]~input .bus_hold = "false";
defparam \wData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \sub_register32_8|u4|q[11]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[11]~feeder_combout  = ( \wData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[11]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \sub_register32_8|u4|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \sub_register32_8|u6|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N4
dffeas \sub_register32_8|u5|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N8
dffeas \sub_register32_8|u7|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux20~0 (
// Equation(s):
// \sub_read_operation|u0|Mux20~0_combout  = ( \sub_register32_8|u7|q [11] & ( \rAddr[0]~input_o  & ( (\sub_register32_8|u5|q [11]) # (\rAddr[1]~input_o ) ) ) ) # ( !\sub_register32_8|u7|q [11] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & 
// \sub_register32_8|u5|q [11]) ) ) ) # ( \sub_register32_8|u7|q [11] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [11]))) ) ) ) # ( !\sub_register32_8|u7|q [11] & ( 
// !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [11]))) ) ) )

	.dataa(!\sub_register32_8|u4|q [11]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u6|q [11]),
	.datad(!\sub_register32_8|u5|q [11]),
	.datae(!\sub_register32_8|u7|q [11]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux20~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux20~0 .lut_mask = 64'h4747474700CC33FF;
defparam \sub_read_operation|u0|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \sub_register32_8|u1|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N46
dffeas \sub_register32_8|u3|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N44
dffeas \sub_register32_8|u0|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[11]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N18
cyclonev_lcell_comb \sub_register32_8|u2|q[11]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[11]~feeder_combout  = ( \wData[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[11]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N19
dffeas \sub_register32_8|u2|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[11] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux20~1 (
// Equation(s):
// \sub_read_operation|u0|Mux20~1_combout  = ( \sub_register32_8|u0|q [11] & ( \sub_register32_8|u2|q [11] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [11])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [11] & ( \sub_register32_8|u2|q [11] & ( (!\rAddr[0]~input_o  & (\rAddr[1]~input_o )) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [11]))))) ) ) ) # 
// ( \sub_register32_8|u0|q [11] & ( !\sub_register32_8|u2|q [11] & ( (!\rAddr[0]~input_o  & (!\rAddr[1]~input_o )) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [11]))))) ) ) 
// ) # ( !\sub_register32_8|u0|q [11] & ( !\sub_register32_8|u2|q [11] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [11])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [11]))))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u1|q [11]),
	.datad(!\sub_register32_8|u3|q [11]),
	.datae(!\sub_register32_8|u0|q [11]),
	.dataf(!\sub_register32_8|u2|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux20~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux20~1 .lut_mask = 64'h04158C9D2637AEBF;
defparam \sub_read_operation|u0|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N3
cyclonev_lcell_comb \sub_read_operation|u0|Mux20~2 (
// Equation(s):
// \sub_read_operation|u0|Mux20~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux20~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux20~1_combout  ) )

	.dataa(gnd),
	.datab(!\sub_read_operation|u0|Mux20~0_combout ),
	.datac(!\sub_read_operation|u0|Mux20~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux20~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux20~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \sub_read_operation|u0|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \wData[12]~input (
	.i(wData[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[12]~input_o ));
// synopsys translate_off
defparam \wData[12]~input .bus_hold = "false";
defparam \wData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \sub_register32_8|u4|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \sub_register32_8|u6|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N56
dffeas \sub_register32_8|u7|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \sub_register32_8|u5|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux19~0 (
// Equation(s):
// \sub_read_operation|u0|Mux19~0_combout  = ( \sub_register32_8|u7|q [12] & ( \sub_register32_8|u5|q [12] & ( ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [12])))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [12] & ( \sub_register32_8|u5|q [12] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [12]))))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) ) 
// ) ) # ( \sub_register32_8|u7|q [12] & ( !\sub_register32_8|u5|q [12] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [12]))))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o 
// )))) ) ) ) # ( !\sub_register32_8|u7|q [12] & ( !\sub_register32_8|u5|q [12] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [12]))))) ) ) )

	.dataa(!\sub_register32_8|u4|q [12]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u6|q [12]),
	.datae(!\sub_register32_8|u7|q [12]),
	.dataf(!\sub_register32_8|u5|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux19~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux19~0 .lut_mask = 64'h404C434F707C737F;
defparam \sub_read_operation|u0|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y5_N54
cyclonev_lcell_comb \sub_register32_8|u1|q[12]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[12]~feeder_combout  = ( \wData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[12]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N55
dffeas \sub_register32_8|u1|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \sub_register32_8|u3|q[12]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[12]~feeder_combout  = ( \wData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[12]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N46
dffeas \sub_register32_8|u3|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \sub_register32_8|u0|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[12]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N54
cyclonev_lcell_comb \sub_register32_8|u2|q[12]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[12]~feeder_combout  = ( \wData[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[12]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N55
dffeas \sub_register32_8|u2|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[12] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux19~1 (
// Equation(s):
// \sub_read_operation|u0|Mux19~1_combout  = ( \sub_register32_8|u0|q [12] & ( \sub_register32_8|u2|q [12] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [12])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [12] & ( \sub_register32_8|u2|q [12] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [12]))))) ) ) 
// ) # ( \sub_register32_8|u0|q [12] & ( !\sub_register32_8|u2|q [12] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q 
// [12]))))) ) ) ) # ( !\sub_register32_8|u0|q [12] & ( !\sub_register32_8|u2|q [12] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [12])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [12]))))) ) ) )

	.dataa(!\sub_register32_8|u1|q [12]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u3|q [12]),
	.datae(!\sub_register32_8|u0|q [12]),
	.dataf(!\sub_register32_8|u2|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux19~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux19~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \sub_read_operation|u0|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux19~2 (
// Equation(s):
// \sub_read_operation|u0|Mux19~2_combout  = ( \sub_read_operation|u0|Mux19~1_combout  & ( (!\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux19~0_combout ) ) ) # ( !\sub_read_operation|u0|Mux19~1_combout  & ( (\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux19~0_combout ) ) )

	.dataa(gnd),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux19~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux19~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux19~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \sub_read_operation|u0|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \wData[13]~input (
	.i(wData[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[13]~input_o ));
// synopsys translate_off
defparam \wData[13]~input .bus_hold = "false";
defparam \wData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N28
dffeas \sub_register32_8|u3|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N36
cyclonev_lcell_comb \sub_register32_8|u1|q[13]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[13]~feeder_combout  = ( \wData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[13]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N37
dffeas \sub_register32_8|u1|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \sub_register32_8|u0|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \sub_register32_8|u2|q[13]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[13]~feeder_combout  = ( \wData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[13]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N35
dffeas \sub_register32_8|u2|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux18~1 (
// Equation(s):
// \sub_read_operation|u0|Mux18~1_combout  = ( \sub_register32_8|u0|q [13] & ( \sub_register32_8|u2|q [13] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [13]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [13] & ( \sub_register32_8|u2|q [13] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u1|q [13])))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u3|q [13]))) ) ) ) # ( 
// \sub_register32_8|u0|q [13] & ( !\sub_register32_8|u2|q [13] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [13])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [13] & (\rAddr[0]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [13] & ( !\sub_register32_8|u2|q [13] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [13])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [13]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u1|q [13]),
	.datae(!\sub_register32_8|u0|q [13]),
	.dataf(!\sub_register32_8|u2|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux18~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux18~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \sub_read_operation|u0|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \sub_register32_8|u6|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N9
cyclonev_lcell_comb \sub_register32_8|u4|q[13]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[13]~feeder_combout  = ( \wData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[13]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \sub_register32_8|u4|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N50
dffeas \sub_register32_8|u7|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[13]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N51
cyclonev_lcell_comb \sub_register32_8|u5|q[13]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[13]~feeder_combout  = ( \wData[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[13]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \sub_register32_8|u5|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[13] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux18~0 (
// Equation(s):
// \sub_read_operation|u0|Mux18~0_combout  = ( \sub_register32_8|u7|q [13] & ( \sub_register32_8|u5|q [13] & ( ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [13]))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [13] & ( \sub_register32_8|u5|q [13] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [13])))) # (\rAddr[0]~input_o  & (!\rAddr[1]~input_o )) ) ) ) 
// # ( \sub_register32_8|u7|q [13] & ( !\sub_register32_8|u5|q [13] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [13])))) # (\rAddr[0]~input_o  & (\rAddr[1]~input_o )) ) ) 
// ) # ( !\sub_register32_8|u7|q [13] & ( !\sub_register32_8|u5|q [13] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [13]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [13])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u6|q [13]),
	.datad(!\sub_register32_8|u4|q [13]),
	.datae(!\sub_register32_8|u7|q [13]),
	.dataf(!\sub_register32_8|u5|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux18~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux18~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \sub_read_operation|u0|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \sub_read_operation|u0|Mux18~2 (
// Equation(s):
// \sub_read_operation|u0|Mux18~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux18~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux18~0_combout )))

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux18~1_combout ),
	.datad(!\sub_read_operation|u0|Mux18~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux18~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux18~2 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \sub_read_operation|u0|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \wData[14]~input (
	.i(wData[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[14]~input_o ));
// synopsys translate_off
defparam \wData[14]~input .bus_hold = "false";
defparam \wData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y5_N47
dffeas \sub_register32_8|u4|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N52
dffeas \sub_register32_8|u6|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N32
dffeas \sub_register32_8|u7|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N25
dffeas \sub_register32_8|u5|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux17~0 (
// Equation(s):
// \sub_read_operation|u0|Mux17~0_combout  = ( \sub_register32_8|u7|q [14] & ( \sub_register32_8|u5|q [14] & ( ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [14])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [14])))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [14] & ( \sub_register32_8|u5|q [14] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [14])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [14]))))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) ) 
// ) ) # ( \sub_register32_8|u7|q [14] & ( !\sub_register32_8|u5|q [14] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [14])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [14]))))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o 
// )))) ) ) ) # ( !\sub_register32_8|u7|q [14] & ( !\sub_register32_8|u5|q [14] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [14])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [14]))))) ) ) )

	.dataa(!\sub_register32_8|u4|q [14]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u6|q [14]),
	.datae(!\sub_register32_8|u7|q [14]),
	.dataf(!\sub_register32_8|u5|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux17~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux17~0 .lut_mask = 64'h404C434F707C737F;
defparam \sub_read_operation|u0|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \sub_register32_8|u3|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N33
cyclonev_lcell_comb \sub_register32_8|u2|q[14]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[14]~feeder_combout  = ( \wData[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[14]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N34
dffeas \sub_register32_8|u2|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N38
dffeas \sub_register32_8|u0|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \sub_register32_8|u1|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[14]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[14] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux17~1 (
// Equation(s):
// \sub_read_operation|u0|Mux17~1_combout  = ( \sub_register32_8|u0|q [14] & ( \sub_register32_8|u1|q [14] & ( (!\rAddr[1]~input_o ) # ((!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [14]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [14]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [14] & ( \sub_register32_8|u1|q [14] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u2|q [14])))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )) # (\sub_register32_8|u3|q [14]))) ) ) ) # ( 
// \sub_register32_8|u0|q [14] & ( !\sub_register32_8|u1|q [14] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [14])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [14] & (\rAddr[1]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [14] & ( !\sub_register32_8|u1|q [14] & ( (\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [14]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [14])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [14]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u2|q [14]),
	.datae(!\sub_register32_8|u0|q [14]),
	.dataf(!\sub_register32_8|u1|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux17~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux17~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \sub_read_operation|u0|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \sub_read_operation|u0|Mux17~2 (
// Equation(s):
// \sub_read_operation|u0|Mux17~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux17~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux17~0_combout ))

	.dataa(!\rAddr[2]~input_o ),
	.datab(!\sub_read_operation|u0|Mux17~0_combout ),
	.datac(!\sub_read_operation|u0|Mux17~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux17~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux17~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sub_read_operation|u0|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \wData[15]~input (
	.i(wData[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[15]~input_o ));
// synopsys translate_off
defparam \wData[15]~input .bus_hold = "false";
defparam \wData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y4_N5
dffeas \sub_register32_8|u6|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \sub_register32_8|u4|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N56
dffeas \sub_register32_8|u7|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \sub_register32_8|u5|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux16~0 (
// Equation(s):
// \sub_read_operation|u0|Mux16~0_combout  = ( \sub_register32_8|u7|q [15] & ( \sub_register32_8|u5|q [15] & ( ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [15]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [15]))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [15] & ( \sub_register32_8|u5|q [15] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o ) # (\sub_register32_8|u4|q [15])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [15] & ((!\rAddr[0]~input_o )))) ) ) ) # ( 
// \sub_register32_8|u7|q [15] & ( !\sub_register32_8|u5|q [15] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u4|q [15] & !\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q [15]))) ) ) ) # ( 
// !\sub_register32_8|u7|q [15] & ( !\sub_register32_8|u5|q [15] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [15]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [15])))) ) ) )

	.dataa(!\sub_register32_8|u6|q [15]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u4|q [15]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u7|q [15]),
	.dataf(!\sub_register32_8|u5|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux16~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux16~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \sub_read_operation|u0|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N58
dffeas \sub_register32_8|u1|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N57
cyclonev_lcell_comb \sub_register32_8|u2|q[15]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[15]~feeder_combout  = ( \wData[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[15]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N58
dffeas \sub_register32_8|u2|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N32
dffeas \sub_register32_8|u0|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N35
dffeas \sub_register32_8|u3|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[15]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[15] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux16~1 (
// Equation(s):
// \sub_read_operation|u0|Mux16~1_combout  = ( \sub_register32_8|u0|q [15] & ( \sub_register32_8|u3|q [15] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u1|q [15]))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o ) # 
// (\sub_register32_8|u2|q [15])))) ) ) ) # ( !\sub_register32_8|u0|q [15] & ( \sub_register32_8|u3|q [15] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [15] & ((\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o ) # 
// (\sub_register32_8|u2|q [15])))) ) ) ) # ( \sub_register32_8|u0|q [15] & ( !\sub_register32_8|u3|q [15] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u1|q [15]))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u2|q [15] & 
// !\rAddr[0]~input_o )))) ) ) ) # ( !\sub_register32_8|u0|q [15] & ( !\sub_register32_8|u3|q [15] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [15] & ((\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u2|q [15] & !\rAddr[0]~input_o 
// )))) ) ) )

	.dataa(!\sub_register32_8|u1|q [15]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u2|q [15]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u0|q [15]),
	.dataf(!\sub_register32_8|u3|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux16~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux16~1 .lut_mask = 64'h0344CF440377CF77;
defparam \sub_read_operation|u0|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N3
cyclonev_lcell_comb \sub_read_operation|u0|Mux16~2 (
// Equation(s):
// \sub_read_operation|u0|Mux16~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux16~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux16~0_combout ))

	.dataa(!\rAddr[2]~input_o ),
	.datab(!\sub_read_operation|u0|Mux16~0_combout ),
	.datac(!\sub_read_operation|u0|Mux16~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux16~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux16~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sub_read_operation|u0|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \wData[16]~input (
	.i(wData[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[16]~input_o ));
// synopsys translate_off
defparam \wData[16]~input .bus_hold = "false";
defparam \wData[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y4_N41
dffeas \sub_register32_8|u6|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N39
cyclonev_lcell_comb \sub_register32_8|u5|q[16]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[16]~feeder_combout  = \wData[16]~input_o 

	.dataa(!\wData[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[16]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[16]~feeder .lut_mask = 64'h5555555555555555;
defparam \sub_register32_8|u5|q[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N40
dffeas \sub_register32_8|u5|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N8
dffeas \sub_register32_8|u7|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N14
dffeas \sub_register32_8|u4|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux15~0 (
// Equation(s):
// \sub_read_operation|u0|Mux15~0_combout  = ( \sub_register32_8|u7|q [16] & ( \sub_register32_8|u4|q [16] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [16])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u6|q [16]))) ) ) ) # ( !\sub_register32_8|u7|q [16] & ( \sub_register32_8|u4|q [16] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [16])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [16] & 
// ((!\rAddr[0]~input_o )))) ) ) ) # ( \sub_register32_8|u7|q [16] & ( !\sub_register32_8|u4|q [16] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [16] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q 
// [16]))) ) ) ) # ( !\sub_register32_8|u7|q [16] & ( !\sub_register32_8|u4|q [16] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [16] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [16] & ((!\rAddr[0]~input_o )))) ) ) )

	.dataa(!\rAddr[1]~input_o ),
	.datab(!\sub_register32_8|u6|q [16]),
	.datac(!\sub_register32_8|u5|q [16]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u7|q [16]),
	.dataf(!\sub_register32_8|u4|q [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux15~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux15~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \sub_read_operation|u0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N46
dffeas \sub_register32_8|u1|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N8
dffeas \sub_register32_8|u3|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N44
dffeas \sub_register32_8|u0|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N37
dffeas \sub_register32_8|u2|q[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[16]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[16] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux15~1 (
// Equation(s):
// \sub_read_operation|u0|Mux15~1_combout  = ( \sub_register32_8|u0|q [16] & ( \sub_register32_8|u2|q [16] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [16])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [16])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [16] & ( \sub_register32_8|u2|q [16] & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [16] & ((\rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u3|q [16])))) ) ) ) # ( 
// \sub_register32_8|u0|q [16] & ( !\sub_register32_8|u2|q [16] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u1|q [16]))) # (\rAddr[1]~input_o  & (((\sub_register32_8|u3|q [16] & \rAddr[0]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u0|q [16] & ( !\sub_register32_8|u2|q [16] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [16])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [16]))))) ) ) )

	.dataa(!\sub_register32_8|u1|q [16]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u3|q [16]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u0|q [16]),
	.dataf(!\sub_register32_8|u2|q [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux15~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux15~1 .lut_mask = 64'h0047CC473347FF47;
defparam \sub_read_operation|u0|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \sub_read_operation|u0|Mux15~2 (
// Equation(s):
// \sub_read_operation|u0|Mux15~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux15~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux15~1_combout  ) )

	.dataa(gnd),
	.datab(!\sub_read_operation|u0|Mux15~0_combout ),
	.datac(!\sub_read_operation|u0|Mux15~1_combout ),
	.datad(gnd),
	.datae(!\rAddr[2]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux15~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux15~2 .lut_mask = 64'h0F0F33330F0F3333;
defparam \sub_read_operation|u0|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \wData[17]~input (
	.i(wData[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[17]~input_o ));
// synopsys translate_off
defparam \wData[17]~input .bus_hold = "false";
defparam \wData[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \sub_register32_8|u6|q[17]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[17]~feeder_combout  = ( \wData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[17]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \sub_register32_8|u6|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N9
cyclonev_lcell_comb \sub_register32_8|u5|q[17]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[17]~feeder_combout  = ( \wData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[17]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N10
dffeas \sub_register32_8|u5|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \sub_register32_8|u4|q[17]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[17]~feeder_combout  = ( \wData[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[17]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \sub_register32_8|u4|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N41
dffeas \sub_register32_8|u7|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N39
cyclonev_lcell_comb \sub_read_operation|u0|Mux14~0 (
// Equation(s):
// \sub_read_operation|u0|Mux14~0_combout  = ( \sub_register32_8|u7|q [17] & ( \rAddr[1]~input_o  & ( (\rAddr[0]~input_o ) # (\sub_register32_8|u6|q [17]) ) ) ) # ( !\sub_register32_8|u7|q [17] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [17] & 
// !\rAddr[0]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [17] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [17]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [17])) ) ) ) # ( !\sub_register32_8|u7|q [17] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [17]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [17])) ) ) )

	.dataa(!\sub_register32_8|u6|q [17]),
	.datab(!\sub_register32_8|u5|q [17]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u4|q [17]),
	.datae(!\sub_register32_8|u7|q [17]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux14~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux14~0 .lut_mask = 64'h03F303F350505F5F;
defparam \sub_read_operation|u0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N4
dffeas \sub_register32_8|u1|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N41
dffeas \sub_register32_8|u3|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \sub_register32_8|u0|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \sub_register32_8|u2|q[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[17]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[17] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux14~1 (
// Equation(s):
// \sub_read_operation|u0|Mux14~1_combout  = ( \sub_register32_8|u0|q [17] & ( \sub_register32_8|u2|q [17] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [17])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [17])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [17] & ( \sub_register32_8|u2|q [17] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [17])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [17]))))) ) ) 
// ) # ( \sub_register32_8|u0|q [17] & ( !\sub_register32_8|u2|q [17] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [17])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q 
// [17]))))) ) ) ) # ( !\sub_register32_8|u0|q [17] & ( !\sub_register32_8|u2|q [17] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [17])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [17]))))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u1|q [17]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u3|q [17]),
	.datae(!\sub_register32_8|u0|q [17]),
	.dataf(!\sub_register32_8|u2|q [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux14~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux14~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \sub_read_operation|u0|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux14~2 (
// Equation(s):
// \sub_read_operation|u0|Mux14~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux14~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux14~0_combout ))

	.dataa(!\sub_read_operation|u0|Mux14~0_combout ),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux14~1_combout ),
	.datad(!\rAddr[2]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux14~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux14~2 .lut_mask = 64'h0F550F550F550F55;
defparam \sub_read_operation|u0|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \wData[18]~input (
	.i(wData[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[18]~input_o ));
// synopsys translate_off
defparam \wData[18]~input .bus_hold = "false";
defparam \wData[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N51
cyclonev_lcell_comb \sub_register32_8|u3|q[18]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[18]~feeder_combout  = ( \wData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[18]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N53
dffeas \sub_register32_8|u3|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N24
cyclonev_lcell_comb \sub_register32_8|u1|q[18]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[18]~feeder_combout  = ( \wData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[18]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N25
dffeas \sub_register32_8|u1|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \sub_register32_8|u0|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N44
dffeas \sub_register32_8|u2|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux13~1 (
// Equation(s):
// \sub_read_operation|u0|Mux13~1_combout  = ( \sub_register32_8|u0|q [18] & ( \sub_register32_8|u2|q [18] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [18]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [18]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [18] & ( \sub_register32_8|u2|q [18] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u1|q [18] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u3|q [18]))) ) ) ) # ( 
// \sub_register32_8|u0|q [18] & ( !\sub_register32_8|u2|q [18] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [18])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [18] & ((\rAddr[0]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u0|q [18] & ( !\sub_register32_8|u2|q [18] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [18]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [18])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [18]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u1|q [18]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u0|q [18]),
	.dataf(!\sub_register32_8|u2|q [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux13~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux13~1 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \sub_read_operation|u0|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N34
dffeas \sub_register32_8|u5|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \sub_register32_8|u6|q[18]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[18]~feeder_combout  = ( \wData[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[18]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \sub_register32_8|u6|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N49
dffeas \sub_register32_8|u4|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \sub_register32_8|u7|q[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[18]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[18] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux13~0 (
// Equation(s):
// \sub_read_operation|u0|Mux13~0_combout  = ( \sub_register32_8|u7|q [18] & ( \rAddr[0]~input_o  & ( (\rAddr[1]~input_o ) # (\sub_register32_8|u5|q [18]) ) ) ) # ( !\sub_register32_8|u7|q [18] & ( \rAddr[0]~input_o  & ( (\sub_register32_8|u5|q [18] & 
// !\rAddr[1]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [18] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [18]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [18])) ) ) ) # ( !\sub_register32_8|u7|q [18] & ( 
// !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u4|q [18]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [18])) ) ) )

	.dataa(!\sub_register32_8|u5|q [18]),
	.datab(!\sub_register32_8|u6|q [18]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u4|q [18]),
	.datae(!\sub_register32_8|u7|q [18]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux13~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux13~0 .lut_mask = 64'h03F303F350505F5F;
defparam \sub_read_operation|u0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux13~2 (
// Equation(s):
// \sub_read_operation|u0|Mux13~2_combout  = ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux13~0_combout  ) ) # ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux13~1_combout  ) )

	.dataa(gnd),
	.datab(!\sub_read_operation|u0|Mux13~1_combout ),
	.datac(!\sub_read_operation|u0|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux13~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux13~2 .lut_mask = 64'h333333330F0F0F0F;
defparam \sub_read_operation|u0|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \wData[19]~input (
	.i(wData[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[19]~input_o ));
// synopsys translate_off
defparam \wData[19]~input .bus_hold = "false";
defparam \wData[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y5_N28
dffeas \sub_register32_8|u1|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \sub_register32_8|u3|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N56
dffeas \sub_register32_8|u0|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y5_N31
dffeas \sub_register32_8|u2|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux12~1 (
// Equation(s):
// \sub_read_operation|u0|Mux12~1_combout  = ( \sub_register32_8|u0|q [19] & ( \sub_register32_8|u2|q [19] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [19])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [19])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [19] & ( \sub_register32_8|u2|q [19] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [19])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [19]))))) ) ) 
// ) # ( \sub_register32_8|u0|q [19] & ( !\sub_register32_8|u2|q [19] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [19])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q 
// [19]))))) ) ) ) # ( !\sub_register32_8|u0|q [19] & ( !\sub_register32_8|u2|q [19] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [19])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [19]))))) ) ) )

	.dataa(!\sub_register32_8|u1|q [19]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u3|q [19]),
	.datae(!\sub_register32_8|u0|q [19]),
	.dataf(!\sub_register32_8|u2|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux12~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux12~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \sub_read_operation|u0|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \sub_register32_8|u4|q[19]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[19]~feeder_combout  = ( \wData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[19]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \sub_register32_8|u4|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N12
cyclonev_lcell_comb \sub_register32_8|u5|q[19]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[19]~feeder_combout  = ( \wData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[19]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \sub_register32_8|u5|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N20
dffeas \sub_register32_8|u7|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[19]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \sub_register32_8|u6|q[19]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[19]~feeder_combout  = ( \wData[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[19]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N4
dffeas \sub_register32_8|u6|q[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[19] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux12~0 (
// Equation(s):
// \sub_read_operation|u0|Mux12~0_combout  = ( \sub_register32_8|u7|q [19] & ( \sub_register32_8|u6|q [19] & ( ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [19])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [19])))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [19] & ( \sub_register32_8|u6|q [19] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u4|q [19]))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o  & \sub_register32_8|u5|q [19])))) ) ) ) # ( 
// \sub_register32_8|u7|q [19] & ( !\sub_register32_8|u6|q [19] & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [19] & (!\rAddr[1]~input_o ))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [19]) # (\rAddr[1]~input_o )))) ) ) ) # ( 
// !\sub_register32_8|u7|q [19] & ( !\sub_register32_8|u6|q [19] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [19])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [19]))))) ) ) )

	.dataa(!\sub_register32_8|u4|q [19]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u5|q [19]),
	.datae(!\sub_register32_8|u7|q [19]),
	.dataf(!\sub_register32_8|u6|q [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux12~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux12~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \sub_read_operation|u0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux12~2 (
// Equation(s):
// \sub_read_operation|u0|Mux12~2_combout  = ( \sub_read_operation|u0|Mux12~0_combout  & ( (\sub_read_operation|u0|Mux12~1_combout ) # (\rAddr[2]~input_o ) ) ) # ( !\sub_read_operation|u0|Mux12~0_combout  & ( (!\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux12~1_combout ) ) )

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sub_read_operation|u0|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux12~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux12~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sub_read_operation|u0|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \wData[20]~input (
	.i(wData[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[20]~input_o ));
// synopsys translate_off
defparam \wData[20]~input .bus_hold = "false";
defparam \wData[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u1|q[20]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[20]~feeder_combout  = ( \wData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[20]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \sub_register32_8|u1|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \sub_register32_8|u3|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N8
dffeas \sub_register32_8|u0|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \sub_register32_8|u2|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux11~1 (
// Equation(s):
// \sub_read_operation|u0|Mux11~1_combout  = ( \sub_register32_8|u0|q [20] & ( \sub_register32_8|u2|q [20] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [20])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [20])))) ) ) ) # ( 
// !\sub_register32_8|u0|q [20] & ( \sub_register32_8|u2|q [20] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [20])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [20]))))) ) ) 
// ) # ( \sub_register32_8|u0|q [20] & ( !\sub_register32_8|u2|q [20] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [20])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q 
// [20]))))) ) ) ) # ( !\sub_register32_8|u0|q [20] & ( !\sub_register32_8|u2|q [20] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [20])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [20]))))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u1|q [20]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u3|q [20]),
	.datae(!\sub_register32_8|u0|q [20]),
	.dataf(!\sub_register32_8|u2|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux11~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux11~1 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \sub_read_operation|u0|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \sub_register32_8|u4|q[20]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[20]~feeder_combout  = ( \wData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[20]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \sub_register32_8|u4|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N18
cyclonev_lcell_comb \sub_register32_8|u5|q[20]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[20]~feeder_combout  = ( \wData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[20]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N19
dffeas \sub_register32_8|u5|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N23
dffeas \sub_register32_8|u7|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[20]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \sub_register32_8|u6|q[20]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[20]~feeder_combout  = ( \wData[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[20]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N50
dffeas \sub_register32_8|u6|q[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[20] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \sub_read_operation|u0|Mux11~0 (
// Equation(s):
// \sub_read_operation|u0|Mux11~0_combout  = ( \sub_register32_8|u7|q [20] & ( \sub_register32_8|u6|q [20] & ( ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [20])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [20])))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [20] & ( \sub_register32_8|u6|q [20] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [20])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [20]))))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )))) ) 
// ) ) # ( \sub_register32_8|u7|q [20] & ( !\sub_register32_8|u6|q [20] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [20])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [20]))))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o 
// )))) ) ) ) # ( !\sub_register32_8|u7|q [20] & ( !\sub_register32_8|u6|q [20] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [20])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [20]))))) ) ) )

	.dataa(!\rAddr[1]~input_o ),
	.datab(!\sub_register32_8|u4|q [20]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u5|q [20]),
	.datae(!\sub_register32_8|u7|q [20]),
	.dataf(!\sub_register32_8|u6|q [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux11~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux11~0 .lut_mask = 64'h202A252F707A757F;
defparam \sub_read_operation|u0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \sub_read_operation|u0|Mux11~2 (
// Equation(s):
// \sub_read_operation|u0|Mux11~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux11~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux11~0_combout )))

	.dataa(!\rAddr[2]~input_o ),
	.datab(!\sub_read_operation|u0|Mux11~1_combout ),
	.datac(!\sub_read_operation|u0|Mux11~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux11~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux11~2 .lut_mask = 64'h2727272727272727;
defparam \sub_read_operation|u0|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \wData[21]~input (
	.i(wData[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[21]~input_o ));
// synopsys translate_off
defparam \wData[21]~input .bus_hold = "false";
defparam \wData[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N52
dffeas \sub_register32_8|u5|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N39
cyclonev_lcell_comb \sub_register32_8|u4|q[21]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[21]~feeder_combout  = ( \wData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[21]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N41
dffeas \sub_register32_8|u4|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N44
dffeas \sub_register32_8|u7|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \sub_register32_8|u6|q[21]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[21]~feeder_combout  = ( \wData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[21]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N52
dffeas \sub_register32_8|u6|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux10~0 (
// Equation(s):
// \sub_read_operation|u0|Mux10~0_combout  = ( \sub_register32_8|u7|q [21] & ( \sub_register32_8|u6|q [21] & ( ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [21]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [21]))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [21] & ( \sub_register32_8|u6|q [21] & ( (!\rAddr[0]~input_o  & (((\sub_register32_8|u4|q [21]) # (\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [21] & (!\rAddr[1]~input_o ))) ) ) ) # ( 
// \sub_register32_8|u7|q [21] & ( !\sub_register32_8|u6|q [21] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o  & \sub_register32_8|u4|q [21])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u5|q [21]))) ) ) ) # ( 
// !\sub_register32_8|u7|q [21] & ( !\sub_register32_8|u6|q [21] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [21]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [21])))) ) ) )

	.dataa(!\sub_register32_8|u5|q [21]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u4|q [21]),
	.datae(!\sub_register32_8|u7|q [21]),
	.dataf(!\sub_register32_8|u6|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux10~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux10~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \sub_read_operation|u0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N59
dffeas \sub_register32_8|u3|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N47
dffeas \sub_register32_8|u2|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N20
dffeas \sub_register32_8|u0|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[21]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \sub_register32_8|u1|q[21]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[21]~feeder_combout  = ( \wData[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[21]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \sub_register32_8|u1|q[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[21] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux10~1 (
// Equation(s):
// \sub_read_operation|u0|Mux10~1_combout  = ( \sub_register32_8|u0|q [21] & ( \sub_register32_8|u1|q [21] & ( (!\rAddr[1]~input_o ) # ((!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [21]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [21]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [21] & ( \sub_register32_8|u1|q [21] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u2|q [21])))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )) # (\sub_register32_8|u3|q [21]))) ) ) ) # ( 
// \sub_register32_8|u0|q [21] & ( !\sub_register32_8|u1|q [21] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [21])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [21] & (\rAddr[1]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [21] & ( !\sub_register32_8|u1|q [21] & ( (\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & ((\sub_register32_8|u2|q [21]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u3|q [21])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [21]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u2|q [21]),
	.datae(!\sub_register32_8|u0|q [21]),
	.dataf(!\sub_register32_8|u1|q [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux10~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux10~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \sub_read_operation|u0|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N45
cyclonev_lcell_comb \sub_read_operation|u0|Mux10~2 (
// Equation(s):
// \sub_read_operation|u0|Mux10~2_combout  = ( \sub_read_operation|u0|Mux10~1_combout  & ( (!\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux10~0_combout ) ) ) # ( !\sub_read_operation|u0|Mux10~1_combout  & ( (\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux10~0_combout ) ) )

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux10~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux10~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux10~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sub_read_operation|u0|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \wData[22]~input (
	.i(wData[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[22]~input_o ));
// synopsys translate_off
defparam \wData[22]~input .bus_hold = "false";
defparam \wData[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \sub_register32_8|u3|q[22]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[22]~feeder_combout  = ( \wData[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[22]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \sub_register32_8|u3|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \sub_register32_8|u1|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N2
dffeas \sub_register32_8|u0|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \sub_register32_8|u2|q[22]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[22]~feeder_combout  = ( \wData[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[22]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N53
dffeas \sub_register32_8|u2|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux9~1 (
// Equation(s):
// \sub_read_operation|u0|Mux9~1_combout  = ( \sub_register32_8|u0|q [22] & ( \sub_register32_8|u2|q [22] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [22]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [22]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [22] & ( \sub_register32_8|u2|q [22] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u1|q [22])))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u3|q [22]))) ) ) ) # ( 
// \sub_register32_8|u0|q [22] & ( !\sub_register32_8|u2|q [22] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [22])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [22] & (\rAddr[0]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [22] & ( !\sub_register32_8|u2|q [22] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [22]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [22])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [22]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u1|q [22]),
	.datae(!\sub_register32_8|u0|q [22]),
	.dataf(!\sub_register32_8|u2|q [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux9~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux9~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \sub_read_operation|u0|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N38
dffeas \sub_register32_8|u4|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y5_N57
cyclonev_lcell_comb \sub_register32_8|u5|q[22]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[22]~feeder_combout  = ( \wData[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[22]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N58
dffeas \sub_register32_8|u5|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \sub_register32_8|u7|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N40
dffeas \sub_register32_8|u6|q[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[22]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[22] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux9~0 (
// Equation(s):
// \sub_read_operation|u0|Mux9~0_combout  = ( \sub_register32_8|u7|q [22] & ( \sub_register32_8|u6|q [22] & ( ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [22])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [22])))) # (\rAddr[1]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [22] & ( \sub_register32_8|u6|q [22] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u4|q [22]))) # (\rAddr[0]~input_o  & (((\sub_register32_8|u5|q [22] & !\rAddr[1]~input_o )))) ) ) ) # ( 
// \sub_register32_8|u7|q [22] & ( !\sub_register32_8|u6|q [22] & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [22] & ((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o ) # (\sub_register32_8|u5|q [22])))) ) ) ) # ( 
// !\sub_register32_8|u7|q [22] & ( !\sub_register32_8|u6|q [22] & ( (!\rAddr[1]~input_o  & ((!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [22])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [22]))))) ) ) )

	.dataa(!\sub_register32_8|u4|q [22]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\sub_register32_8|u5|q [22]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u7|q [22]),
	.dataf(!\sub_register32_8|u6|q [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux9~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux9~0 .lut_mask = 64'h4700473347CC47FF;
defparam \sub_read_operation|u0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N33
cyclonev_lcell_comb \sub_read_operation|u0|Mux9~2 (
// Equation(s):
// \sub_read_operation|u0|Mux9~2_combout  = ( \sub_read_operation|u0|Mux9~0_combout  & ( (\sub_read_operation|u0|Mux9~1_combout ) # (\rAddr[2]~input_o ) ) ) # ( !\sub_read_operation|u0|Mux9~0_combout  & ( (!\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux9~1_combout ) ) )

	.dataa(gnd),
	.datab(!\rAddr[2]~input_o ),
	.datac(!\sub_read_operation|u0|Mux9~1_combout ),
	.datad(gnd),
	.datae(!\sub_read_operation|u0|Mux9~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux9~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux9~2 .lut_mask = 64'h0C0C3F3F0C0C3F3F;
defparam \sub_read_operation|u0|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \wData[23]~input (
	.i(wData[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[23]~input_o ));
// synopsys translate_off
defparam \wData[23]~input .bus_hold = "false";
defparam \wData[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N0
cyclonev_lcell_comb \sub_register32_8|u2|q[23]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[23]~feeder_combout  = ( \wData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[23]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N1
dffeas \sub_register32_8|u2|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N43
dffeas \sub_register32_8|u1|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y5_N48
cyclonev_lcell_comb \sub_register32_8|u3|q[23]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[23]~feeder_combout  = ( \wData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[23]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y5_N50
dffeas \sub_register32_8|u3|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N26
dffeas \sub_register32_8|u0|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux8~1 (
// Equation(s):
// \sub_read_operation|u0|Mux8~1_combout  = ( \sub_register32_8|u0|q [23] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [23])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [23]))) ) ) ) # ( !\sub_register32_8|u0|q [23] & ( 
// \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [23])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [23]))) ) ) ) # ( \sub_register32_8|u0|q [23] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [23]) ) 
// ) ) # ( !\sub_register32_8|u0|q [23] & ( !\rAddr[1]~input_o  & ( (\sub_register32_8|u1|q [23] & \rAddr[0]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u2|q [23]),
	.datab(!\sub_register32_8|u1|q [23]),
	.datac(!\sub_register32_8|u3|q [23]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u0|q [23]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux8~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux8~1 .lut_mask = 64'h0033FF33550F550F;
defparam \sub_read_operation|u0|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N17
dffeas \sub_register32_8|u6|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N9
cyclonev_lcell_comb \sub_register32_8|u5|q[23]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[23]~feeder_combout  = ( \wData[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[23]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N11
dffeas \sub_register32_8|u5|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \sub_register32_8|u7|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[23]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u4|q[23]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[23]~feeder_combout  = \wData[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[23]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[23]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u4|q[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N2
dffeas \sub_register32_8|u4|q[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[23] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux8~0 (
// Equation(s):
// \sub_read_operation|u0|Mux8~0_combout  = ( \sub_register32_8|u7|q [23] & ( \sub_register32_8|u4|q [23] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [23])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u6|q [23]))) ) ) ) # ( !\sub_register32_8|u7|q [23] & ( \sub_register32_8|u4|q [23] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [23])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [23] & 
// ((!\rAddr[0]~input_o )))) ) ) ) # ( \sub_register32_8|u7|q [23] & ( !\sub_register32_8|u4|q [23] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [23] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q 
// [23]))) ) ) ) # ( !\sub_register32_8|u7|q [23] & ( !\sub_register32_8|u4|q [23] & ( (!\rAddr[1]~input_o  & (((\sub_register32_8|u5|q [23] & \rAddr[0]~input_o )))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [23] & ((!\rAddr[0]~input_o )))) ) ) )

	.dataa(!\rAddr[1]~input_o ),
	.datab(!\sub_register32_8|u6|q [23]),
	.datac(!\sub_register32_8|u5|q [23]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u7|q [23]),
	.dataf(!\sub_register32_8|u4|q [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux8~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux8~0 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \sub_read_operation|u0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N15
cyclonev_lcell_comb \sub_read_operation|u0|Mux8~2 (
// Equation(s):
// \sub_read_operation|u0|Mux8~2_combout  = ( \sub_read_operation|u0|Mux8~0_combout  & ( (\sub_read_operation|u0|Mux8~1_combout ) # (\rAddr[2]~input_o ) ) ) # ( !\sub_read_operation|u0|Mux8~0_combout  & ( (!\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux8~1_combout ) ) )

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sub_read_operation|u0|Mux8~1_combout ),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux8~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux8~2 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \sub_read_operation|u0|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \wData[24]~input (
	.i(wData[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[24]~input_o ));
// synopsys translate_off
defparam \wData[24]~input .bus_hold = "false";
defparam \wData[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y4_N55
dffeas \sub_register32_8|u1|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \sub_register32_8|u2|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N19
dffeas \sub_register32_8|u3|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \sub_register32_8|u0|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \sub_read_operation|u0|Mux7~1 (
// Equation(s):
// \sub_read_operation|u0|Mux7~1_combout  = ( \sub_register32_8|u0|q [24] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [24])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [24]))) ) ) ) # ( !\sub_register32_8|u0|q [24] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [24])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [24]))) ) ) ) # ( \sub_register32_8|u0|q [24] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [24]) ) 
// ) ) # ( !\sub_register32_8|u0|q [24] & ( !\rAddr[0]~input_o  & ( (\sub_register32_8|u2|q [24] & \rAddr[1]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u1|q [24]),
	.datab(!\sub_register32_8|u2|q [24]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u3|q [24]),
	.datae(!\sub_register32_8|u0|q [24]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux7~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux7~1 .lut_mask = 64'h0303F3F3505F505F;
defparam \sub_read_operation|u0|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \sub_register32_8|u4|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y5_N21
cyclonev_lcell_comb \sub_register32_8|u5|q[24]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[24]~feeder_combout  = ( \wData[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[24]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N22
dffeas \sub_register32_8|u5|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \sub_register32_8|u6|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N38
dffeas \sub_register32_8|u7|q[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[24]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[24] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux7~0 (
// Equation(s):
// \sub_read_operation|u0|Mux7~0_combout  = ( \sub_register32_8|u7|q [24] & ( \rAddr[0]~input_o  & ( (\rAddr[1]~input_o ) # (\sub_register32_8|u5|q [24]) ) ) ) # ( !\sub_register32_8|u7|q [24] & ( \rAddr[0]~input_o  & ( (\sub_register32_8|u5|q [24] & 
// !\rAddr[1]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [24] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [24])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [24]))) ) ) ) # ( !\sub_register32_8|u7|q [24] & ( 
// !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [24])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [24]))) ) ) )

	.dataa(!\sub_register32_8|u4|q [24]),
	.datab(!\sub_register32_8|u5|q [24]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u6|q [24]),
	.datae(!\sub_register32_8|u7|q [24]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux7~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux7~0 .lut_mask = 64'h505F505F30303F3F;
defparam \sub_read_operation|u0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \sub_read_operation|u0|Mux7~2 (
// Equation(s):
// \sub_read_operation|u0|Mux7~2_combout  = ( \sub_read_operation|u0|Mux7~0_combout  & ( (\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux7~1_combout ) ) ) # ( !\sub_read_operation|u0|Mux7~0_combout  & ( (\sub_read_operation|u0|Mux7~1_combout  & 
// !\rAddr[2]~input_o ) ) )

	.dataa(!\sub_read_operation|u0|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rAddr[2]~input_o ),
	.datae(!\sub_read_operation|u0|Mux7~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux7~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux7~2 .lut_mask = 64'h550055FF550055FF;
defparam \sub_read_operation|u0|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \wData[25]~input (
	.i(wData[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[25]~input_o ));
// synopsys translate_off
defparam \wData[25]~input .bus_hold = "false";
defparam \wData[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N39
cyclonev_lcell_comb \sub_register32_8|u3|q[25]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[25]~feeder_combout  = ( \wData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[25]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N40
dffeas \sub_register32_8|u3|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u1|q[25]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[25]~feeder_combout  = ( \wData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[25]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \sub_register32_8|u1|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \sub_register32_8|u2|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \sub_register32_8|u0|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux6~1 (
// Equation(s):
// \sub_read_operation|u0|Mux6~1_combout  = ( \sub_register32_8|u0|q [25] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [25]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [25])) ) ) ) # ( !\sub_register32_8|u0|q [25] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [25]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [25])) ) ) ) # ( \sub_register32_8|u0|q [25] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [25]) ) 
// ) ) # ( !\sub_register32_8|u0|q [25] & ( !\rAddr[0]~input_o  & ( (\rAddr[1]~input_o  & \sub_register32_8|u2|q [25]) ) ) )

	.dataa(!\sub_register32_8|u3|q [25]),
	.datab(!\sub_register32_8|u1|q [25]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u2|q [25]),
	.datae(!\sub_register32_8|u0|q [25]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux6~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux6~1 .lut_mask = 64'h000FF0FF35353535;
defparam \sub_read_operation|u0|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N2
dffeas \sub_register32_8|u6|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \sub_register32_8|u5|q[25]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[25]~feeder_combout  = ( \wData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[25]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \sub_register32_8|u5|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \sub_register32_8|u7|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[25]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u4|q[25]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[25]~feeder_combout  = ( \wData[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[25]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N1
dffeas \sub_register32_8|u4|q[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[25] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux6~0 (
// Equation(s):
// \sub_read_operation|u0|Mux6~0_combout  = ( \sub_register32_8|u7|q [25] & ( \sub_register32_8|u4|q [25] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [25])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # 
// (\sub_register32_8|u6|q [25]))) ) ) ) # ( !\sub_register32_8|u7|q [25] & ( \sub_register32_8|u4|q [25] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u5|q [25])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [25] & 
// (!\rAddr[0]~input_o ))) ) ) ) # ( \sub_register32_8|u7|q [25] & ( !\sub_register32_8|u4|q [25] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u5|q [25])))) # (\rAddr[1]~input_o  & (((\rAddr[0]~input_o )) # (\sub_register32_8|u6|q 
// [25]))) ) ) ) # ( !\sub_register32_8|u7|q [25] & ( !\sub_register32_8|u4|q [25] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u5|q [25])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u6|q [25] & (!\rAddr[0]~input_o ))) ) ) )

	.dataa(!\rAddr[1]~input_o ),
	.datab(!\sub_register32_8|u6|q [25]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u5|q [25]),
	.datae(!\sub_register32_8|u7|q [25]),
	.dataf(!\sub_register32_8|u4|q [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux6~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux6~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \sub_read_operation|u0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \sub_read_operation|u0|Mux6~2 (
// Equation(s):
// \sub_read_operation|u0|Mux6~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux6~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux6~0_combout )))

	.dataa(!\rAddr[2]~input_o ),
	.datab(!\sub_read_operation|u0|Mux6~1_combout ),
	.datac(!\sub_read_operation|u0|Mux6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux6~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux6~2 .lut_mask = 64'h2727272727272727;
defparam \sub_read_operation|u0|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \wData[26]~input (
	.i(wData[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[26]~input_o ));
// synopsys translate_off
defparam \wData[26]~input .bus_hold = "false";
defparam \wData[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N3
cyclonev_lcell_comb \sub_register32_8|u4|q[26]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[26]~feeder_combout  = ( \wData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[26]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N4
dffeas \sub_register32_8|u4|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \sub_register32_8|u6|q[26]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[26]~feeder_combout  = ( \wData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[26]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N1
dffeas \sub_register32_8|u6|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \sub_register32_8|u7|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \sub_register32_8|u5|q[26]~feeder (
// Equation(s):
// \sub_register32_8|u5|q[26]~feeder_combout  = ( \wData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u5|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u5|q[26]~feeder .extended_lut = "off";
defparam \sub_register32_8|u5|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u5|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N32
dffeas \sub_register32_8|u5|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u5|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \sub_read_operation|u0|Mux5~0 (
// Equation(s):
// \sub_read_operation|u0|Mux5~0_combout  = ( \sub_register32_8|u7|q [26] & ( \sub_register32_8|u5|q [26] & ( ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [26])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [26])))) # (\rAddr[0]~input_o ) ) ) ) # ( 
// !\sub_register32_8|u7|q [26] & ( \sub_register32_8|u5|q [26] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [26])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [26]))))) # (\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) ) 
// ) ) # ( \sub_register32_8|u7|q [26] & ( !\sub_register32_8|u5|q [26] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [26])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [26]))))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o 
// )))) ) ) ) # ( !\sub_register32_8|u7|q [26] & ( !\sub_register32_8|u5|q [26] & ( (!\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & (\sub_register32_8|u4|q [26])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u6|q [26]))))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u4|q [26]),
	.datac(!\sub_register32_8|u6|q [26]),
	.datad(!\rAddr[1]~input_o ),
	.datae(!\sub_register32_8|u7|q [26]),
	.dataf(!\sub_register32_8|u5|q [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux5~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux5~0 .lut_mask = 64'h220A225F770A775F;
defparam \sub_read_operation|u0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N12
cyclonev_lcell_comb \sub_register32_8|u3|q[26]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[26]~feeder_combout  = ( \wData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[26]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N13
dffeas \sub_register32_8|u3|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N57
cyclonev_lcell_comb \sub_register32_8|u1|q[26]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[26]~feeder_combout  = ( \wData[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[26]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u1|q[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N58
dffeas \sub_register32_8|u1|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \sub_register32_8|u0|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \sub_register32_8|u2|q[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[26]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[26] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux5~1 (
// Equation(s):
// \sub_read_operation|u0|Mux5~1_combout  = ( \sub_register32_8|u0|q [26] & ( \sub_register32_8|u2|q [26] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [26]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [26]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [26] & ( \sub_register32_8|u2|q [26] & ( (!\rAddr[1]~input_o  & (((\rAddr[0]~input_o  & \sub_register32_8|u1|q [26])))) # (\rAddr[1]~input_o  & (((!\rAddr[0]~input_o )) # (\sub_register32_8|u3|q [26]))) ) ) ) # ( 
// \sub_register32_8|u0|q [26] & ( !\sub_register32_8|u2|q [26] & ( (!\rAddr[1]~input_o  & (((!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [26])))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [26] & (\rAddr[0]~input_o ))) ) ) ) # ( 
// !\sub_register32_8|u0|q [26] & ( !\sub_register32_8|u2|q [26] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [26]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [26])))) ) ) )

	.dataa(!\sub_register32_8|u3|q [26]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u1|q [26]),
	.datae(!\sub_register32_8|u0|q [26]),
	.dataf(!\sub_register32_8|u2|q [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux5~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux5~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \sub_read_operation|u0|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \sub_read_operation|u0|Mux5~2 (
// Equation(s):
// \sub_read_operation|u0|Mux5~2_combout  = ( \sub_read_operation|u0|Mux5~1_combout  & ( (!\rAddr[2]~input_o ) # (\sub_read_operation|u0|Mux5~0_combout ) ) ) # ( !\sub_read_operation|u0|Mux5~1_combout  & ( (\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux5~0_combout ) ) )

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sub_read_operation|u0|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux5~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux5~2 .lut_mask = 64'h05050505AFAFAFAF;
defparam \sub_read_operation|u0|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \wData[27]~input (
	.i(wData[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[27]~input_o ));
// synopsys translate_off
defparam \wData[27]~input .bus_hold = "false";
defparam \wData[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \sub_register32_8|u1|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N37
dffeas \sub_register32_8|u2|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \sub_register32_8|u3|q[27]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[27]~feeder_combout  = ( \wData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[27]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \sub_register32_8|u3|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \sub_register32_8|u0|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux4~1 (
// Equation(s):
// \sub_read_operation|u0|Mux4~1_combout  = ( \sub_register32_8|u0|q [27] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [27])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [27]))) ) ) ) # ( !\sub_register32_8|u0|q [27] & ( 
// \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [27])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [27]))) ) ) ) # ( \sub_register32_8|u0|q [27] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [27]) ) 
// ) ) # ( !\sub_register32_8|u0|q [27] & ( !\rAddr[1]~input_o  & ( (\sub_register32_8|u1|q [27] & \rAddr[0]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u1|q [27]),
	.datab(!\sub_register32_8|u2|q [27]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u3|q [27]),
	.datae(!\sub_register32_8|u0|q [27]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux4~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux4~1 .lut_mask = 64'h0505F5F5303F303F;
defparam \sub_read_operation|u0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \sub_register32_8|u6|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \sub_register32_8|u4|q[27]~feeder (
// Equation(s):
// \sub_register32_8|u4|q[27]~feeder_combout  = ( \wData[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u4|q[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u4|q[27]~feeder .extended_lut = "off";
defparam \sub_register32_8|u4|q[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u4|q[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \sub_register32_8|u4|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u4|q[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N49
dffeas \sub_register32_8|u5|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \sub_register32_8|u7|q[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[27]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[27] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux4~0 (
// Equation(s):
// \sub_read_operation|u0|Mux4~0_combout  = ( \sub_register32_8|u7|q [27] & ( \rAddr[1]~input_o  & ( (\rAddr[0]~input_o ) # (\sub_register32_8|u6|q [27]) ) ) ) # ( !\sub_register32_8|u7|q [27] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [27] & 
// !\rAddr[0]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [27] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [27])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [27]))) ) ) ) # ( !\sub_register32_8|u7|q [27] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u4|q [27])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u5|q [27]))) ) ) )

	.dataa(!\sub_register32_8|u6|q [27]),
	.datab(!\sub_register32_8|u4|q [27]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u5|q [27]),
	.datae(!\sub_register32_8|u7|q [27]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux4~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux4~0 .lut_mask = 64'h303F303F50505F5F;
defparam \sub_read_operation|u0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \sub_read_operation|u0|Mux4~2 (
// Equation(s):
// \sub_read_operation|u0|Mux4~2_combout  = ( \sub_read_operation|u0|Mux4~0_combout  & ( \rAddr[2]~input_o  ) ) # ( \sub_read_operation|u0|Mux4~0_combout  & ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux4~1_combout  ) ) ) # ( 
// !\sub_read_operation|u0|Mux4~0_combout  & ( !\rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux4~1_combout  ) ) )

	.dataa(!\sub_read_operation|u0|Mux4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sub_read_operation|u0|Mux4~0_combout ),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux4~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux4~2 .lut_mask = 64'h555555550000FFFF;
defparam \sub_read_operation|u0|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \wData[28]~input (
	.i(wData[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[28]~input_o ));
// synopsys translate_off
defparam \wData[28]~input .bus_hold = "false";
defparam \wData[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \sub_register32_8|u3|q[28]~feeder (
// Equation(s):
// \sub_register32_8|u3|q[28]~feeder_combout  = ( \wData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u3|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u3|q[28]~feeder .extended_lut = "off";
defparam \sub_register32_8|u3|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u3|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \sub_register32_8|u3|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u3|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N49
dffeas \sub_register32_8|u1|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \sub_register32_8|u0|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \sub_register32_8|u2|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \sub_read_operation|u0|Mux3~1 (
// Equation(s):
// \sub_read_operation|u0|Mux3~1_combout  = ( \sub_register32_8|u0|q [28] & ( \sub_register32_8|u2|q [28] & ( (!\rAddr[0]~input_o ) # ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [28]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [28]))) ) ) ) # ( 
// !\sub_register32_8|u0|q [28] & ( \sub_register32_8|u2|q [28] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [28]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [28])))) ) ) 
// ) # ( \sub_register32_8|u0|q [28] & ( !\sub_register32_8|u2|q [28] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o )))) # (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [28]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q 
// [28])))) ) ) ) # ( !\sub_register32_8|u0|q [28] & ( !\sub_register32_8|u2|q [28] & ( (\rAddr[0]~input_o  & ((!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [28]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [28])))) ) ) )

	.dataa(!\rAddr[0]~input_o ),
	.datab(!\sub_register32_8|u3|q [28]),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u1|q [28]),
	.datae(!\sub_register32_8|u0|q [28]),
	.dataf(!\sub_register32_8|u2|q [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux3~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux3~1 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \sub_read_operation|u0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N13
dffeas \sub_register32_8|u5|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N59
dffeas \sub_register32_8|u4|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \sub_register32_8|u6|q[28]~feeder (
// Equation(s):
// \sub_register32_8|u6|q[28]~feeder_combout  = ( \wData[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u6|q[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u6|q[28]~feeder .extended_lut = "off";
defparam \sub_register32_8|u6|q[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u6|q[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \sub_register32_8|u6|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u6|q[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \sub_register32_8|u7|q[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[28]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[28] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \sub_read_operation|u0|Mux3~0 (
// Equation(s):
// \sub_read_operation|u0|Mux3~0_combout  = ( \sub_register32_8|u7|q [28] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [28]) # (\rAddr[0]~input_o ) ) ) ) # ( !\sub_register32_8|u7|q [28] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & 
// \sub_register32_8|u6|q [28]) ) ) ) # ( \sub_register32_8|u7|q [28] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [28]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [28])) ) ) ) # ( !\sub_register32_8|u7|q [28] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [28]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [28])) ) ) )

	.dataa(!\sub_register32_8|u5|q [28]),
	.datab(!\sub_register32_8|u4|q [28]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u6|q [28]),
	.datae(!\sub_register32_8|u7|q [28]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux3~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux3~0 .lut_mask = 64'h3535353500F00FFF;
defparam \sub_read_operation|u0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \sub_read_operation|u0|Mux3~2 (
// Equation(s):
// \sub_read_operation|u0|Mux3~2_combout  = ( \sub_read_operation|u0|Mux3~0_combout  & ( (\sub_read_operation|u0|Mux3~1_combout ) # (\rAddr[2]~input_o ) ) ) # ( !\sub_read_operation|u0|Mux3~0_combout  & ( (!\rAddr[2]~input_o  & 
// \sub_read_operation|u0|Mux3~1_combout ) ) )

	.dataa(!\rAddr[2]~input_o ),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux3~1_combout ),
	.datad(gnd),
	.datae(!\sub_read_operation|u0|Mux3~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux3~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux3~2 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \sub_read_operation|u0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wData[29]~input (
	.i(wData[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[29]~input_o ));
// synopsys translate_off
defparam \wData[29]~input .bus_hold = "false";
defparam \wData[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \sub_register32_8|u6|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N16
dffeas \sub_register32_8|u5|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \sub_register32_8|u4|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \sub_register32_8|u7|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux2~0 (
// Equation(s):
// \sub_read_operation|u0|Mux2~0_combout  = ( \sub_register32_8|u7|q [29] & ( \rAddr[1]~input_o  & ( (\rAddr[0]~input_o ) # (\sub_register32_8|u6|q [29]) ) ) ) # ( !\sub_register32_8|u7|q [29] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [29] & 
// !\rAddr[0]~input_o ) ) ) ) # ( \sub_register32_8|u7|q [29] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [29]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [29])) ) ) ) # ( !\sub_register32_8|u7|q [29] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [29]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [29])) ) ) )

	.dataa(!\sub_register32_8|u6|q [29]),
	.datab(!\sub_register32_8|u5|q [29]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u4|q [29]),
	.datae(!\sub_register32_8|u7|q [29]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux2~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux2~0 .lut_mask = 64'h03F303F350505F5F;
defparam \sub_read_operation|u0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \sub_register32_8|u2|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \sub_register32_8|u1|q[29]~feeder (
// Equation(s):
// \sub_register32_8|u1|q[29]~feeder_combout  = \wData[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wData[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u1|q[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u1|q[29]~feeder .extended_lut = "off";
defparam \sub_register32_8|u1|q[29]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \sub_register32_8|u1|q[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N5
dffeas \sub_register32_8|u1|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u1|q[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \sub_register32_8|u3|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \sub_register32_8|u0|q[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[29]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[29] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux2~1 (
// Equation(s):
// \sub_read_operation|u0|Mux2~1_combout  = ( \sub_register32_8|u0|q [29] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [29])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [29]))) ) ) ) # ( !\sub_register32_8|u0|q [29] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & (\sub_register32_8|u1|q [29])) # (\rAddr[1]~input_o  & ((\sub_register32_8|u3|q [29]))) ) ) ) # ( \sub_register32_8|u0|q [29] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [29]) ) 
// ) ) # ( !\sub_register32_8|u0|q [29] & ( !\rAddr[0]~input_o  & ( (\sub_register32_8|u2|q [29] & \rAddr[1]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u2|q [29]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u1|q [29]),
	.datad(!\sub_register32_8|u3|q [29]),
	.datae(!\sub_register32_8|u0|q [29]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux2~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux2~1 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \sub_read_operation|u0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \sub_read_operation|u0|Mux2~2 (
// Equation(s):
// \sub_read_operation|u0|Mux2~2_combout  = (!\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux2~1_combout ))) # (\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux2~0_combout ))

	.dataa(!\rAddr[2]~input_o ),
	.datab(!\sub_read_operation|u0|Mux2~0_combout ),
	.datac(!\sub_read_operation|u0|Mux2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux2~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux2~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \sub_read_operation|u0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \wData[30]~input (
	.i(wData[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[30]~input_o ));
// synopsys translate_off
defparam \wData[30]~input .bus_hold = "false";
defparam \wData[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N2
dffeas \sub_register32_8|u2|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N25
dffeas \sub_register32_8|u1|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N38
dffeas \sub_register32_8|u3|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \sub_register32_8|u0|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \sub_read_operation|u0|Mux1~1 (
// Equation(s):
// \sub_read_operation|u0|Mux1~1_combout  = ( \sub_register32_8|u0|q [30] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [30])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [30]))) ) ) ) # ( !\sub_register32_8|u0|q [30] & ( 
// \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & (\sub_register32_8|u2|q [30])) # (\rAddr[0]~input_o  & ((\sub_register32_8|u3|q [30]))) ) ) ) # ( \sub_register32_8|u0|q [30] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o ) # (\sub_register32_8|u1|q [30]) ) 
// ) ) # ( !\sub_register32_8|u0|q [30] & ( !\rAddr[1]~input_o  & ( (\sub_register32_8|u1|q [30] & \rAddr[0]~input_o ) ) ) )

	.dataa(!\sub_register32_8|u2|q [30]),
	.datab(!\sub_register32_8|u1|q [30]),
	.datac(!\sub_register32_8|u3|q [30]),
	.datad(!\rAddr[0]~input_o ),
	.datae(!\sub_register32_8|u0|q [30]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux1~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux1~1 .lut_mask = 64'h0033FF33550F550F;
defparam \sub_read_operation|u0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \sub_register32_8|u5|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N16
dffeas \sub_register32_8|u6|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \sub_register32_8|u7|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \sub_register32_8|u4|q[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[30]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[30] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \sub_read_operation|u0|Mux1~0 (
// Equation(s):
// \sub_read_operation|u0|Mux1~0_combout  = ( \sub_register32_8|u7|q [30] & ( \sub_register32_8|u4|q [30] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u6|q [30])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # 
// (\sub_register32_8|u5|q [30]))) ) ) ) # ( !\sub_register32_8|u7|q [30] & ( \sub_register32_8|u4|q [30] & ( (!\rAddr[0]~input_o  & (((!\rAddr[1]~input_o ) # (\sub_register32_8|u6|q [30])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [30] & 
// (!\rAddr[1]~input_o ))) ) ) ) # ( \sub_register32_8|u7|q [30] & ( !\sub_register32_8|u4|q [30] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u6|q [30])))) # (\rAddr[0]~input_o  & (((\rAddr[1]~input_o )) # (\sub_register32_8|u5|q 
// [30]))) ) ) ) # ( !\sub_register32_8|u7|q [30] & ( !\sub_register32_8|u4|q [30] & ( (!\rAddr[0]~input_o  & (((\rAddr[1]~input_o  & \sub_register32_8|u6|q [30])))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [30] & (!\rAddr[1]~input_o ))) ) ) )

	.dataa(!\sub_register32_8|u5|q [30]),
	.datab(!\rAddr[0]~input_o ),
	.datac(!\rAddr[1]~input_o ),
	.datad(!\sub_register32_8|u6|q [30]),
	.datae(!\sub_register32_8|u7|q [30]),
	.dataf(!\sub_register32_8|u4|q [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux1~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux1~0 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \sub_read_operation|u0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \sub_read_operation|u0|Mux1~2 (
// Equation(s):
// \sub_read_operation|u0|Mux1~2_combout  = (!\rAddr[2]~input_o  & (\sub_read_operation|u0|Mux1~1_combout )) # (\rAddr[2]~input_o  & ((\sub_read_operation|u0|Mux1~0_combout )))

	.dataa(!\sub_read_operation|u0|Mux1~1_combout ),
	.datab(!\sub_read_operation|u0|Mux1~0_combout ),
	.datac(!\rAddr[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux1~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux1~2 .lut_mask = 64'h5353535353535353;
defparam \sub_read_operation|u0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \wData[31]~input (
	.i(wData[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wData[31]~input_o ));
// synopsys translate_off
defparam \wData[31]~input .bus_hold = "false";
defparam \wData[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \sub_register32_8|u5|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u5|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u5|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u5|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \sub_register32_8|u4|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u4|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u4|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u4|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \sub_register32_8|u6|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u6|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u6|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u6|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \sub_register32_8|u7|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u7|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u7|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u7|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux0~0 (
// Equation(s):
// \sub_read_operation|u0|Mux0~0_combout  = ( \sub_register32_8|u7|q [31] & ( \rAddr[1]~input_o  & ( (\sub_register32_8|u6|q [31]) # (\rAddr[0]~input_o ) ) ) ) # ( !\sub_register32_8|u7|q [31] & ( \rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & 
// \sub_register32_8|u6|q [31]) ) ) ) # ( \sub_register32_8|u7|q [31] & ( !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [31]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [31])) ) ) ) # ( !\sub_register32_8|u7|q [31] & ( 
// !\rAddr[1]~input_o  & ( (!\rAddr[0]~input_o  & ((\sub_register32_8|u4|q [31]))) # (\rAddr[0]~input_o  & (\sub_register32_8|u5|q [31])) ) ) )

	.dataa(!\sub_register32_8|u5|q [31]),
	.datab(!\sub_register32_8|u4|q [31]),
	.datac(!\rAddr[0]~input_o ),
	.datad(!\sub_register32_8|u6|q [31]),
	.datae(!\sub_register32_8|u7|q [31]),
	.dataf(!\rAddr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux0~0 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux0~0 .lut_mask = 64'h3535353500F00FFF;
defparam \sub_read_operation|u0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N16
dffeas \sub_register32_8|u3|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u3|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u3|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u3|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N5
dffeas \sub_register32_8|u1|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u1|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u1|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u1|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \sub_register32_8|u2|q[31]~feeder (
// Equation(s):
// \sub_register32_8|u2|q[31]~feeder_combout  = ( \wData[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wData[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_register32_8|u2|q[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_register32_8|u2|q[31]~feeder .extended_lut = "off";
defparam \sub_register32_8|u2|q[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \sub_register32_8|u2|q[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N58
dffeas \sub_register32_8|u2|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\sub_register32_8|u2|q[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sub_write_operation|u0_decoder|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u2|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u2|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u2|q[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \sub_register32_8|u0|q[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wData[31]~input_o ),
	.clrn(\reset_n~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sub_write_operation|u0_decoder|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sub_register32_8|u0|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \sub_register32_8|u0|q[31] .is_wysiwyg = "true";
defparam \sub_register32_8|u0|q[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \sub_read_operation|u0|Mux0~1 (
// Equation(s):
// \sub_read_operation|u0|Mux0~1_combout  = ( \sub_register32_8|u0|q [31] & ( \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [31]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [31])) ) ) ) # ( !\sub_register32_8|u0|q [31] & ( 
// \rAddr[0]~input_o  & ( (!\rAddr[1]~input_o  & ((\sub_register32_8|u1|q [31]))) # (\rAddr[1]~input_o  & (\sub_register32_8|u3|q [31])) ) ) ) # ( \sub_register32_8|u0|q [31] & ( !\rAddr[0]~input_o  & ( (!\rAddr[1]~input_o ) # (\sub_register32_8|u2|q [31]) ) 
// ) ) # ( !\sub_register32_8|u0|q [31] & ( !\rAddr[0]~input_o  & ( (\rAddr[1]~input_o  & \sub_register32_8|u2|q [31]) ) ) )

	.dataa(!\sub_register32_8|u3|q [31]),
	.datab(!\rAddr[1]~input_o ),
	.datac(!\sub_register32_8|u1|q [31]),
	.datad(!\sub_register32_8|u2|q [31]),
	.datae(!\sub_register32_8|u0|q [31]),
	.dataf(!\rAddr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux0~1 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux0~1 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \sub_read_operation|u0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \sub_read_operation|u0|Mux0~2 (
// Equation(s):
// \sub_read_operation|u0|Mux0~2_combout  = ( \sub_read_operation|u0|Mux0~1_combout  & ( \rAddr[2]~input_o  & ( \sub_read_operation|u0|Mux0~0_combout  ) ) ) # ( !\sub_read_operation|u0|Mux0~1_combout  & ( \rAddr[2]~input_o  & ( 
// \sub_read_operation|u0|Mux0~0_combout  ) ) ) # ( \sub_read_operation|u0|Mux0~1_combout  & ( !\rAddr[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sub_read_operation|u0|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\sub_read_operation|u0|Mux0~1_combout ),
	.dataf(!\rAddr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sub_read_operation|u0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sub_read_operation|u0|Mux0~2 .extended_lut = "off";
defparam \sub_read_operation|u0|Mux0~2 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \sub_read_operation|u0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y13_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
