# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../acc_fcl_simulation.srcs/sources_1/imports/HW/data_mover_bram.v" \
"../../../../acc_fcl_simulation.srcs/sources_1/imports/HW/fully_connected_core.v" \
"../../../../acc_fcl_simulation.srcs/sources_1/imports/HW/true_dpbram.v" \
"../../../../acc_fcl_simulation.srcs/sources_1/imports/HW/tb_data_mover_bram.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
