#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed Jun  6 18:06:42 2018
# Process ID: 19996
# Current directory: C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.runs/impl_1
# Command line: vivado.exe -log pass_through.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source pass_through.tcl -notrace
# Log file: C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.runs/impl_1/pass_through.vdi
# Journal file: C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source pass_through.tcl -notrace
Command: link_design -top pass_through -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'cw_ref'
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'cw_ref/inst'
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'cw_ref/inst'
Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'cw_ref/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1206.301 ; gain = 566.199
Finished Parsing XDC File [c:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'cw_ref/inst'
Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/rinel/Desktop/computer_architecture_project/test_hdmi_filter/test_hdmi_filter.srcs/constrs_1/imports/docs/PYNQ-Z1_C.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1207.785 ; gain = 929.117
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC MDRV-1] Multiple Driver Nets: Net <const0> has multiple drivers: GND/G, scl_io/IBUF/O, and sda_io/IBUF/O.
INFO: [Project 1-461] DRC finished with 1 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1207.785 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 2 Errors encountered.
opt_design failed
ERROR: [Common 17-39] 'opt_design' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Jun  6 18:07:21 2018...
