Coin counter implementation with Verilog HDL on FPGA.
