module toggleflipflop(t, clk, q, qb);
input t, clk;
output reg q, qb;
initial q=1'b1;
always@(posedge clk)
begin
case(t)
1'b0:q=q;
1'b1:q=~q;
endcase
qb=~q;
end
endmodule



TEST BENCH


module toggletbff_v;
reg t;
reg clk;
wire q;
wire qb;
toggleflipflop uut(.t(t),.clk(clk),.q(q),.qb(qb));
initial clk=1'b1;
always begin
#10clk=~clk;
end
initial begin
t=1'b0;#100;
t=1'b1;#100;
end
endmodule
