{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 02 19:55:56 2023 " "Info: Processing started: Wed Aug 02 19:55:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fulladdbehavioral4bit -c fulladdbehavioral4bit --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladdbehavioral4bit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fulladdbehavioral4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladdbehavioral4bit " "Info: Found entity 1: fulladdbehavioral4bit" {  } { { "fulladdbehavioral4bit.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/fulladdbehavioral4bit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rippleadder4bitsubckt.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rippleadder4bitsubckt.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleadder4bitsubckt " "Info: Found entity 1: rippleadder4bitsubckt" {  } { { "rippleadder4bitsubckt.v" "" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "rippleadder4bitsubckt " "Info: Elaborating entity \"rippleadder4bitsubckt\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladdbehavioral4bit fulladdbehavioral4bit:stage0 " "Info: Elaborating entity \"fulladdbehavioral4bit\" for hierarchy \"fulladdbehavioral4bit:stage0\"" {  } { { "rippleadder4bitsubckt.v" "stage0" { Text "F:/Verilog Codes/exp2/fulladdbehavioral4bit/rippleadder4bitsubckt.v" 8 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 02 19:55:57 2023 " "Info: Processing ended: Wed Aug 02 19:55:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
