###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 12:37:36 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.209
= Slack Time                    2.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.413 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.085 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.850 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.570 | 
     | U0_RegFile/\Reg_File_reg[0][3] | RN ^       | SDFFRQX2M | 1.008 | 0.052 |   2.209 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.413 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     | U0_RegFile/\Reg_File_reg[0][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.209
= Slack Time                    2.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.413 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.085 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.851 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.570 | 
     | U0_RegFile/\Reg_File_reg[0][4] | RN ^       | SDFFRQX2M | 1.008 | 0.052 |   2.209 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.413 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     | U0_RegFile/\Reg_File_reg[0][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.209
= Slack Time                    2.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.413 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.085 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.851 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.570 | 
     | U0_RegFile/\Reg_File_reg[0][2] | RN ^       | SDFFRQX2M | 1.008 | 0.052 |   2.209 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.413 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     | U0_RegFile/\Reg_File_reg[0][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.209
= Slack Time                    2.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.413 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.086 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.851 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.570 | 
     | U0_RegFile/\Reg_File_reg[0][1] | RN ^       | SDFFRQX2M | 1.008 | 0.052 |   2.209 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.413 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     | U0_RegFile/\Reg_File_reg[0][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.413 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.086 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.851 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\Reg_File_reg[1][1] | RN ^       | SDFFRQX2M | 1.007 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\Reg_File_reg[1][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\Reg_File_reg[0][0] | RN ^       | SDFFRQX2M | 1.007 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\Reg_File_reg[0][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +----------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /RN (^) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\RdData_reg[7]      | RN ^       | SDFFRQX2M | 1.007 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1          | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +-----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\Reg_File_reg[1][2] | RN ^       | SDFFRQX2M | 1.006 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\Reg_File_reg[1][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\Reg_File_reg[0][5] | RN ^       | SDFFRQX2M | 1.006 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\Reg_File_reg[0][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.208
= Slack Time                    2.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.414 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.571 | 
     | U0_RegFile/\Reg_File_reg[1][6] | RN ^       | SDFFRQX2M | 1.006 | 0.051 |   2.208 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.414 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     | U0_RegFile/\Reg_File_reg[1][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.414 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.207
= Slack Time                    2.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.415 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.572 | 
     | U0_RegFile/\Reg_File_reg[0][7] | RN ^       | SDFFRQX2M | 1.006 | 0.050 |   2.207 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.415 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     | U0_RegFile/\Reg_File_reg[0][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.207
= Slack Time                    2.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.415 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.852 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.572 | 
     | U0_RegFile/\Reg_File_reg[1][7] | RN ^       | SDFFRQX2M | 1.006 | 0.050 |   2.207 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.415 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     | U0_RegFile/\Reg_File_reg[1][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.207
= Slack Time                    2.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.415 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.087 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.853 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.572 | 
     | U0_RegFile/\Reg_File_reg[1][4] | RN ^       | SDFFRQX2M | 1.005 | 0.050 |   2.207 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.415 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     | U0_RegFile/\Reg_File_reg[1][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.415 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.088 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.853 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[1][0] | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[1][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[0][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[0][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.088 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.853 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[0][6] | RN ^       | SDFFRQX2M | 1.005 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[0][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[4][2] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[4][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[7][3] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[7][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[4][4] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[4][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[7][2] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[7][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[5][2] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[5][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[5][3] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.416 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     | U0_RegFile/\Reg_File_reg[5][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.416 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.206
= Slack Time                    2.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.416 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.573 | 
     | U0_RegFile/\Reg_File_reg[1][5] | RN ^       | SDFFRQX2M | 1.004 | 0.049 |   2.206 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.417 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     | U0_RegFile/\Reg_File_reg[1][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.205
= Slack Time                    2.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.417 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.089 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.854 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.574 | 
     | U0_RegFile/\Reg_File_reg[4][3] | RN ^       | SDFFRQX2M | 1.003 | 0.048 |   2.205 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.417 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     | U0_RegFile/\Reg_File_reg[4][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.205
= Slack Time                    2.417
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.417 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.090 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.855 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.574 | 
     | U0_RegFile/\Reg_File_reg[5][1] | RN ^       | SDFFRQX2M | 1.003 | 0.048 |   2.205 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.417 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     | U0_RegFile/\Reg_File_reg[5][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.417 | 
     +----------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][2] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.205
= Slack Time                    2.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.418 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.090 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.855 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.575 | 
     | U0_RegFile/\Reg_File_reg[6][2] | RN ^       | SDFFRQX2M | 1.002 | 0.048 |   2.205 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.418 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     | U0_RegFile/\Reg_File_reg[6][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.205
= Slack Time                    2.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.418 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.090 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.855 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.575 | 
     | U0_RegFile/\Reg_File_reg[7][1] | RN ^       | SDFFRQX2M | 1.002 | 0.048 |   2.205 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.418 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     | U0_RegFile/\Reg_File_reg[7][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.204
= Slack Time                    2.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.418 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.090 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.855 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.575 | 
     | U0_RegFile/\Reg_File_reg[6][3] | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   2.204 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.418 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     | U0_RegFile/\Reg_File_reg[6][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.204
= Slack Time                    2.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.418 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.090 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.855 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.575 | 
     | U0_RegFile/\Reg_File_reg[6][4] | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   2.204 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.418 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     | U0_RegFile/\Reg_File_reg[6][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.204
= Slack Time                    2.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.418 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.091 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.856 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.575 | 
     | U0_RegFile/\Reg_File_reg[7][4] | RN ^       | SDFFRQX2M | 1.002 | 0.047 |   2.204 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.418 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     | U0_RegFile/\Reg_File_reg[7][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.418 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.203
= Slack Time                    2.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.419 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.092 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.857 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.576 | 
     | U0_RegFile/\Reg_File_reg[6][5] | RN ^       | SDFFRQX2M | 1.000 | 0.046 |   2.203 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.419 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.419 | 
     | U0_RegFile/\Reg_File_reg[6][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.419 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.203
= Slack Time                    2.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.420 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.092 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.857 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.577 | 
     | U0_RegFile/\Reg_File_reg[7][5] | RN ^       | SDFFRQX2M | 1.000 | 0.046 |   2.203 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.420 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     | U0_RegFile/\Reg_File_reg[7][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[1][3] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[1][3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.202
= Slack Time                    2.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.420 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.092 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.857 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.577 | 
     | U0_RegFile/\Reg_File_reg[1][3] | RN ^       | SDFFRQX2M | 0.999 | 0.046 |   2.202 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.420 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     | U0_RegFile/\Reg_File_reg[1][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][4] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.202
= Slack Time                    2.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.420 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.092 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.857 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.577 | 
     | U0_RegFile/\Reg_File_reg[5][4] | RN ^       | SDFFRQX2M | 0.999 | 0.046 |   2.202 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.420 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     | U0_RegFile/\Reg_File_reg[5][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.202
= Slack Time                    2.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.420 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.093 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.858 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.577 | 
     | U0_RegFile/\Reg_File_reg[5][5] | RN ^       | SDFFRQX2M | 0.999 | 0.045 |   2.202 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.420 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     | U0_RegFile/\Reg_File_reg[5][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.420 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.093 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[4][1] | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[4][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][5] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.093 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[4][5] | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[4][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[5][0] | RN ^       | SDFFRQX2M | 0.998 | 0.045 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[5][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][1] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[6][1] | RN ^       | SDFFRQX2M | 0.998 | 0.044 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[6][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[7][0] | RN ^       | SDFFRQX2M | 0.998 | 0.044 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[7][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.421 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.578 | 
     | U0_RegFile/\Reg_File_reg[4][6] | RN ^       | SDFFRQX2M | 0.998 | 0.044 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.421 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     | U0_RegFile/\Reg_File_reg[4][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.421 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.422 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.579 | 
     | U0_RegFile/\Reg_File_reg[6][6] | RN ^       | SDFFRQX2M | 0.997 | 0.044 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.422 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.422 | 
     | U0_RegFile/\Reg_File_reg[6][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.422 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.378
+ Phase Shift                   5.000
= Required Time                 4.622
- Arrival Time                  2.201
= Slack Time                    2.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.422 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.094 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.859 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.579 | 
     | U0_RegFile/\Reg_File_reg[5][6] | RN ^       | SDFFRQX2M | 0.997 | 0.044 |   2.201 |    4.622 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.422 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.422 | 
     | U0_RegFile/\Reg_File_reg[5][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.422 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][6] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.198
= Slack Time                    2.425
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.425 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.097 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.863 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.582 | 
     | U0_RegFile/\Reg_File_reg[7][6] | RN ^       | SDFFRQX2M | 0.996 | 0.041 |   2.198 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.425 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.425 | 
     | U0_RegFile/\Reg_File_reg[7][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.425 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.193
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.102 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.867 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[4][0] | RN ^       | SDFFRQX2M | 0.996 | 0.036 |   2.193 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[4][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[3][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[3][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.193
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.102 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.867 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[3][7] | RN ^       | SDFFRQX2M | 0.996 | 0.036 |   2.193 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[3][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][0] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][0] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.193
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.102 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.867 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[6][0] | RN ^       | SDFFRQX2M | 0.996 | 0.036 |   2.193 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[6][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[4][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[4][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.193
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.102 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.868 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[4][7] | RN ^       | SDFFRQX2M | 0.996 | 0.036 |   2.193 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[4][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[6][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[6][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.192
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.103 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.868 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[6][7] | RN ^       | SDFFRQX2M | 0.996 | 0.035 |   2.192 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[7][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[7][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.192
= Slack Time                    2.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.430 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.673 |    3.103 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.868 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.587 | 
     | U0_RegFile/\Reg_File_reg[7][7] | RN ^       | SDFFRQX2M | 0.996 | 0.035 |   2.192 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.430 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     | U0_RegFile/\Reg_File_reg[7][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.430 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\Reg_File_reg[5][7] /CK 
Endpoint:   U0_RegFile/\Reg_File_reg[5][7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.377
+ Phase Shift                   5.000
= Required Time                 4.623
- Arrival Time                  2.192
= Slack Time                    2.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |    2.431 | 
     | u_ref_rst_mux/U1               | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.672 |   0.672 |    3.103 | 
     | FE_OFC0_DFT_REF_RST            | A ^ -> Y ^ | BUFX8M    | 1.063 | 0.765 |   1.438 |    3.869 | 
     | U0_RegFile/FE_OFC1_DFT_REF_RST | A ^ -> Y ^ | BUFX8M    | 0.992 | 0.719 |   2.157 |    4.588 | 
     | U0_RegFile/\Reg_File_reg[5][7] | RN ^       | SDFFRQX2M | 0.996 | 0.035 |   2.192 |    4.623 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |   -2.431 | 
     | u_ref_clk_mux/U1               | B ^ -> Y ^ | CLKMX2X4M | 0.000 | 0.000 |   0.000 |   -2.431 | 
     | U0_RegFile/\Reg_File_reg[5][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.431 | 
     +----------------------------------------------------------------------------------------------+ 

