INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/DispNum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DispNum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Enabler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enabler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/Mux4to1b4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4to1b4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/MyMC14485.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MyMC14495
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/tetris_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sources_1/new/vga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/csy/Desktop/Study/Logic2024/tetris/tetris/tetris.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
