m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/egsp/Documents/Processador/verif
vadder
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1764254475
!i10b 1
!s100 J@Bf42a<9Q9R;nJSZl2>B2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
I:b[]<4_>cV@OgPEH;V>hi3
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1764250202
8D:/Users/egsp/Documents/Processador/design/adder.sv
FD:/Users/egsp/Documents/Processador/design/adder.sv
!i122 2
Z6 L0 3 11
Z7 OV;L;2020.1;71
r1
!s85 0
31
Z8 !s108 1764254475.000000
!s107 D:/Users/egsp/Documents/Processador/design/adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/adder.sv|
!i113 1
Z9 o-work work -sv
Z10 tCvgOpt 0
valu
R1
R2
!i10b 1
!s100 dFH3<;G^Di[=`:nO@36oH3
R3
I5R_>]:2[2=Ch;Gd39zA<e0
R4
S1
R0
Z11 w1764252489
8D:/Users/egsp/Documents/Processador/design/alu.sv
FD:/Users/egsp/Documents/Processador/design/alu.sv
!i122 3
L0 3 47
R7
r1
!s85 0
31
R8
!s107 D:/Users/egsp/Documents/Processador/design/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/alu.sv|
!i113 1
R9
R10
vALUController
R1
R2
!i10b 1
!s100 `ma5HP][0`=N_Bha@PYXU2
R3
ILb:Ec:1hBmi?hkNa[EO3e0
R4
S1
R0
R11
8D:/Users/egsp/Documents/Processador/design/ALUController.sv
FD:/Users/egsp/Documents/Processador/design/ALUController.sv
!i122 4
L0 3 57
R7
r1
!s85 0
31
R8
!s107 D:/Users/egsp/Documents/Processador/design/ALUController.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/ALUController.sv|
!i113 1
R9
R10
n@a@l@u@controller
vBranchUnit
R1
R2
!i10b 1
!s100 H<?FOkoLW_l0zdWnVl;Od3
R3
I2BZ8NZ1bB:Y67Oon5fWdg3
R4
S1
R0
w1764252523
8D:/Users/egsp/Documents/Processador/design/BranchUnit.sv
FD:/Users/egsp/Documents/Processador/design/BranchUnit.sv
!i122 5
L0 3 37
R7
r1
!s85 0
31
R8
!s107 D:/Users/egsp/Documents/Processador/design/BranchUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/BranchUnit.sv|
!i113 1
R9
R10
n@branch@unit
vController
R1
Z12 !s110 1764254476
!i10b 1
!s100 50QMXkoLKAIVC;=Xla;7L1
R3
I[<_n;FNje=`>nKiB3GK?j3
R4
S1
R0
w1764252480
8D:/Users/egsp/Documents/Processador/design/Controller.sv
FD:/Users/egsp/Documents/Processador/design/Controller.sv
!i122 6
L0 3 43
R7
r1
!s85 0
31
R8
!s107 D:/Users/egsp/Documents/Processador/design/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/Controller.sv|
!i113 1
R9
R10
n@controller
vdatamemory
R1
R12
!i10b 1
!s100 4]o2Ig;IG@hTi5bRCS8;=0
R3
IbNibcQHEUQgG[k[d^g[f[3
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/datamemory.sv
FD:/Users/egsp/Documents/Processador/design/datamemory.sv
!i122 7
L0 3 123
R7
r1
!s85 0
31
Z13 !s108 1764254476.000000
!s107 D:/Users/egsp/Documents/Processador/design/datamemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/datamemory.sv|
!i113 1
R9
R10
vDatapath
R1
Z14 DXx4 work 16 Pipe_Buf_Reg_PKG 0 22 XT7EjiOm5M`3CW6=7VR]V0
DXx4 work 16 Datapath_sv_unit 0 22 <;Sb?Z2^eCnE:@XMTA0BP0
R12
R4
r1
!s85 0
!i10b 1
!s100 emWCdQlj6IRmMO0D2dH^23
IW`5C^MMHVWz_AIi`EHDQJ0
!s105 Datapath_sv_unit
S1
R0
Z15 w1764253066
Z16 8D:/Users/egsp/Documents/Processador/design/Datapath.sv
Z17 FD:/Users/egsp/Documents/Processador/design/Datapath.sv
!i122 8
L0 5 325
R7
31
R13
Z18 !s107 D:/Users/egsp/Documents/Processador/design/Datapath.sv|
Z19 !s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/Datapath.sv|
!i113 1
R9
R10
n@datapath
XDatapath_sv_unit
R1
R14
R12
V<;Sb?Z2^eCnE:@XMTA0BP0
r1
!s85 0
!i10b 1
!s100 :4RSioil3NK3iR5WPH:6n2
I<;Sb?Z2^eCnE:@XMTA0BP0
!i103 1
S1
R0
R15
R16
R17
!i122 8
L0 3 0
R7
31
R13
R18
R19
!i113 1
R9
R10
n@datapath_sv_unit
vflopr
R1
R12
!i10b 1
!s100 ElcDNl85mGL9dF?Xd3Za63
R3
IIh1GfAGkRl<e<RzdWS:0d0
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/flopr.sv
FD:/Users/egsp/Documents/Processador/design/flopr.sv
!i122 9
L0 3 16
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/flopr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/flopr.sv|
!i113 1
R9
R10
vForwardingUnit
R1
R12
!i10b 1
!s100 CEcEo:_iR9UO6Xd4H`cAC3
R3
IUdF>8j4?8Sk?=a_@PdQX21
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/ForwardingUnit.sv
FD:/Users/egsp/Documents/Processador/design/ForwardingUnit.sv
!i122 10
L0 3 18
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/ForwardingUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/ForwardingUnit.sv|
!i113 1
R9
R10
n@forwarding@unit
vHazardDetection
R1
R12
!i10b 1
!s100 =:@:A`@P^b2GYnY^68bZa2
R3
I5KzbOVz=@SI2bO>ISa<A]2
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/HazardDetection.sv
FD:/Users/egsp/Documents/Processador/design/HazardDetection.sv
!i122 11
R6
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/HazardDetection.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/HazardDetection.sv|
!i113 1
R9
R10
n@hazard@detection
vimm_Gen
R1
R12
!i10b 1
!s100 8e0W;Uh0Pc7h6fQ6<C<L80
R3
I1F9EVdANKeR`1EgmaTT7B1
R4
S1
R0
w1764254467
8D:/Users/egsp/Documents/Processador/design/imm_Gen.sv
FD:/Users/egsp/Documents/Processador/design/imm_Gen.sv
!i122 12
L0 3 36
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/imm_Gen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/imm_Gen.sv|
!i113 1
R9
R10
nimm_@gen
vinstructionmemory
R1
R12
!i10b 1
!s100 6>jnlWCg62QiF^iRiX?C81
R3
I]YM:WKb9:eB;Ije?jiJKT3
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/instructionmemory.sv
FD:/Users/egsp/Documents/Processador/design/instructionmemory.sv
!i122 13
L0 4 23
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/instructionmemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/instructionmemory.sv|
!i113 1
R9
R10
vMemoria32
R1
R12
!i10b 1
!s100 1FjL2lU>nY@FN7_?gRN8Y3
R3
ITE7eRj@AR_NX<jDmf]UUR0
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/Memoria32.sv
FD:/Users/egsp/Documents/Processador/design/Memoria32.sv
!i122 14
Z20 L0 26 94
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/Memoria32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/Memoria32.sv|
!i113 1
R9
R10
n@memoria32
vMemoria32Data
R1
R12
!i10b 1
!s100 ]NU@J;o]<e]AW?:CD;Fg21
R3
I:@SMHTUk[4[oD_7UnJE_]2
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/Memoria32Data.sv
FD:/Users/egsp/Documents/Processador/design/Memoria32Data.sv
!i122 15
R20
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/Memoria32Data.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/Memoria32Data.sv|
!i113 1
R9
R10
n@memoria32@data
vmux2
R1
Z21 !s110 1764254477
!i10b 1
!s100 9Hgm:_HaC7CH^93]dTO>S3
R3
Ig4UHgCgHZ2]9=b4=Vof863
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/mux2.sv
FD:/Users/egsp/Documents/Processador/design/mux2.sv
!i122 16
L0 3 12
R7
r1
!s85 0
31
R13
!s107 D:/Users/egsp/Documents/Processador/design/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/mux2.sv|
!i113 1
R9
R10
vmux4
R1
R21
!i10b 1
!s100 PkRNb1:FWO8e2Pa@XbPjl1
R3
ImfREC?WNW2_YHeK6MOo760
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/mux4.sv
FD:/Users/egsp/Documents/Processador/design/mux4.sv
!i122 17
L0 3 14
R7
r1
!s85 0
31
Z22 !s108 1764254477.000000
!s107 D:/Users/egsp/Documents/Processador/design/mux4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/mux4.sv|
!i113 1
R9
R10
XPipe_Buf_Reg_PKG
R1
R21
!i10b 1
!s100 ;GBYKM0g]:Ui5`i:h;f=j2
R3
IBN]]FafV[hJT<K:V[9:920
VBN]]FafV[hJT<K:V[9:920
S1
R0
R11
8D:/Users/egsp/Documents/Processador/design/RegPack.sv
FD:/Users/egsp/Documents/Processador/design/RegPack.sv
!i122 21
L0 1 0
R7
r1
!s85 0
31
R22
!s107 D:/Users/egsp/Documents/Processador/design/RegPack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/RegPack.sv|
!i113 1
R9
R10
n@pipe_@buf_@reg_@p@k@g
vramOnChip32
R21
!i10b 1
!s100 ANVMcJ>zoMilMS0;3XPLA0
R3
IZ^;93=cTEC4KMHE1efJUd0
R4
R0
R5
8D:/Users/egsp/Documents/Processador/design/ramOnChip32.v
FD:/Users/egsp/Documents/Processador/design/ramOnChip32.v
!i122 18
Z23 L0 40 78
R7
r1
!s85 0
31
R22
!s107 D:/Users/egsp/Documents/Processador/design/ramOnChip32.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/egsp/Documents/Processador/design/ramOnChip32.v|
!i113 1
Z24 o-work work
R10
nram@on@chip32
vramOnChipData
R21
!i10b 1
!s100 _gV6BH4AzTX?eTUV22eHj0
R3
IC]eh]h_M5Sz8f:14CkkH81
R4
R0
R5
8D:/Users/egsp/Documents/Processador/design/ramOnChipData.v
FD:/Users/egsp/Documents/Processador/design/ramOnChipData.v
!i122 19
R23
R7
r1
!s85 0
31
R22
!s107 D:/Users/egsp/Documents/Processador/design/ramOnChipData.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Users/egsp/Documents/Processador/design/ramOnChipData.v|
!i113 1
R24
R10
nram@on@chip@data
vRegFile
R1
R21
!i10b 1
!s100 :?B`7Zn]Gb5m`Z5KL_^>03
R3
Ij9M@C0=ok[^nV10@m]VQ>1
R4
S1
R0
R5
8D:/Users/egsp/Documents/Processador/design/RegFile.sv
FD:/Users/egsp/Documents/Processador/design/RegFile.sv
!i122 20
L0 3 35
R7
r1
!s85 0
31
R22
!s107 D:/Users/egsp/Documents/Processador/design/RegFile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/RegFile.sv|
!i113 1
R9
R10
n@reg@file
vriscv
R1
R21
!i10b 1
!s100 Nh6MRf5LG>hH>HhN:>QL63
R3
IYQ?4;o5jhJcY@>RMmYO221
R4
S1
R0
w1764252683
8D:/Users/egsp/Documents/Processador/design/RISC_V.sv
FD:/Users/egsp/Documents/Processador/design/RISC_V.sv
!i122 22
L0 3 77
R7
r1
!s85 0
31
R22
!s107 D:/Users/egsp/Documents/Processador/design/RISC_V.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/design/RISC_V.sv|
!i113 1
R9
R10
vtb_top
R1
R2
!i10b 1
!s100 <k4lG_MkNX?2l=l78L8cm0
R3
I:5Um5S4]F7WBI5zbXRM8^1
R4
S1
R0
w1764250203
8D:/Users/egsp/Documents/Processador/verif/tb_top.sv
FD:/Users/egsp/Documents/Processador/verif/tb_top.sv
!i122 1
L0 3 62
R7
r1
!s85 0
31
R8
!s107 D:/Users/egsp/Documents/Processador/verif/tb_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|D:/Users/egsp/Documents/Processador/verif/tb_top.sv|
!i113 1
R9
R10
