m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1747229880
!i10b 1
!s100 C^dMKUo1j;J9`;eKfBcz`2
I<_dU1c`ZSXPmR:>j=F=kE3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1747070092
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_avalon_sc_fifo.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_avalon_sc_fifo.v
Z4 L0 21
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1747229880.000000
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-vlog01compat -work system
Z8 !s92 -vlog01compat -work system +incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules
Z9 tCvgOpt 0
valtera_merlin_arb_adder
Z10 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z11 !s110 1747229881
!i10b 1
!s100 DZcP;Fo?NC8b29oLzb3n<3
IiT47:dJSMh`eRVkFTnBn<1
R2
Z12 !s105 altera_merlin_arbitrator_sv_unit
S1
R0
R3
Z13 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_arbitrator.sv
Z14 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_arbitrator.sv
L0 228
R5
r1
!s85 0
31
Z15 !s108 1747229881.000000
Z16 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_arbitrator.sv|
Z17 !s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_arbitrator.sv|
!i113 1
Z18 o-sv -work system
Z19 !s92 -sv -work system +incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules
R9
valtera_merlin_arbitrator
R10
R11
!i10b 1
!s100 ICYW2PhcFN0@DcmN>EakJ1
I<kTRXJWo;UXon>FSME9I_3
R2
R12
S1
R0
R3
R13
R14
L0 103
R5
r1
!s85 0
31
R15
R16
R17
!i113 1
R18
R19
R9
valtera_merlin_burst_uncompressor
R10
Z20 !s110 1747229882
!i10b 1
!s100 ARidPW_FZ52<O<NL4]NKK1
IEDLS^1ENLTjK=K3BDHYnQ2
R2
!s105 altera_merlin_burst_uncompressor_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
L0 40
R5
r1
!s85 0
31
Z21 !s108 1747229882.000000
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_agent
R10
R20
!i10b 1
!s100 7eL[hW]lR99L<BZC[G5`h1
ImZi1PK7gH_4RMBdKje?V40
R2
!s105 altera_merlin_master_agent_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_agent.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_agent.sv
L0 28
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_master_translator
R10
!s110 1747229883
!i10b 1
!s100 `k9Xl7mmFlX>FOfPjBE[U2
IOYk=:anndRi5E?g?^9eX[3
R2
!s105 altera_merlin_master_translator_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_translator.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_translator.sv
L0 30
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_master_translator.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_agent
R10
R20
!i10b 1
!s100 f5IO4:^Q3fm3GhlA:55:h1
IYdeWJGJbzA;i0;omahK8g0
R2
!s105 altera_merlin_slave_agent_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_agent.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_agent.sv
L0 34
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_agent.sv|
!i113 1
R18
R19
R9
valtera_merlin_slave_translator
R10
R20
!i10b 1
!s100 aQAUjV=5`RoZkM<UXX2AF2
ITT@E[8UZRAU1@fm=@<hm12
R2
!s105 altera_merlin_slave_translator_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_translator.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_translator.sv
L0 35
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_merlin_slave_translator.sv|
!i113 1
R18
R19
R9
valtera_reset_controller
R1
!i10b 1
!s100 ABTjU`T9XbDL4N]H6aD991
I;IH1Y>J5;alO?db7i3nVb0
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_controller.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_controller.v
L0 29
R5
r1
!s85 0
31
R6
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_controller.v|
!i113 1
R7
R8
R9
valtera_reset_synchronizer
R1
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IRNLUK6@b4b6BW[JYndZU52
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_synchronizer.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_synchronizer.v
L0 24
R5
r1
!s85 0
31
R6
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/altera_reset_synchronizer.v|
!i113 1
R7
R8
R9
vsystem_addr_router
R10
R20
!i10b 1
!s100 mQQzH`6aLdYVCo_]bjL5f1
In2Uz4SQ`DePZ65RdUJfAg0
R2
Z22 !s105 system_addr_router_sv_unit
S1
R0
R3
Z23 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router.sv
Z24 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router.sv
Z25 L0 86
R5
r1
!s85 0
31
R21
Z26 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router.sv|
Z27 !s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router.sv|
!i113 1
R18
R19
R9
vsystem_addr_router_001
R10
R20
!i10b 1
!s100 9n<WA6QL2_l][Em9IjYI`2
I;oGmM01ACXI2a9?G=OKaz1
R2
Z28 !s105 system_addr_router_001_sv_unit
S1
R0
R3
Z29 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router_001.sv
Z30 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router_001.sv
R25
R5
r1
!s85 0
31
R21
Z31 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router_001.sv|
Z32 !s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_addr_router_001.sv|
!i113 1
R18
R19
R9
vsystem_addr_router_001_default_decode
R10
R20
!i10b 1
!s100 fd]H@TG6_X_62Woamf[6A3
I[1?^hWZU`k@87]GaMn:1B3
R2
R28
S1
R0
R3
R29
R30
Z33 L0 45
R5
r1
!s85 0
31
R21
R31
R32
!i113 1
R18
R19
R9
vsystem_addr_router_default_decode
R10
R20
!i10b 1
!s100 3ohFcFEIzUVB`GNe`h5W^3
IhXA5gED3J:8BZC7Dcf1:o0
R2
R22
S1
R0
R3
R23
R24
R33
R5
r1
!s85 0
31
R21
R26
R27
!i113 1
R18
R19
R9
vsystem_cmd_xbar_demux
R10
R20
!i10b 1
!s100 zgSRGc3`3[;MTPnM4mfaR1
IX?;`gh?6kAlPa_W@Z<jlB3
R2
!s105 system_cmd_xbar_demux_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux.sv
Z34 L0 43
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux.sv|
!i113 1
R18
R19
R9
vsystem_cmd_xbar_demux_001
R10
R20
!i10b 1
!s100 LBVhYOFKAS<o5AIYmVg1i2
IX21]XK;NhzeA<?]09SacK0
R2
!s105 system_cmd_xbar_demux_001_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux_001.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux_001.sv
R34
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_demux_001.sv|
!i113 1
R18
R19
R9
vsystem_cmd_xbar_mux
R10
R20
!i10b 1
!s100 dn`f56bLQajWc1CfOmkT_0
Ijl=hmAWDEh^O?`T>TbQ4o2
R2
!s105 system_cmd_xbar_mux_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_mux.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_mux.sv
Z35 L0 38
R5
r1
!s85 0
31
R21
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_mux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_cmd_xbar_mux.sv|
!i113 1
R18
R19
R9
vsystem_id_router
R10
R20
!i10b 1
!s100 R]:zLB@7P11]STb;=IFDj3
IJ^B::5C[a3QX33BXV3N7J3
R2
Z36 !s105 system_id_router_sv_unit
S1
R0
R3
Z37 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router.sv
Z38 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router.sv
R25
R5
r1
!s85 0
31
R21
Z39 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router.sv|
Z40 !s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router.sv|
!i113 1
R18
R19
R9
vsystem_id_router_003
R10
R20
!i10b 1
!s100 4T>Z0:2mX4YnBG^49]S=e1
Ib<FL1X>4NQMo@i3lj12471
R2
Z41 !s105 system_id_router_003_sv_unit
S1
R0
R3
Z42 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router_003.sv
Z43 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router_003.sv
R25
R5
r1
!s85 0
31
R21
Z44 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router_003.sv|
Z45 !s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_id_router_003.sv|
!i113 1
R18
R19
R9
vsystem_id_router_003_default_decode
R10
R20
!i10b 1
!s100 kDcYZ@g4C;T1b<A?84lbM0
IT`I8Ojb@Rc]nG0`4o`Ifa1
R2
R41
S1
R0
R3
R42
R43
R33
R5
r1
!s85 0
31
R21
R44
R45
!i113 1
R18
R19
R9
vsystem_id_router_default_decode
R10
R20
!i10b 1
!s100 kLV6>4<T]d?BM5`CjG[2`3
IQO5?C3YeQ4bVON4OP`a?P3
R2
R36
S1
R0
R3
R37
R38
R33
R5
r1
!s85 0
31
R21
R39
R40
!i113 1
R18
R19
R9
vsystem_irq_mapper
R10
R11
!i10b 1
!s100 kdGFh8fN0=GN2=DPKThT63
Id1?l6@b6nI<>Tm@ZSA2Ia0
R2
!s105 system_irq_mapper_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_irq_mapper.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_irq_mapper.sv
L0 31
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_irq_mapper.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_irq_mapper.sv|
!i113 1
R18
R19
R9
vsystem_jtag_uart_0
R1
!i10b 1
!s100 ^VYnQ8MPY?lZl5mgFUl]F0
I0lcZ0mN02Xjeal]V5bX?D0
R2
R0
R3
Z46 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_jtag_uart_0.v
Z47 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_jtag_uart_0.v
L0 327
R5
r1
!s85 0
31
R6
Z48 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_jtag_uart_0.v|
Z49 !s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_jtag_uart_0.v|
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_scfifo_r
R1
!i10b 1
!s100 Kgn^39Ja=Q8T^6IM>=WYY1
IOl2FIdS[``6AK7ffX7J7@2
R2
R0
R3
R46
R47
L0 240
R5
r1
!s85 0
31
R6
R48
R49
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_scfifo_w
R1
!i10b 1
!s100 <6cgFOD9WS;j5bLUVFBaW2
Ildcz9SbB=l^e5dM@3JBn]1
R2
R0
R3
R46
R47
L0 77
R5
r1
!s85 0
31
R6
R48
R49
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_sim_scfifo_r
R1
!i10b 1
!s100 EfPHA3cDnkl9T8F_IncQG1
I^[Q@zaJNJ`MV1d>BT9cLl2
R2
R0
R3
R46
R47
L0 162
R5
r1
!s85 0
31
R6
R48
R49
!i113 1
R7
R8
R9
vsystem_jtag_uart_0_sim_scfifo_w
R1
!i10b 1
!s100 `ObU]icQ5>0ISAhW`7oCM1
ILdzoai?HNjCWddUYli:GU0
R2
R0
R3
R46
R47
R4
R5
r1
!s85 0
31
R6
R48
R49
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0
R11
!i10b 1
!s100 UOzMCcBS287dGT818he2X3
I[MiFJ7J3I_Ha4gZ=MN:<M0
R2
R0
R3
Z50 8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0.v
Z51 FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0.v
L0 3129
R5
r1
!s85 0
31
R6
Z52 !s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0.v|
Z53 !s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0.v|
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_jtag_debug_module_sysclk
R11
!i10b 1
!s100 oKO];;`b@jPAh1h3m4:Rk2
IQY<8@@JEnJ<@1A<9cU=BY1
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_sysclk.v|
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_jtag_debug_module_tck
R11
!i10b 1
!s100 =:42_CM1c]VdUKdYi1^zG0
I1783l]`QnXC:E<zWco0HD1
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_tck.v|
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_jtag_debug_module_wrapper
R11
!i10b 1
!s100 >eYYOB=z@3?M15e54QP4T3
I62LM9]D[^0;D>K^^V:[CP1
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_jtag_debug_module_wrapper.v|
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_avalon_reg
R11
!i10b 1
!s100 @KX_VW19KL41o83Ya4F2L0
I^;1N5eo]i;jz>][cGSc^e3
R2
R0
R3
R50
R51
L0 524
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci
R11
!i10b 1
!s100 Pi7ImViaL8mzngj1kTgU51
I40nFj0`6jlYEDADBnNhCf3
R2
R0
R3
R50
R51
L0 2624
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_break
R11
!i10b 1
!s100 ooHB<J`gDb[UL?OHdH0j<0
I1N?PnJ_F^KdY2Ykh7SDV<2
R2
R0
R3
R50
R51
L0 616
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_compute_tm_count
R11
!i10b 1
!s100 aOU2oA3UDkiROIYE^h1H51
IMXIiSWML1C_>9:F44XG^^2
R2
R0
R3
R50
R51
L0 1760
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_dbrk
R11
!i10b 1
!s100 2jWdNOE]kb?8zV5JGf_Mz0
I=;0J`]PZC;2[i:5;UK1YV1
R2
R0
R3
R50
R51
L0 1116
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_debug
R11
!i10b 1
!s100 g4QNeQ:Le`[=]@NmiiK:e0
IA>Y5bQ_oPKIlhAZWZKF[]1
R2
R0
R3
R50
R51
L0 147
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_dtrace
R11
!i10b 1
!s100 @?dn[=G<bcS^9Y4nK5dV93
I36d^k<mkOAcdlIF7;NRX31
R2
R0
R3
R50
R51
L0 1666
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_fifo
R11
!i10b 1
!s100 A<EYOEH6`2=_ab7H0ezd33
I^:K40VOGSeMmD;2Wd@n:c0
R2
R0
R3
R50
R51
L0 1919
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_fifocount_inc
R11
!i10b 1
!s100 T0PfCYZFb`Wl`V1zJXjD`3
IEjXc_5Joh^NSQoL@0TXch0
R2
R0
R3
R50
R51
L0 1873
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_fifowp_inc
R11
!i10b 1
!s100 7@1J7e7C1B1_jU=YWaXLL3
I1cCRgF?cV^VzWXjNF;oCJ2
R2
R0
R3
R50
R51
L0 1831
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_im
R11
!i10b 1
!s100 k<93a6TaQVh4<AdaFa_M03
IP:f5[ZRN7Zka1z0dfmcRD3
R2
R0
R3
R50
R51
L0 2492
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_itrace
R11
!i10b 1
!s100 >a66?7bNBAFQ0[HSZFRkM3
Ig3YlBKo<PmHE5UF2[2oeg1
R2
R0
R3
R50
R51
L0 1302
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_pib
R11
!i10b 1
!s100 GJn4mNCPNY7eI`Y1M06;n3
IQ>2d[8_7R<EYAbiN<?mVj1
R2
R0
R3
R50
R51
L0 2424
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_td_mode
R11
!i10b 1
!s100 _BUFPgm3^DQkfT6[:4;;81
IddkB[CP>OAa=QJhU5T9So2
R2
R0
R3
R50
R51
L0 1599
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_oci_xbrk
R11
!i10b 1
!s100 9S^S^fd<87?^6mVD]bTG<1
Ii`e6lhS<]YD]Snc8M9<_O3
R2
R0
R3
R50
R51
L0 910
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_ocimem
R11
!i10b 1
!s100 z4kB4H;@S5h>E?VU4@[UH2
IIo?`1MjYOl;A5>k52bCP]2
R2
R0
R3
R50
R51
L0 346
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_nios2_performance_monitors
R11
!i10b 1
!s100 NA5S_XaHH8cc<F3U^CgW;2
Ibb:WDlEkRnI^DU6@4gZo13
R2
R0
R3
R50
R51
L0 2608
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_oci_test_bench
R11
!i10b 1
!s100 <1QZe]oZnK0o44>F`=hf]0
IBbeMGYjTZ^6ZeBFM^an8?3
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_oci_test_bench.v|
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_ociram_sp_ram_module
R11
!i10b 1
!s100 gABJkgGD=>=O5`IV?f1>b3
IPZVC]ETJ@EZP77BU2i_n?1
R2
R0
R3
R50
R51
L0 288
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_register_bank_a_module
R11
!i10b 1
!s100 LWMUm5Jb[;H=bl0BkXekW1
Iji0d9?6GhIiMokQAi<I111
R2
R0
R3
R50
R51
R4
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_register_bank_b_module
R11
!i10b 1
!s100 @Tk_RH9bbfPzOQ;j5^?J[3
Idk;FNSfn?fQQWojhFD_C:1
R2
R0
R3
R50
R51
L0 84
R5
r1
!s85 0
31
R6
R52
R53
!i113 1
R7
R8
R9
vsystem_nios2_qsys_0_test_bench
R11
!i10b 1
!s100 lPn^aJ@W36<BPlZE9ZQ3U2
I5`gUPa1Dn]VN>XUc;2BLC2
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_nios2_qsys_0_test_bench.v|
!i113 1
R7
R8
R9
vsystem_onchip_memory2_0
R1
!i10b 1
!s100 :=MoQ2Z7jW5=gmhVSz3Ge0
I>Zoj[8lN[QcGX@hz7[A^72
R2
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_onchip_memory2_0.v
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_onchip_memory2_0.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_onchip_memory2_0.v|
!s90 -reportprogress|300|-vlog01compat|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_onchip_memory2_0.v|
!i113 1
R7
R8
R9
vsystem_rsp_xbar_demux
R10
R11
!i10b 1
!s100 0ZI=HQBfSzTS<Za0C`Xee1
Ia0hLHfR3nL01G2c7iM=?D1
R2
!s105 system_rsp_xbar_demux_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux.sv
R34
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux.sv|
!i113 1
R18
R19
R9
vsystem_rsp_xbar_demux_003
R10
R11
!i10b 1
!s100 a@KR7?JBR4d9adVhkX4;i1
Ii[YzQ_E`>5`]@UX?S_z`^0
R2
!s105 system_rsp_xbar_demux_003_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux_003.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux_003.sv
R34
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux_003.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_demux_003.sv|
!i113 1
R18
R19
R9
vsystem_rsp_xbar_mux
R10
R11
!i10b 1
!s100 4ZYUYFWlzH205m8]GRR:]2
IzJ6b^PmPmzbjgSmmM]n;j3
R2
!s105 system_rsp_xbar_mux_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux.sv
R35
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux.sv|
!i113 1
R18
R19
R9
vsystem_rsp_xbar_mux_001
R10
R11
!i10b 1
!s100 N[_f:lFTGT@;A?SFK:BeW0
I6z@c_L1SPk2>_A;`Lo<Fb3
R2
!s105 system_rsp_xbar_mux_001_sv_unit
S1
R0
R3
8C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux_001.sv
FC:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux_001.sv
R35
R5
r1
!s85 0
31
R15
!s107 C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux_001.sv|
!s90 -reportprogress|300|-sv|-work|system|+incdir+C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules|C:/altera/13.0sp1/Systemofchip/FP_Unit_ProMax/system/synthesis/submodules/system_rsp_xbar_mux_001.sv|
!i113 1
R18
R19
R9
