|main_small
AUD_XCK <= g00_audio_interface:inst7.AUD_MCLK
CLOCK_50 => twentyfour_mhz_clock:inst6.inclk0
CLOCK_50 => bpm_clock:inst2.fast_clk
CLOCK_50 => dac_clock:inst1.fast_clk
CLOCK_50 => osc:inst19.clk
SW[0] => g00_audio_interface:inst7.rst
SW[1] => g00_audio_interface:inst7.INIT
AUD_BCLK <= g00_audio_interface:inst7.AUD_BCLK
AUD_DACDAT <= g00_audio_interface:inst7.AUD_DACDAT
AUD_DACLRCK <= g00_audio_interface:inst7.AUD_DACLRCK
I2C_SDAT <= g00_audio_interface:inst7.I2C_SDAT
I2C_SCLK <= g00_audio_interface:inst7.I2C_SCLK


|main_small|g00_audio_interface:inst7
LDATA[0] => LRDATA.DATAB
LDATA[1] => LRDATA.DATAB
LDATA[2] => LRDATA.DATAB
LDATA[3] => LRDATA.DATAB
LDATA[4] => LRDATA.DATAB
LDATA[5] => LRDATA.DATAB
LDATA[6] => LRDATA.DATAB
LDATA[7] => LRDATA.DATAB
LDATA[8] => LRDATA.DATAB
LDATA[9] => LRDATA.DATAB
LDATA[10] => LRDATA.DATAB
LDATA[11] => LRDATA.DATAB
LDATA[12] => LRDATA.DATAB
LDATA[13] => LRDATA.DATAB
LDATA[14] => LRDATA.DATAB
LDATA[15] => LRDATA.DATAB
LDATA[16] => LRDATA.DATAB
LDATA[17] => LRDATA.DATAB
LDATA[18] => LRDATA.DATAB
LDATA[19] => LRDATA.DATAB
LDATA[20] => LRDATA.DATAB
LDATA[21] => LRDATA.DATAB
LDATA[22] => LRDATA.DATAB
LDATA[23] => LRDATA.DATAB
RDATA[0] => LRDATA.DATAB
RDATA[1] => LRDATA.DATAB
RDATA[2] => LRDATA.DATAB
RDATA[3] => LRDATA.DATAB
RDATA[4] => LRDATA.DATAB
RDATA[5] => LRDATA.DATAB
RDATA[6] => LRDATA.DATAB
RDATA[7] => LRDATA.DATAB
RDATA[8] => LRDATA.DATAB
RDATA[9] => LRDATA.DATAB
RDATA[10] => LRDATA.DATAB
RDATA[11] => LRDATA.DATAB
RDATA[12] => LRDATA.DATAB
RDATA[13] => LRDATA.DATAB
RDATA[14] => LRDATA.DATAB
RDATA[15] => LRDATA.DATAB
RDATA[16] => LRDATA.DATAB
RDATA[17] => LRDATA.DATAB
RDATA[18] => LRDATA.DATAB
RDATA[19] => LRDATA.DATAB
RDATA[20] => LRDATA.DATAB
RDATA[21] => LRDATA.DATAB
RDATA[22] => LRDATA.DATAB
RDATA[23] => LRDATA.DATAB
clk => I2C_SCLK~reg0.CLK
clk => I2C_SDAT~reg0.CLK
clk => I2C_SDAT~en.CLK
clk => SCI_READY.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => bit_count[0].CLK
clk => bit_count[1].CLK
clk => bit_count[2].CLK
clk => SCI_WORD2[0].CLK
clk => SCI_WORD2[1].CLK
clk => SCI_WORD2[2].CLK
clk => SCI_WORD2[3].CLK
clk => SCI_WORD2[4].CLK
clk => SCI_WORD2[5].CLK
clk => SCI_WORD2[6].CLK
clk => SCI_WORD2[7].CLK
clk => SCI_WORD1[0].CLK
clk => SCI_WORD1[1].CLK
clk => SCI_WORD1[2].CLK
clk => SCI_WORD1[3].CLK
clk => SCI_WORD1[4].CLK
clk => SCI_WORD1[5].CLK
clk => SCI_WORD1[6].CLK
clk => SCI_WORD1[7].CLK
clk => SCI_WRITE.CLK
clk => word_count[0].CLK
clk => word_count[1].CLK
clk => word_count[2].CLK
clk => word_count[3].CLK
clk => AUD_DACDAT~reg0.CLK
clk => AUD_DACLRCK~reg0.CLK
clk => AUD_BCLK~reg0.CLK
clk => AUD_MCLK~reg0.CLK
clk => LRDATA[0].CLK
clk => LRDATA[1].CLK
clk => LRDATA[2].CLK
clk => LRDATA[3].CLK
clk => LRDATA[4].CLK
clk => LRDATA[5].CLK
clk => LRDATA[6].CLK
clk => LRDATA[7].CLK
clk => LRDATA[8].CLK
clk => LRDATA[9].CLK
clk => LRDATA[10].CLK
clk => LRDATA[11].CLK
clk => LRDATA[12].CLK
clk => LRDATA[13].CLK
clk => LRDATA[14].CLK
clk => LRDATA[15].CLK
clk => LRDATA[16].CLK
clk => LRDATA[17].CLK
clk => LRDATA[18].CLK
clk => LRDATA[19].CLK
clk => LRDATA[20].CLK
clk => LRDATA[21].CLK
clk => LRDATA[22].CLK
clk => LRDATA[23].CLK
clk => LRDATA[24].CLK
clk => LRDATA[25].CLK
clk => LRDATA[26].CLK
clk => LRDATA[27].CLK
clk => LRDATA[28].CLK
clk => LRDATA[29].CLK
clk => LRDATA[30].CLK
clk => LRDATA[31].CLK
clk => LRDATA[32].CLK
clk => LRDATA[33].CLK
clk => LRDATA[34].CLK
clk => LRDATA[35].CLK
clk => LRDATA[36].CLK
clk => LRDATA[37].CLK
clk => LRDATA[38].CLK
clk => LRDATA[39].CLK
clk => LRDATA[40].CLK
clk => LRDATA[41].CLK
clk => LRDATA[42].CLK
clk => LRDATA[43].CLK
clk => LRDATA[44].CLK
clk => LRDATA[45].CLK
clk => LRDATA[46].CLK
clk => LRDATA[47].CLK
clk => LRDATA[48].CLK
clk => LRDATA[49].CLK
clk => pulse_48KHz~reg0.CLK
clk => BBcount[0].CLK
clk => BBcount[1].CLK
clk => BBcount[2].CLK
clk => BBcount[3].CLK
clk => BBcount[4].CLK
clk => BBcount[5].CLK
clk => Bcount[0].CLK
clk => Bcount[1].CLK
clk => Bcount[2].CLK
clk => Mcount.CLK
clk => state~25.DATAIN
clk => state2~5.DATAIN
rst => SCI_READY.PRESET
rst => clk_count[0].ACLR
rst => clk_count[1].ACLR
rst => clk_count[2].ACLR
rst => clk_count[3].ACLR
rst => clk_count[4].ACLR
rst => clk_count[5].ACLR
rst => bit_count[0].PRESET
rst => bit_count[1].PRESET
rst => bit_count[2].PRESET
rst => SCI_WRITE.ACLR
rst => word_count[0].ACLR
rst => word_count[1].ACLR
rst => word_count[2].ACLR
rst => word_count[3].ACLR
rst => AUD_DACDAT~reg0.ACLR
rst => AUD_DACLRCK~reg0.ACLR
rst => AUD_BCLK~reg0.ACLR
rst => AUD_MCLK~reg0.ACLR
rst => LRDATA[0].ACLR
rst => LRDATA[1].ACLR
rst => LRDATA[2].ACLR
rst => LRDATA[3].ACLR
rst => LRDATA[4].ACLR
rst => LRDATA[5].ACLR
rst => LRDATA[6].ACLR
rst => LRDATA[7].ACLR
rst => LRDATA[8].ACLR
rst => LRDATA[9].ACLR
rst => LRDATA[10].ACLR
rst => LRDATA[11].ACLR
rst => LRDATA[12].ACLR
rst => LRDATA[13].ACLR
rst => LRDATA[14].ACLR
rst => LRDATA[15].ACLR
rst => LRDATA[16].ACLR
rst => LRDATA[17].ACLR
rst => LRDATA[18].ACLR
rst => LRDATA[19].ACLR
rst => LRDATA[20].ACLR
rst => LRDATA[21].ACLR
rst => LRDATA[22].ACLR
rst => LRDATA[23].ACLR
rst => LRDATA[24].ACLR
rst => LRDATA[25].ACLR
rst => LRDATA[26].ACLR
rst => LRDATA[27].ACLR
rst => LRDATA[28].ACLR
rst => LRDATA[29].ACLR
rst => LRDATA[30].ACLR
rst => LRDATA[31].ACLR
rst => LRDATA[32].ACLR
rst => LRDATA[33].ACLR
rst => LRDATA[34].ACLR
rst => LRDATA[35].ACLR
rst => LRDATA[36].ACLR
rst => LRDATA[37].ACLR
rst => LRDATA[38].ACLR
rst => LRDATA[39].ACLR
rst => LRDATA[40].ACLR
rst => LRDATA[41].ACLR
rst => LRDATA[42].ACLR
rst => LRDATA[43].ACLR
rst => LRDATA[44].ACLR
rst => LRDATA[45].ACLR
rst => LRDATA[46].ACLR
rst => LRDATA[47].ACLR
rst => LRDATA[48].ACLR
rst => LRDATA[49].ACLR
rst => pulse_48KHz~reg0.ACLR
rst => BBcount[0].ACLR
rst => BBcount[1].ACLR
rst => BBcount[2].ACLR
rst => BBcount[3].ACLR
rst => BBcount[4].ACLR
rst => BBcount[5].ACLR
rst => Bcount[0].ACLR
rst => Bcount[1].ACLR
rst => Bcount[2].PRESET
rst => Mcount.PRESET
rst => state~27.DATAIN
rst => state2~7.DATAIN
rst => SCI_WORD1[7].ENA
rst => SCI_WORD1[6].ENA
rst => SCI_WORD1[5].ENA
rst => SCI_WORD1[4].ENA
rst => SCI_WORD1[3].ENA
rst => SCI_WORD1[2].ENA
rst => SCI_WORD1[1].ENA
rst => SCI_WORD1[0].ENA
rst => SCI_WORD2[7].ENA
rst => SCI_WORD2[6].ENA
rst => SCI_WORD2[5].ENA
rst => SCI_WORD2[4].ENA
rst => SCI_WORD2[3].ENA
rst => SCI_WORD2[2].ENA
rst => SCI_WORD2[1].ENA
rst => I2C_SDAT~en.ENA
rst => I2C_SCLK~reg0.ENA
rst => SCI_WORD2[0].ENA
rst => I2C_SDAT~reg0.ENA
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
INIT => state2.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
W_EN => LRDATA.OUTPUTSELECT
pulse_48KHz <= pulse_48KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_MCLK <= AUD_MCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_BCLK <= AUD_BCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACDAT <= AUD_DACDAT~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DACLRCK <= AUD_DACLRCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT.DB_MAX_OUTPUT_PORT_TYPE
I2C_SCLK <= I2C_SCLK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_small|twentyfour_mhz_clock:inst6
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|main_small|twentyfour_mhz_clock:inst6|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|main_small|mixer_2:inst9
sample1[0] => Add0.IN24
sample1[1] => Add0.IN23
sample1[2] => Add0.IN22
sample1[3] => Add0.IN21
sample1[4] => Add0.IN20
sample1[5] => Add0.IN19
sample1[6] => Add0.IN18
sample1[7] => Add0.IN17
sample1[8] => Add0.IN16
sample1[9] => Add0.IN15
sample1[10] => Add0.IN14
sample1[11] => Add0.IN13
sample1[12] => Add0.IN12
sample1[13] => Add0.IN11
sample1[14] => Add0.IN10
sample1[15] => Add0.IN9
sample1[16] => Add0.IN8
sample1[17] => Add0.IN7
sample1[18] => Add0.IN6
sample1[19] => Add0.IN5
sample1[20] => Add0.IN4
sample1[21] => Add0.IN3
sample1[22] => Add0.IN2
sample1[23] => Add0.IN1
sample2[0] => Add0.IN48
sample2[1] => Add0.IN47
sample2[2] => Add0.IN46
sample2[3] => Add0.IN45
sample2[4] => Add0.IN44
sample2[5] => Add0.IN43
sample2[6] => Add0.IN42
sample2[7] => Add0.IN41
sample2[8] => Add0.IN40
sample2[9] => Add0.IN39
sample2[10] => Add0.IN38
sample2[11] => Add0.IN37
sample2[12] => Add0.IN36
sample2[13] => Add0.IN35
sample2[14] => Add0.IN34
sample2[15] => Add0.IN33
sample2[16] => Add0.IN32
sample2[17] => Add0.IN31
sample2[18] => Add0.IN30
sample2[19] => Add0.IN29
sample2[20] => Add0.IN28
sample2[21] => Add0.IN27
sample2[22] => Add0.IN26
sample2[23] => Add0.IN25
mix[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mix[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sample_reader_kick:inst
dac_clk => kick:kick1.clock
dac_clk => current_sample_address[0].CLK
dac_clk => current_sample_address[1].CLK
dac_clk => current_sample_address[2].CLK
dac_clk => current_sample_address[3].CLK
dac_clk => current_sample_address[4].CLK
dac_clk => current_sample_address[5].CLK
dac_clk => current_sample_address[6].CLK
dac_clk => current_sample_address[7].CLK
dac_clk => current_sample_address[8].CLK
dac_clk => current_sample_address[9].CLK
dac_clk => current_sample_address[10].CLK
dac_clk => current_sample_address[11].CLK
dac_clk => current_sample_address[12].CLK
dac_clk => current_sample_address[13].CLK
play => internal_is_playing.IN1
shut_up => process_0.IN1
is_playing <= internal_is_playing.DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[12] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[13] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[14] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[15] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[16] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[17] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[18] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[19] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[20] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[21] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[22] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[23] <= sample.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sample_reader_kick:inst|kick:kick1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kh71:auto_generated.address_a[0]
address_a[1] => altsyncram_kh71:auto_generated.address_a[1]
address_a[2] => altsyncram_kh71:auto_generated.address_a[2]
address_a[3] => altsyncram_kh71:auto_generated.address_a[3]
address_a[4] => altsyncram_kh71:auto_generated.address_a[4]
address_a[5] => altsyncram_kh71:auto_generated.address_a[5]
address_a[6] => altsyncram_kh71:auto_generated.address_a[6]
address_a[7] => altsyncram_kh71:auto_generated.address_a[7]
address_a[8] => altsyncram_kh71:auto_generated.address_a[8]
address_a[9] => altsyncram_kh71:auto_generated.address_a[9]
address_a[10] => altsyncram_kh71:auto_generated.address_a[10]
address_a[11] => altsyncram_kh71:auto_generated.address_a[11]
address_a[12] => altsyncram_kh71:auto_generated.address_a[12]
address_a[13] => altsyncram_kh71:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kh71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kh71:auto_generated.q_a[0]
q_a[1] <= altsyncram_kh71:auto_generated.q_a[1]
q_a[2] <= altsyncram_kh71:auto_generated.q_a[2]
q_a[3] <= altsyncram_kh71:auto_generated.q_a[3]
q_a[4] <= altsyncram_kh71:auto_generated.q_a[4]
q_a[5] <= altsyncram_kh71:auto_generated.q_a[5]
q_a[6] <= altsyncram_kh71:auto_generated.q_a[6]
q_a[7] <= altsyncram_kh71:auto_generated.q_a[7]
q_a[8] <= altsyncram_kh71:auto_generated.q_a[8]
q_a[9] <= altsyncram_kh71:auto_generated.q_a[9]
q_a[10] <= altsyncram_kh71:auto_generated.q_a[10]
q_a[11] <= altsyncram_kh71:auto_generated.q_a[11]
q_a[12] <= altsyncram_kh71:auto_generated.q_a[12]
q_a[13] <= altsyncram_kh71:auto_generated.q_a[13]
q_a[14] <= altsyncram_kh71:auto_generated.q_a[14]
q_a[15] <= altsyncram_kh71:auto_generated.q_a[15]
q_a[16] <= altsyncram_kh71:auto_generated.q_a[16]
q_a[17] <= altsyncram_kh71:auto_generated.q_a[17]
q_a[18] <= altsyncram_kh71:auto_generated.q_a[18]
q_a[19] <= altsyncram_kh71:auto_generated.q_a[19]
q_a[20] <= altsyncram_kh71:auto_generated.q_a[20]
q_a[21] <= altsyncram_kh71:auto_generated.q_a[21]
q_a[22] <= altsyncram_kh71:auto_generated.q_a[22]
q_a[23] <= altsyncram_kh71:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_3oa:deep_decode.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_3oa:deep_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
q_a[0] <= mux_1kb:mux2.result[0]
q_a[1] <= mux_1kb:mux2.result[1]
q_a[2] <= mux_1kb:mux2.result[2]
q_a[3] <= mux_1kb:mux2.result[3]
q_a[4] <= mux_1kb:mux2.result[4]
q_a[5] <= mux_1kb:mux2.result[5]
q_a[6] <= mux_1kb:mux2.result[6]
q_a[7] <= mux_1kb:mux2.result[7]
q_a[8] <= mux_1kb:mux2.result[8]
q_a[9] <= mux_1kb:mux2.result[9]
q_a[10] <= mux_1kb:mux2.result[10]
q_a[11] <= mux_1kb:mux2.result[11]
q_a[12] <= mux_1kb:mux2.result[12]
q_a[13] <= mux_1kb:mux2.result[13]
q_a[14] <= mux_1kb:mux2.result[14]
q_a[15] <= mux_1kb:mux2.result[15]
q_a[16] <= mux_1kb:mux2.result[16]
q_a[17] <= mux_1kb:mux2.result[17]
q_a[18] <= mux_1kb:mux2.result[18]
q_a[19] <= mux_1kb:mux2.result[19]
q_a[20] <= mux_1kb:mux2.result[20]
q_a[21] <= mux_1kb:mux2.result[21]
q_a[22] <= mux_1kb:mux2.result[22]
q_a[23] <= mux_1kb:mux2.result[23]


|main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|decode_3oa:deep_decode
data[0] => w_anode300w[1].IN0
data[0] => w_anode313w[1].IN1
data[0] => w_anode321w[1].IN0
data[0] => w_anode329w[1].IN1
data[1] => w_anode300w[2].IN0
data[1] => w_anode313w[2].IN0
data[1] => w_anode321w[2].IN1
data[1] => w_anode329w[2].IN1
enable => w_anode300w[1].IN0
enable => w_anode313w[1].IN0
enable => w_anode321w[1].IN0
enable => w_anode329w[1].IN0
eq[0] <= w_anode300w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode313w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode321w[2].DB_MAX_OUTPUT_PORT_TYPE


|main_small|sample_reader_kick:inst|kick:kick1|altsyncram:altsyncram_component|altsyncram_kh71:auto_generated|mux_1kb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|main_small|sequencer_4:inst15
PLAY_KICK <= sequencer:inst1.play
BPM_CLOCK_32 => sequencer:inst1.bpm_clk
BPM_CLOCK_32 => sequencer:inst2.bpm_clk
BPM_CLOCK_32 => sequencer:inst3.bpm_clk
BPM_CLOCK_32 => sequencer:inst4.bpm_clk
SEQ_1[0] => sequencer:inst1.sequence[0]
SEQ_1[1] => sequencer:inst1.sequence[1]
SEQ_1[2] => sequencer:inst1.sequence[2]
SEQ_1[3] => sequencer:inst1.sequence[3]
SEQ_1[4] => sequencer:inst1.sequence[4]
SEQ_1[5] => sequencer:inst1.sequence[5]
SEQ_1[6] => sequencer:inst1.sequence[6]
SEQ_1[7] => sequencer:inst1.sequence[7]
SEQ_1[8] => sequencer:inst1.sequence[8]
SEQ_1[9] => sequencer:inst1.sequence[9]
SEQ_1[10] => sequencer:inst1.sequence[10]
SEQ_1[11] => sequencer:inst1.sequence[11]
SEQ_1[12] => sequencer:inst1.sequence[12]
SEQ_1[13] => sequencer:inst1.sequence[13]
SEQ_1[14] => sequencer:inst1.sequence[14]
SEQ_1[15] => sequencer:inst1.sequence[15]
SEQ_1[16] => sequencer:inst1.sequence[16]
SEQ_1[17] => sequencer:inst1.sequence[17]
SEQ_1[18] => sequencer:inst1.sequence[18]
SEQ_1[19] => sequencer:inst1.sequence[19]
SEQ_1[20] => sequencer:inst1.sequence[20]
SEQ_1[21] => sequencer:inst1.sequence[21]
SEQ_1[22] => sequencer:inst1.sequence[22]
SEQ_1[23] => sequencer:inst1.sequence[23]
SEQ_1[24] => sequencer:inst1.sequence[24]
SEQ_1[25] => sequencer:inst1.sequence[25]
SEQ_1[26] => sequencer:inst1.sequence[26]
SEQ_1[27] => sequencer:inst1.sequence[27]
SEQ_1[28] => sequencer:inst1.sequence[28]
SEQ_1[29] => sequencer:inst1.sequence[29]
SEQ_1[30] => sequencer:inst1.sequence[30]
SEQ_1[31] => sequencer:inst1.sequence[31]
PLAY_HH <= sequencer:inst2.play
SEQ_2[0] => sequencer:inst2.sequence[0]
SEQ_2[1] => sequencer:inst2.sequence[1]
SEQ_2[2] => sequencer:inst2.sequence[2]
SEQ_2[3] => sequencer:inst2.sequence[3]
SEQ_2[4] => sequencer:inst2.sequence[4]
SEQ_2[5] => sequencer:inst2.sequence[5]
SEQ_2[6] => sequencer:inst2.sequence[6]
SEQ_2[7] => sequencer:inst2.sequence[7]
SEQ_2[8] => sequencer:inst2.sequence[8]
SEQ_2[9] => sequencer:inst2.sequence[9]
SEQ_2[10] => sequencer:inst2.sequence[10]
SEQ_2[11] => sequencer:inst2.sequence[11]
SEQ_2[12] => sequencer:inst2.sequence[12]
SEQ_2[13] => sequencer:inst2.sequence[13]
SEQ_2[14] => sequencer:inst2.sequence[14]
SEQ_2[15] => sequencer:inst2.sequence[15]
SEQ_2[16] => sequencer:inst2.sequence[16]
SEQ_2[17] => sequencer:inst2.sequence[17]
SEQ_2[18] => sequencer:inst2.sequence[18]
SEQ_2[19] => sequencer:inst2.sequence[19]
SEQ_2[20] => sequencer:inst2.sequence[20]
SEQ_2[21] => sequencer:inst2.sequence[21]
SEQ_2[22] => sequencer:inst2.sequence[22]
SEQ_2[23] => sequencer:inst2.sequence[23]
SEQ_2[24] => sequencer:inst2.sequence[24]
SEQ_2[25] => sequencer:inst2.sequence[25]
SEQ_2[26] => sequencer:inst2.sequence[26]
SEQ_2[27] => sequencer:inst2.sequence[27]
SEQ_2[28] => sequencer:inst2.sequence[28]
SEQ_2[29] => sequencer:inst2.sequence[29]
SEQ_2[30] => sequencer:inst2.sequence[30]
SEQ_2[31] => sequencer:inst2.sequence[31]
PLAY_CLAP <= sequencer:inst3.play
SEQ_3[0] => sequencer:inst3.sequence[0]
SEQ_3[1] => sequencer:inst3.sequence[1]
SEQ_3[2] => sequencer:inst3.sequence[2]
SEQ_3[3] => sequencer:inst3.sequence[3]
SEQ_3[4] => sequencer:inst3.sequence[4]
SEQ_3[5] => sequencer:inst3.sequence[5]
SEQ_3[6] => sequencer:inst3.sequence[6]
SEQ_3[7] => sequencer:inst3.sequence[7]
SEQ_3[8] => sequencer:inst3.sequence[8]
SEQ_3[9] => sequencer:inst3.sequence[9]
SEQ_3[10] => sequencer:inst3.sequence[10]
SEQ_3[11] => sequencer:inst3.sequence[11]
SEQ_3[12] => sequencer:inst3.sequence[12]
SEQ_3[13] => sequencer:inst3.sequence[13]
SEQ_3[14] => sequencer:inst3.sequence[14]
SEQ_3[15] => sequencer:inst3.sequence[15]
SEQ_3[16] => sequencer:inst3.sequence[16]
SEQ_3[17] => sequencer:inst3.sequence[17]
SEQ_3[18] => sequencer:inst3.sequence[18]
SEQ_3[19] => sequencer:inst3.sequence[19]
SEQ_3[20] => sequencer:inst3.sequence[20]
SEQ_3[21] => sequencer:inst3.sequence[21]
SEQ_3[22] => sequencer:inst3.sequence[22]
SEQ_3[23] => sequencer:inst3.sequence[23]
SEQ_3[24] => sequencer:inst3.sequence[24]
SEQ_3[25] => sequencer:inst3.sequence[25]
SEQ_3[26] => sequencer:inst3.sequence[26]
SEQ_3[27] => sequencer:inst3.sequence[27]
SEQ_3[28] => sequencer:inst3.sequence[28]
SEQ_3[29] => sequencer:inst3.sequence[29]
SEQ_3[30] => sequencer:inst3.sequence[30]
SEQ_3[31] => sequencer:inst3.sequence[31]
PLAY_SNARE <= sequencer:inst4.play
SEQ_4[0] => sequencer:inst4.sequence[0]
SEQ_4[1] => sequencer:inst4.sequence[1]
SEQ_4[2] => sequencer:inst4.sequence[2]
SEQ_4[3] => sequencer:inst4.sequence[3]
SEQ_4[4] => sequencer:inst4.sequence[4]
SEQ_4[5] => sequencer:inst4.sequence[5]
SEQ_4[6] => sequencer:inst4.sequence[6]
SEQ_4[7] => sequencer:inst4.sequence[7]
SEQ_4[8] => sequencer:inst4.sequence[8]
SEQ_4[9] => sequencer:inst4.sequence[9]
SEQ_4[10] => sequencer:inst4.sequence[10]
SEQ_4[11] => sequencer:inst4.sequence[11]
SEQ_4[12] => sequencer:inst4.sequence[12]
SEQ_4[13] => sequencer:inst4.sequence[13]
SEQ_4[14] => sequencer:inst4.sequence[14]
SEQ_4[15] => sequencer:inst4.sequence[15]
SEQ_4[16] => sequencer:inst4.sequence[16]
SEQ_4[17] => sequencer:inst4.sequence[17]
SEQ_4[18] => sequencer:inst4.sequence[18]
SEQ_4[19] => sequencer:inst4.sequence[19]
SEQ_4[20] => sequencer:inst4.sequence[20]
SEQ_4[21] => sequencer:inst4.sequence[21]
SEQ_4[22] => sequencer:inst4.sequence[22]
SEQ_4[23] => sequencer:inst4.sequence[23]
SEQ_4[24] => sequencer:inst4.sequence[24]
SEQ_4[25] => sequencer:inst4.sequence[25]
SEQ_4[26] => sequencer:inst4.sequence[26]
SEQ_4[27] => sequencer:inst4.sequence[27]
SEQ_4[28] => sequencer:inst4.sequence[28]
SEQ_4[29] => sequencer:inst4.sequence[29]
SEQ_4[30] => sequencer:inst4.sequence[30]
SEQ_4[31] => sequencer:inst4.sequence[31]


|main_small|sequencer_4:inst15|sequencer:inst1
sequence[0] => Mux0.IN31
sequence[1] => Mux0.IN30
sequence[2] => Mux0.IN29
sequence[3] => Mux0.IN28
sequence[4] => Mux0.IN27
sequence[5] => Mux0.IN26
sequence[6] => Mux0.IN25
sequence[7] => Mux0.IN24
sequence[8] => Mux0.IN23
sequence[9] => Mux0.IN22
sequence[10] => Mux0.IN21
sequence[11] => Mux0.IN20
sequence[12] => Mux0.IN19
sequence[13] => Mux0.IN18
sequence[14] => Mux0.IN17
sequence[15] => Mux0.IN16
sequence[16] => Mux0.IN15
sequence[17] => Mux0.IN14
sequence[18] => Mux0.IN13
sequence[19] => Mux0.IN12
sequence[20] => Mux0.IN11
sequence[21] => Mux0.IN10
sequence[22] => Mux0.IN9
sequence[23] => Mux0.IN8
sequence[24] => Mux0.IN7
sequence[25] => Mux0.IN6
sequence[26] => Mux0.IN5
sequence[27] => Mux0.IN4
sequence[28] => Mux0.IN3
sequence[29] => Mux0.IN2
sequence[30] => Mux0.IN1
sequence[31] => Mux0.IN0
bpm_clk => counter[0].CLK
bpm_clk => counter[1].CLK
bpm_clk => counter[2].CLK
bpm_clk => counter[3].CLK
bpm_clk => counter[4].CLK
bpm_clk => play~reg0.CLK
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sequencer_4:inst15|sequencer:inst2
sequence[0] => Mux0.IN31
sequence[1] => Mux0.IN30
sequence[2] => Mux0.IN29
sequence[3] => Mux0.IN28
sequence[4] => Mux0.IN27
sequence[5] => Mux0.IN26
sequence[6] => Mux0.IN25
sequence[7] => Mux0.IN24
sequence[8] => Mux0.IN23
sequence[9] => Mux0.IN22
sequence[10] => Mux0.IN21
sequence[11] => Mux0.IN20
sequence[12] => Mux0.IN19
sequence[13] => Mux0.IN18
sequence[14] => Mux0.IN17
sequence[15] => Mux0.IN16
sequence[16] => Mux0.IN15
sequence[17] => Mux0.IN14
sequence[18] => Mux0.IN13
sequence[19] => Mux0.IN12
sequence[20] => Mux0.IN11
sequence[21] => Mux0.IN10
sequence[22] => Mux0.IN9
sequence[23] => Mux0.IN8
sequence[24] => Mux0.IN7
sequence[25] => Mux0.IN6
sequence[26] => Mux0.IN5
sequence[27] => Mux0.IN4
sequence[28] => Mux0.IN3
sequence[29] => Mux0.IN2
sequence[30] => Mux0.IN1
sequence[31] => Mux0.IN0
bpm_clk => counter[0].CLK
bpm_clk => counter[1].CLK
bpm_clk => counter[2].CLK
bpm_clk => counter[3].CLK
bpm_clk => counter[4].CLK
bpm_clk => play~reg0.CLK
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sequencer_4:inst15|sequencer:inst3
sequence[0] => Mux0.IN31
sequence[1] => Mux0.IN30
sequence[2] => Mux0.IN29
sequence[3] => Mux0.IN28
sequence[4] => Mux0.IN27
sequence[5] => Mux0.IN26
sequence[6] => Mux0.IN25
sequence[7] => Mux0.IN24
sequence[8] => Mux0.IN23
sequence[9] => Mux0.IN22
sequence[10] => Mux0.IN21
sequence[11] => Mux0.IN20
sequence[12] => Mux0.IN19
sequence[13] => Mux0.IN18
sequence[14] => Mux0.IN17
sequence[15] => Mux0.IN16
sequence[16] => Mux0.IN15
sequence[17] => Mux0.IN14
sequence[18] => Mux0.IN13
sequence[19] => Mux0.IN12
sequence[20] => Mux0.IN11
sequence[21] => Mux0.IN10
sequence[22] => Mux0.IN9
sequence[23] => Mux0.IN8
sequence[24] => Mux0.IN7
sequence[25] => Mux0.IN6
sequence[26] => Mux0.IN5
sequence[27] => Mux0.IN4
sequence[28] => Mux0.IN3
sequence[29] => Mux0.IN2
sequence[30] => Mux0.IN1
sequence[31] => Mux0.IN0
bpm_clk => counter[0].CLK
bpm_clk => counter[1].CLK
bpm_clk => counter[2].CLK
bpm_clk => counter[3].CLK
bpm_clk => counter[4].CLK
bpm_clk => play~reg0.CLK
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sequencer_4:inst15|sequencer:inst4
sequence[0] => Mux0.IN31
sequence[1] => Mux0.IN30
sequence[2] => Mux0.IN29
sequence[3] => Mux0.IN28
sequence[4] => Mux0.IN27
sequence[5] => Mux0.IN26
sequence[6] => Mux0.IN25
sequence[7] => Mux0.IN24
sequence[8] => Mux0.IN23
sequence[9] => Mux0.IN22
sequence[10] => Mux0.IN21
sequence[11] => Mux0.IN20
sequence[12] => Mux0.IN19
sequence[13] => Mux0.IN18
sequence[14] => Mux0.IN17
sequence[15] => Mux0.IN16
sequence[16] => Mux0.IN15
sequence[17] => Mux0.IN14
sequence[18] => Mux0.IN13
sequence[19] => Mux0.IN12
sequence[20] => Mux0.IN11
sequence[21] => Mux0.IN10
sequence[22] => Mux0.IN9
sequence[23] => Mux0.IN8
sequence[24] => Mux0.IN7
sequence[25] => Mux0.IN6
sequence[26] => Mux0.IN5
sequence[27] => Mux0.IN4
sequence[28] => Mux0.IN3
sequence[29] => Mux0.IN2
sequence[30] => Mux0.IN1
sequence[31] => Mux0.IN0
bpm_clk => counter[0].CLK
bpm_clk => counter[1].CLK
bpm_clk => counter[2].CLK
bpm_clk => counter[3].CLK
bpm_clk => counter[4].CLK
bpm_clk => play~reg0.CLK
play <= play~reg0.DB_MAX_OUTPUT_PORT_TYPE


|main_small|bpm_clock:inst2
fast_clk => internal_bpm_clk_32.CLK
fast_clk => counter[0].CLK
fast_clk => counter[1].CLK
fast_clk => counter[2].CLK
fast_clk => counter[3].CLK
fast_clk => counter[4].CLK
fast_clk => counter[5].CLK
fast_clk => counter[6].CLK
fast_clk => counter[7].CLK
fast_clk => counter[8].CLK
fast_clk => counter[9].CLK
fast_clk => counter[10].CLK
fast_clk => counter[11].CLK
fast_clk => counter[12].CLK
fast_clk => counter[13].CLK
fast_clk => counter[14].CLK
fast_clk => counter[15].CLK
fast_clk => counter[16].CLK
fast_clk => counter[17].CLK
fast_clk => counter[18].CLK
fast_clk => counter[19].CLK
fast_clk => counter[20].CLK
fast_clk => counter[21].CLK
fast_clk => counter[22].CLK
fast_clk => counter[23].CLK
fast_clk => counter[24].CLK
fast_clk => counter[25].CLK
fast_clk => counter[26].CLK
fast_clk_frequency[0] => Div1.IN27
fast_clk_frequency[1] => Div1.IN26
fast_clk_frequency[2] => Div1.IN25
fast_clk_frequency[3] => Div1.IN24
fast_clk_frequency[4] => Div1.IN23
fast_clk_frequency[5] => Div1.IN22
fast_clk_frequency[6] => Div1.IN21
fast_clk_frequency[7] => Div1.IN20
fast_clk_frequency[8] => Div1.IN19
fast_clk_frequency[9] => Div1.IN18
fast_clk_frequency[10] => Div1.IN17
fast_clk_frequency[11] => Div1.IN16
fast_clk_frequency[12] => Div1.IN15
fast_clk_frequency[13] => Div1.IN14
fast_clk_frequency[14] => Div1.IN13
fast_clk_frequency[15] => Div1.IN12
fast_clk_frequency[16] => Div1.IN11
fast_clk_frequency[17] => Div1.IN10
fast_clk_frequency[18] => Div1.IN9
fast_clk_frequency[19] => Div1.IN8
fast_clk_frequency[20] => Div1.IN7
fast_clk_frequency[21] => Div1.IN6
fast_clk_frequency[22] => Div1.IN5
fast_clk_frequency[23] => Div1.IN4
fast_clk_frequency[24] => Div1.IN3
fast_clk_frequency[25] => Div1.IN2
fast_clk_frequency[26] => Div1.IN1
bpm[0] => Div0.IN12
bpm[1] => Div0.IN11
bpm[2] => Div0.IN10
bpm[3] => Div0.IN9
bpm[4] => Div0.IN8
bpm[5] => Div0.IN7
bpm[6] => Div0.IN6
bpm[7] => Div0.IN5
bpm_clk_32 <= internal_bpm_clk_32.DB_MAX_OUTPUT_PORT_TYPE


|main_small|bpm:inst3
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]


|main_small|bpm:inst3|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <VCC>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>


|main_small|clock_speed:inst4
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]
result[21] <= lpm_constant:LPM_CONSTANT_component.result[21]
result[22] <= lpm_constant:LPM_CONSTANT_component.result[22]
result[23] <= lpm_constant:LPM_CONSTANT_component.result[23]
result[24] <= lpm_constant:LPM_CONSTANT_component.result[24]
result[25] <= lpm_constant:LPM_CONSTANT_component.result[25]
result[26] <= lpm_constant:LPM_CONSTANT_component.result[26]


|main_small|clock_speed:inst4|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>


|main_small|basic_sequence:inst5
result[0] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[0]
result[1] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[1]
result[2] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[2]
result[3] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[3]
result[4] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[4]
result[5] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[5]
result[6] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[6]
result[7] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[7]
result[8] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[8]
result[9] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[9]
result[10] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[10]
result[11] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[11]
result[12] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[12]
result[13] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[13]
result[14] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[14]
result[15] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[15]
result[16] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[16]
result[17] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[17]
result[18] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[18]
result[19] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[19]
result[20] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[20]
result[21] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[21]
result[22] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[22]
result[23] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[23]
result[24] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[24]
result[25] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[25]
result[26] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[26]
result[27] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[27]
result[28] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[28]
result[29] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[29]
result[30] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[30]
result[31] <= basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component.result[31]


|main_small|basic_sequence:inst5|basic_sequence_lpm_constant_r19:basic_sequence_lpm_constant_r19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <VCC>


|main_small|basic_sequence_off:inst14
result[0] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[0]
result[1] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[1]
result[2] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[2]
result[3] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[3]
result[4] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[4]
result[5] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[5]
result[6] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[6]
result[7] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[7]
result[8] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[8]
result[9] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[9]
result[10] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[10]
result[11] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[11]
result[12] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[12]
result[13] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[13]
result[14] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[14]
result[15] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[15]
result[16] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[16]
result[17] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[17]
result[18] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[18]
result[19] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[19]
result[20] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[20]
result[21] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[21]
result[22] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[22]
result[23] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[23]
result[24] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[24]
result[25] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[25]
result[26] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[26]
result[27] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[27]
result[28] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[28]
result[29] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[29]
result[30] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[30]
result[31] <= basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component.result[31]


|main_small|basic_sequence_off:inst14|basic_sequence_off_lpm_constant_r19:basic_sequence_off_lpm_constant_r19_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>


|main_small|seq_clap:inst8
result[0] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[0]
result[1] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[1]
result[2] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[2]
result[3] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[3]
result[4] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[4]
result[5] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[5]
result[6] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[6]
result[7] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[7]
result[8] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[8]
result[9] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[9]
result[10] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[10]
result[11] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[11]
result[12] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[12]
result[13] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[13]
result[14] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[14]
result[15] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[15]
result[16] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[16]
result[17] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[17]
result[18] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[18]
result[19] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[19]
result[20] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[20]
result[21] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[21]
result[22] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[22]
result[23] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[23]
result[24] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[24]
result[25] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[25]
result[26] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[26]
result[27] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[27]
result[28] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[28]
result[29] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[29]
result[30] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[30]
result[31] <= seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component.result[31]


|main_small|seq_clap:inst8|seq_clap_lpm_constant_o69:seq_clap_lpm_constant_o69_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <VCC>
result[4] <= <GND>
result[5] <= <VCC>
result[6] <= <VCC>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <GND>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <VCC>
result[19] <= <GND>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <VCC>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <VCC>
result[31] <= <GND>


|main_small|sample_reader_hh:inst11
dac_clk => hh:hh1.clock
dac_clk => current_sample_address[0].CLK
dac_clk => current_sample_address[1].CLK
dac_clk => current_sample_address[2].CLK
dac_clk => current_sample_address[3].CLK
dac_clk => current_sample_address[4].CLK
dac_clk => current_sample_address[5].CLK
dac_clk => current_sample_address[6].CLK
dac_clk => current_sample_address[7].CLK
dac_clk => current_sample_address[8].CLK
dac_clk => current_sample_address[9].CLK
dac_clk => current_sample_address[10].CLK
dac_clk => current_sample_address[11].CLK
play => internal_is_playing.IN1
shut_up => process_0.IN1
is_playing <= internal_is_playing.DB_MAX_OUTPUT_PORT_TYPE
sample[0] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[1] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[2] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[3] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[4] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[12] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[13] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[14] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[15] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[16] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[17] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[18] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[19] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[20] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[21] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[22] <= sample.DB_MAX_OUTPUT_PORT_TYPE
sample[23] <= sample.DB_MAX_OUTPUT_PORT_TYPE


|main_small|sample_reader_hh:inst11|hh:hh1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|main_small|sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ua71:auto_generated.address_a[0]
address_a[1] => altsyncram_ua71:auto_generated.address_a[1]
address_a[2] => altsyncram_ua71:auto_generated.address_a[2]
address_a[3] => altsyncram_ua71:auto_generated.address_a[3]
address_a[4] => altsyncram_ua71:auto_generated.address_a[4]
address_a[5] => altsyncram_ua71:auto_generated.address_a[5]
address_a[6] => altsyncram_ua71:auto_generated.address_a[6]
address_a[7] => altsyncram_ua71:auto_generated.address_a[7]
address_a[8] => altsyncram_ua71:auto_generated.address_a[8]
address_a[9] => altsyncram_ua71:auto_generated.address_a[9]
address_a[10] => altsyncram_ua71:auto_generated.address_a[10]
address_a[11] => altsyncram_ua71:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ua71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ua71:auto_generated.q_a[0]
q_a[1] <= altsyncram_ua71:auto_generated.q_a[1]
q_a[2] <= altsyncram_ua71:auto_generated.q_a[2]
q_a[3] <= altsyncram_ua71:auto_generated.q_a[3]
q_a[4] <= altsyncram_ua71:auto_generated.q_a[4]
q_a[5] <= altsyncram_ua71:auto_generated.q_a[5]
q_a[6] <= altsyncram_ua71:auto_generated.q_a[6]
q_a[7] <= altsyncram_ua71:auto_generated.q_a[7]
q_a[8] <= altsyncram_ua71:auto_generated.q_a[8]
q_a[9] <= altsyncram_ua71:auto_generated.q_a[9]
q_a[10] <= altsyncram_ua71:auto_generated.q_a[10]
q_a[11] <= altsyncram_ua71:auto_generated.q_a[11]
q_a[12] <= altsyncram_ua71:auto_generated.q_a[12]
q_a[13] <= altsyncram_ua71:auto_generated.q_a[13]
q_a[14] <= altsyncram_ua71:auto_generated.q_a[14]
q_a[15] <= altsyncram_ua71:auto_generated.q_a[15]
q_a[16] <= altsyncram_ua71:auto_generated.q_a[16]
q_a[17] <= altsyncram_ua71:auto_generated.q_a[17]
q_a[18] <= altsyncram_ua71:auto_generated.q_a[18]
q_a[19] <= altsyncram_ua71:auto_generated.q_a[19]
q_a[20] <= altsyncram_ua71:auto_generated.q_a[20]
q_a[21] <= altsyncram_ua71:auto_generated.q_a[21]
q_a[22] <= altsyncram_ua71:auto_generated.q_a[22]
q_a[23] <= altsyncram_ua71:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|main_small|sample_reader_hh:inst11|hh:hh1|altsyncram:altsyncram_component|altsyncram_ua71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT


|main_small|dac_clock:inst1
fast_clk => internal_dac_clk.CLK
fast_clk => counter[0].CLK
fast_clk => counter[1].CLK
fast_clk => counter[2].CLK
fast_clk => counter[3].CLK
fast_clk => counter[4].CLK
fast_clk => counter[5].CLK
fast_clk => counter[6].CLK
fast_clk => counter[7].CLK
fast_clk => counter[8].CLK
fast_clk => counter[9].CLK
fast_clk => counter[10].CLK
fast_clk => counter[11].CLK
fast_clk => counter[12].CLK
fast_clk => counter[13].CLK
fast_clk => counter[14].CLK
fast_clk => counter[15].CLK
fast_clk => counter[16].CLK
fast_clk => counter[17].CLK
fast_clk => counter[18].CLK
fast_clk => counter[19].CLK
fast_clk => counter[20].CLK
fast_clk => counter[21].CLK
fast_clk => counter[22].CLK
fast_clk => counter[23].CLK
fast_clk => counter[24].CLK
fast_clk => counter[25].CLK
fast_clk => counter[26].CLK
fast_clk_frequency[0] => Div0.IN27
fast_clk_frequency[1] => Div0.IN26
fast_clk_frequency[2] => Div0.IN25
fast_clk_frequency[3] => Div0.IN24
fast_clk_frequency[4] => Div0.IN23
fast_clk_frequency[5] => Div0.IN22
fast_clk_frequency[6] => Div0.IN21
fast_clk_frequency[7] => Div0.IN20
fast_clk_frequency[8] => Div0.IN19
fast_clk_frequency[9] => Div0.IN18
fast_clk_frequency[10] => Div0.IN17
fast_clk_frequency[11] => Div0.IN16
fast_clk_frequency[12] => Div0.IN15
fast_clk_frequency[13] => Div0.IN14
fast_clk_frequency[14] => Div0.IN13
fast_clk_frequency[15] => Div0.IN12
fast_clk_frequency[16] => Div0.IN11
fast_clk_frequency[17] => Div0.IN10
fast_clk_frequency[18] => Div0.IN9
fast_clk_frequency[19] => Div0.IN8
fast_clk_frequency[20] => Div0.IN7
fast_clk_frequency[21] => Div0.IN6
fast_clk_frequency[22] => Div0.IN5
fast_clk_frequency[23] => Div0.IN4
fast_clk_frequency[24] => Div0.IN3
fast_clk_frequency[25] => Div0.IN2
fast_clk_frequency[26] => Div0.IN1
dac_frequency[0] => Div0.IN44
dac_frequency[1] => Div0.IN43
dac_frequency[2] => Div0.IN42
dac_frequency[3] => Div0.IN41
dac_frequency[4] => Div0.IN40
dac_frequency[5] => Div0.IN39
dac_frequency[6] => Div0.IN38
dac_frequency[7] => Div0.IN37
dac_frequency[8] => Div0.IN36
dac_frequency[9] => Div0.IN35
dac_frequency[10] => Div0.IN34
dac_frequency[11] => Div0.IN33
dac_frequency[12] => Div0.IN32
dac_frequency[13] => Div0.IN31
dac_frequency[14] => Div0.IN30
dac_frequency[15] => Div0.IN29
dac_frequency[16] => Div0.IN28
dac_clk <= internal_dac_clk.DB_MAX_OUTPUT_PORT_TYPE


|main_small|dac_frequency:inst12
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]


|main_small|dac_frequency:inst12|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <VCC>
result[9] <= <VCC>
result[10] <= <GND>
result[11] <= <VCC>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <GND>
result[15] <= <VCC>
result[16] <= <GND>


|main_small|clock_speed:inst13
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]
result[1] <= lpm_constant:LPM_CONSTANT_component.result[1]
result[2] <= lpm_constant:LPM_CONSTANT_component.result[2]
result[3] <= lpm_constant:LPM_CONSTANT_component.result[3]
result[4] <= lpm_constant:LPM_CONSTANT_component.result[4]
result[5] <= lpm_constant:LPM_CONSTANT_component.result[5]
result[6] <= lpm_constant:LPM_CONSTANT_component.result[6]
result[7] <= lpm_constant:LPM_CONSTANT_component.result[7]
result[8] <= lpm_constant:LPM_CONSTANT_component.result[8]
result[9] <= lpm_constant:LPM_CONSTANT_component.result[9]
result[10] <= lpm_constant:LPM_CONSTANT_component.result[10]
result[11] <= lpm_constant:LPM_CONSTANT_component.result[11]
result[12] <= lpm_constant:LPM_CONSTANT_component.result[12]
result[13] <= lpm_constant:LPM_CONSTANT_component.result[13]
result[14] <= lpm_constant:LPM_CONSTANT_component.result[14]
result[15] <= lpm_constant:LPM_CONSTANT_component.result[15]
result[16] <= lpm_constant:LPM_CONSTANT_component.result[16]
result[17] <= lpm_constant:LPM_CONSTANT_component.result[17]
result[18] <= lpm_constant:LPM_CONSTANT_component.result[18]
result[19] <= lpm_constant:LPM_CONSTANT_component.result[19]
result[20] <= lpm_constant:LPM_CONSTANT_component.result[20]
result[21] <= lpm_constant:LPM_CONSTANT_component.result[21]
result[22] <= lpm_constant:LPM_CONSTANT_component.result[22]
result[23] <= lpm_constant:LPM_CONSTANT_component.result[23]
result[24] <= lpm_constant:LPM_CONSTANT_component.result[24]
result[25] <= lpm_constant:LPM_CONSTANT_component.result[25]
result[26] <= lpm_constant:LPM_CONSTANT_component.result[26]


|main_small|clock_speed:inst13|lpm_constant:LPM_CONSTANT_component
result[0] <= <GND>
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <VCC>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <VCC>
result[13] <= <VCC>
result[14] <= <VCC>
result[15] <= <VCC>
result[16] <= <GND>
result[17] <= <VCC>
result[18] <= <GND>
result[19] <= <VCC>
result[20] <= <VCC>
result[21] <= <VCC>
result[22] <= <VCC>
result[23] <= <VCC>
result[24] <= <GND>
result[25] <= <VCC>
result[26] <= <GND>


|main_small|osc:inst19
sample[0] <= <GND>
sample[1] <= <GND>
sample[2] <= <GND>
sample[3] <= <GND>
sample[4] <= counter[4].DB_MAX_OUTPUT_PORT_TYPE
sample[5] <= counter[5].DB_MAX_OUTPUT_PORT_TYPE
sample[6] <= counter[6].DB_MAX_OUTPUT_PORT_TYPE
sample[7] <= counter[7].DB_MAX_OUTPUT_PORT_TYPE
sample[8] <= counter[8].DB_MAX_OUTPUT_PORT_TYPE
sample[9] <= counter[9].DB_MAX_OUTPUT_PORT_TYPE
sample[10] <= counter[10].DB_MAX_OUTPUT_PORT_TYPE
sample[11] <= counter[11].DB_MAX_OUTPUT_PORT_TYPE
sample[12] <= counter[12].DB_MAX_OUTPUT_PORT_TYPE
sample[13] <= counter[13].DB_MAX_OUTPUT_PORT_TYPE
sample[14] <= counter[14].DB_MAX_OUTPUT_PORT_TYPE
sample[15] <= counter[15].DB_MAX_OUTPUT_PORT_TYPE
sample[16] <= counter[16].DB_MAX_OUTPUT_PORT_TYPE
sample[17] <= counter[17].DB_MAX_OUTPUT_PORT_TYPE
sample[18] <= counter[18].DB_MAX_OUTPUT_PORT_TYPE
sample[19] <= counter[19].DB_MAX_OUTPUT_PORT_TYPE
sample[20] <= counter[20].DB_MAX_OUTPUT_PORT_TYPE
sample[21] <= counter[21].DB_MAX_OUTPUT_PORT_TYPE
sample[22] <= counter[22].DB_MAX_OUTPUT_PORT_TYPE
sample[23] <= counter[23].DB_MAX_OUTPUT_PORT_TYPE
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK


