<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\01_gaoyun\gao_project\11_key_filter\key_filter\impl\gwsynthesis\key_filter.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324ES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Aug 30 14:39:11 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>69</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>368.650(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.287</td>
<td>key_in_reg2_s0/Q</td>
<td>en_cnt_s2/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.009</td>
<td>2.423</td>
</tr>
<tr>
<td>2</td>
<td>7.382</td>
<td>cnt_3_s0/Q</td>
<td>cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.014</td>
<td>2.543</td>
</tr>
<tr>
<td>3</td>
<td>7.382</td>
<td>cnt_3_s0/Q</td>
<td>cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.014</td>
<td>2.543</td>
</tr>
<tr>
<td>4</td>
<td>7.398</td>
<td>cnt_6_s0/Q</td>
<td>cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.540</td>
</tr>
<tr>
<td>5</td>
<td>7.446</td>
<td>cnt_10_s0/Q</td>
<td>cnt_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>2.513</td>
</tr>
<tr>
<td>6</td>
<td>7.446</td>
<td>cnt_10_s0/Q</td>
<td>cnt_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>2.513</td>
</tr>
<tr>
<td>7</td>
<td>7.446</td>
<td>cnt_10_s0/Q</td>
<td>cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>2.513</td>
</tr>
<tr>
<td>8</td>
<td>7.446</td>
<td>cnt_10_s0/Q</td>
<td>cnt_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.020</td>
<td>2.513</td>
</tr>
<tr>
<td>9</td>
<td>7.511</td>
<td>state.DOWN_s0/Q</td>
<td>state.FILTER1_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>2.188</td>
</tr>
<tr>
<td>10</td>
<td>7.529</td>
<td>cnt_6_s0/Q</td>
<td>cnt_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.406</td>
</tr>
<tr>
<td>11</td>
<td>7.529</td>
<td>cnt_6_s0/Q</td>
<td>cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>2.406</td>
</tr>
<tr>
<td>12</td>
<td>7.656</td>
<td>cnt_6_s0/Q</td>
<td>cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>2.287</td>
</tr>
<tr>
<td>13</td>
<td>7.673</td>
<td>cnt_6_s0/Q</td>
<td>cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>2.270</td>
</tr>
<tr>
<td>14</td>
<td>7.720</td>
<td>state.IDLE_s0/Q</td>
<td>state.FILTER0_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>1.979</td>
</tr>
<tr>
<td>15</td>
<td>7.804</td>
<td>key_in_reg2_s0/Q</td>
<td>state.DOWN_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>2.137</td>
</tr>
<tr>
<td>16</td>
<td>7.822</td>
<td>key_in_reg2_s0/Q</td>
<td>state.IDLE_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>2.119</td>
</tr>
<tr>
<td>17</td>
<td>7.838</td>
<td>cnt_3_s0/Q</td>
<td>cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>2.096</td>
</tr>
<tr>
<td>18</td>
<td>7.878</td>
<td>cnt_18_s0/Q</td>
<td>cnt_full_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>2.052</td>
</tr>
<tr>
<td>19</td>
<td>7.944</td>
<td>cnt_3_s0/Q</td>
<td>cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>1.990</td>
</tr>
<tr>
<td>20</td>
<td>8.063</td>
<td>cnt_3_s0/Q</td>
<td>cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>1.871</td>
</tr>
<tr>
<td>21</td>
<td>8.073</td>
<td>cnt_3_s0/Q</td>
<td>cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>1.861</td>
</tr>
<tr>
<td>22</td>
<td>8.182</td>
<td>cnt_3_s0/Q</td>
<td>cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.005</td>
<td>1.752</td>
</tr>
<tr>
<td>23</td>
<td>8.329</td>
<td>en_cnt_s2/Q</td>
<td>cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>1.601</td>
</tr>
<tr>
<td>24</td>
<td>8.336</td>
<td>state.IDLE_s0/Q</td>
<td>state.FILTER0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>1.601</td>
</tr>
<tr>
<td>25</td>
<td>8.439</td>
<td>state.DOWN_s0/Q</td>
<td>key_flag_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>1.518</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.362</td>
<td>cnt_1_s0/Q</td>
<td>cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>2</td>
<td>0.362</td>
<td>key_state_s7/Q</td>
<td>key_state_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>3</td>
<td>0.362</td>
<td>key_flag_s7/Q</td>
<td>key_flag_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>4</td>
<td>0.362</td>
<td>cnt_15_s0/Q</td>
<td>cnt_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.364</td>
</tr>
<tr>
<td>5</td>
<td>0.366</td>
<td>cnt_6_s0/Q</td>
<td>cnt_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.367</td>
</tr>
<tr>
<td>6</td>
<td>0.366</td>
<td>cnt_0_s0/Q</td>
<td>cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.367</td>
</tr>
<tr>
<td>7</td>
<td>0.426</td>
<td>cnt_4_s0/Q</td>
<td>cnt_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.427</td>
</tr>
<tr>
<td>8</td>
<td>0.436</td>
<td>key_in_sync2_s0/Q</td>
<td>key_in_reg1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.437</td>
</tr>
<tr>
<td>9</td>
<td>0.448</td>
<td>cnt_10_s0/Q</td>
<td>cnt_10_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>10</td>
<td>0.448</td>
<td>cnt_10_s0/Q</td>
<td>cnt_11_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>11</td>
<td>0.454</td>
<td>cnt_16_s0/Q</td>
<td>cnt_16_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>12</td>
<td>0.454</td>
<td>cnt_16_s0/Q</td>
<td>cnt_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>13</td>
<td>0.454</td>
<td>cnt_8_s0/Q</td>
<td>cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>14</td>
<td>0.454</td>
<td>cnt_8_s0/Q</td>
<td>cnt_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.455</td>
</tr>
<tr>
<td>15</td>
<td>0.460</td>
<td>cnt_7_s0/Q</td>
<td>cnt_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.437</td>
</tr>
<tr>
<td>16</td>
<td>0.470</td>
<td>en_cnt_s2/Q</td>
<td>cnt_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.476</td>
</tr>
<tr>
<td>17</td>
<td>0.473</td>
<td>state.FILTER0_s1/Q</td>
<td>state.IDLE_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.476</td>
</tr>
<tr>
<td>18</td>
<td>0.480</td>
<td>cnt_12_s0/Q</td>
<td>cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>19</td>
<td>0.488</td>
<td>cnt_13_s0/Q</td>
<td>cnt_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.470</td>
</tr>
<tr>
<td>20</td>
<td>0.511</td>
<td>key_in_reg1_s0/Q</td>
<td>key_in_reg2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.484</td>
</tr>
<tr>
<td>21</td>
<td>0.539</td>
<td>cnt_5_s0/Q</td>
<td>cnt_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.540</td>
</tr>
<tr>
<td>22</td>
<td>0.545</td>
<td>en_cnt_s2/Q</td>
<td>cnt_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.551</td>
</tr>
<tr>
<td>23</td>
<td>0.551</td>
<td>cnt_0_s0/Q</td>
<td>cnt_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.547</td>
</tr>
<tr>
<td>24</td>
<td>0.595</td>
<td>key_in_reg2_s0/Q</td>
<td>en_cnt_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.601</td>
</tr>
<tr>
<td>25</td>
<td>0.595</td>
<td>state.FILTER1_s1/Q</td>
<td>state.DOWN_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.599</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>10000000000.000</td>
<td>4.826</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>key_in_sync2_s0</td>
</tr>
<tr>
<td>2</td>
<td>10000000000.000</td>
<td>4.826</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>key_in_reg1_s0</td>
</tr>
<tr>
<td>3</td>
<td>10000000000.000</td>
<td>4.831</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>state.DOWN_s0</td>
</tr>
<tr>
<td>4</td>
<td>10000000000.000</td>
<td>4.822</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>10000000000.000</td>
<td>4.826</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>10000000000.000</td>
<td>4.826</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>key_state_s7</td>
</tr>
<tr>
<td>7</td>
<td>10000000000.000</td>
<td>4.806</td>
<td>-10000000000.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>key_flag_s7</td>
</tr>
<tr>
<td>8</td>
<td>10000000000.000</td>
<td>4.811</td>
<td>-10000000000.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>key_state_s7</td>
</tr>
<tr>
<td>9</td>
<td>10000000000.000</td>
<td>4.822</td>
<td>-10000000000.000</td>
<td>High Pulse Width</td>
<td>clk</td>
<td>key_flag_s7</td>
</tr>
<tr>
<td>10</td>
<td>10000000000.000</td>
<td>4.815</td>
<td>-10000000000.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state.FILTER1_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.757</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_reg2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>en_cnt_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">key_in_reg2_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>n49_s10/I1</td>
</tr>
<tr>
<td>2.064</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">n49_s10/F</td>
</tr>
<tr>
<td>2.253</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>en_cnt_s7/I3</td>
</tr>
<tr>
<td>2.759</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">en_cnt_s7/F</td>
</tr>
<tr>
<td>2.893</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>en_cnt_s4/I3</td>
</tr>
<tr>
<td>3.336</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">en_cnt_s4/F</td>
</tr>
<tr>
<td>3.470</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">en_cnt_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2/CLK</td>
</tr>
<tr>
<td>10.757</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.426, 58.841%; route: 0.630, 26.003%; tC2Q: 0.367, 15.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.612%; route: 0.374, 35.388%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.559</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>n93_s2/I0</td>
</tr>
<tr>
<td>3.002</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">n93_s2/F</td>
</tr>
<tr>
<td>3.159</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>n94_s1/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">n94_s1/F</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>10.984</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.391, 54.696%; route: 0.785, 30.864%; tC2Q: 0.367, 14.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.984</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.559</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>n93_s2/I0</td>
</tr>
<tr>
<td>3.002</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C6[0][A]</td>
<td style=" background: #97FFFF;">n93_s2/F</td>
</tr>
<tr>
<td>3.159</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n93_s1/I0</td>
</tr>
<tr>
<td>3.602</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n93_s1/F</td>
</tr>
<tr>
<td>3.602</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>10.984</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.391, 54.696%; route: 0.785, 30.864%; tC2Q: 0.367, 14.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>2.253</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>n92_s2/I1</td>
</tr>
<tr>
<td>2.812</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">n92_s2/F</td>
</tr>
<tr>
<td>3.152</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n95_s1/I0</td>
</tr>
<tr>
<td>3.594</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n95_s1/F</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.346, 53.000%; route: 0.827, 32.546%; tC2Q: 0.367, 14.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>n92_s3/I2</td>
</tr>
<tr>
<td>2.251</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>2.392</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>n85_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>3.062</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>n88_s1/I0</td>
</tr>
<tr>
<td>3.558</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">n88_s1/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>11.004</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 59.551%; route: 0.649, 25.836%; tC2Q: 0.367, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.066%; route: 0.383, 35.934%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>n92_s3/I2</td>
</tr>
<tr>
<td>2.251</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>2.392</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>n85_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>3.062</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>n87_s1/I0</td>
</tr>
<tr>
<td>3.558</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>11.004</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 59.551%; route: 0.649, 25.836%; tC2Q: 0.367, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.066%; route: 0.383, 35.934%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>n92_s3/I2</td>
</tr>
<tr>
<td>2.251</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>2.392</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>n85_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>3.062</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>n86_s1/I0</td>
</tr>
<tr>
<td>3.558</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>11.004</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 59.551%; route: 0.649, 25.836%; tC2Q: 0.367, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.066%; route: 0.383, 35.934%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.446</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.045</td>
<td>0.362</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.755</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>n92_s3/I2</td>
</tr>
<tr>
<td>2.251</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">n92_s3/F</td>
</tr>
<tr>
<td>2.392</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][A]</td>
<td>n85_s2/I2</td>
</tr>
<tr>
<td>2.898</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C6[2][A]</td>
<td style=" background: #97FFFF;">n85_s2/F</td>
</tr>
<tr>
<td>3.062</td>
<td>0.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>n85_s1/I0</td>
</tr>
<tr>
<td>3.558</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>11.004</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.317%; route: 0.362, 34.683%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.496, 59.551%; route: 0.649, 25.836%; tC2Q: 0.367, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.066%; route: 0.383, 35.934%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.DOWN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.FILTER1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">state.DOWN_s0/Q</td>
</tr>
<tr>
<td>1.578</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>n52_s10/I2</td>
</tr>
<tr>
<td>2.083</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">n52_s10/F</td>
</tr>
<tr>
<td>2.244</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>state.FILTER1_s4/I0</td>
</tr>
<tr>
<td>2.687</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">state.FILTER1_s4/F</td>
</tr>
<tr>
<td>3.237</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">state.FILTER1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>state.FILTER1_s1/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>state.FILTER1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.948, 43.335%; route: 0.872, 39.879%; tC2Q: 0.367, 16.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>2.253</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>n89_s2/I1</td>
</tr>
<tr>
<td>2.856</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n89_s2/F</td>
</tr>
<tr>
<td>3.017</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>n91_s1/I0</td>
</tr>
<tr>
<td>3.460</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" background: #97FFFF;">n91_s1/F</td>
</tr>
<tr>
<td>3.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>10.988</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.391, 57.805%; route: 0.648, 26.933%; tC2Q: 0.367, 15.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>2.253</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>n89_s2/I1</td>
</tr>
<tr>
<td>2.856</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n89_s2/F</td>
</tr>
<tr>
<td>3.017</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n89_s1/I0</td>
</tr>
<tr>
<td>3.460</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n89_s1/F</td>
</tr>
<tr>
<td>3.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>10.988</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.391, 57.805%; route: 0.648, 26.933%; tC2Q: 0.367, 15.262%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>2.253</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][B]</td>
<td>n89_s2/I1</td>
</tr>
<tr>
<td>2.856</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C6[2][B]</td>
<td style=" background: #97FFFF;">n89_s2/F</td>
</tr>
<tr>
<td>2.864</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n90_s1/I0</td>
</tr>
<tr>
<td>3.341</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>3.341</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>10.998</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.426, 62.329%; route: 0.494, 21.616%; tC2Q: 0.367, 16.055%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.421</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.748</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>n85_s4/I2</td>
</tr>
<tr>
<td>2.253</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">n85_s4/F</td>
</tr>
<tr>
<td>2.414</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][B]</td>
<td>n92_s2/I1</td>
</tr>
<tr>
<td>2.812</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C6[3][B]</td>
<td style=" background: #97FFFF;">n92_s2/F</td>
</tr>
<tr>
<td>2.819</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>n92_s1/I0</td>
</tr>
<tr>
<td>3.324</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>3.324</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>10.998</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.409, 62.051%; route: 0.494, 21.776%; tC2Q: 0.367, 16.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.IDLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.FILTER0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">state.IDLE_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>n49_s11/I2</td>
</tr>
<tr>
<td>2.261</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">n49_s11/F</td>
</tr>
<tr>
<td>2.399</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td>state.FILTER0_s4/I0</td>
</tr>
<tr>
<td>2.894</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">state.FILTER0_s4/F</td>
</tr>
<tr>
<td>3.029</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">state.FILTER0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>state.FILTER0_s1/CLK</td>
</tr>
<tr>
<td>10.748</td>
<td>-0.299</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>state.FILTER0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.996, 50.334%; route: 0.616, 31.110%; tC2Q: 0.367, 18.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_reg2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.DOWN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">key_in_reg2_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>en_cnt_s6/I0</td>
</tr>
<tr>
<td>2.082</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">en_cnt_s6/F</td>
</tr>
<tr>
<td>2.424</td>
<td>0.342</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td>n50_s6/I2</td>
</tr>
<tr>
<td>2.929</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][A]</td>
<td style=" background: #97FFFF;">n50_s6/F</td>
</tr>
<tr>
<td>2.933</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>n50_s5/I3</td>
</tr>
<tr>
<td>3.185</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">n50_s5/F</td>
</tr>
<tr>
<td>3.185</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">state.DOWN_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>10.988</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.253, 58.619%; route: 0.517, 24.200%; tC2Q: 0.367, 17.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.822</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_reg2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.IDLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0/CLK</td>
</tr>
<tr>
<td>1.415</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">key_in_reg2_s0/Q</td>
</tr>
<tr>
<td>1.586</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>n49_s10/I1</td>
</tr>
<tr>
<td>2.064</td>
<td>0.478</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">n49_s10/F</td>
</tr>
<tr>
<td>2.225</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td>n47_s9/I1</td>
</tr>
<tr>
<td>2.667</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C3[1][B]</td>
<td style=" background: #97FFFF;">n47_s9/F</td>
</tr>
<tr>
<td>2.671</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>n47_s8/I3</td>
</tr>
<tr>
<td>3.167</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">n47_s8/F</td>
</tr>
<tr>
<td>3.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">state.IDLE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>10.988</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.416, 66.818%; route: 0.336, 15.855%; tC2Q: 0.367, 17.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.838</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.237</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n139_s2/I0</td>
</tr>
<tr>
<td>2.489</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n139_s2/F</td>
</tr>
<tr>
<td>2.650</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>n98_s1/I0</td>
</tr>
<tr>
<td>3.155</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>3.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.262, 60.218%; route: 0.467, 22.267%; tC2Q: 0.367, 17.516%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.878</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.995</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>1.433</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>n85_s3/I2</td>
</tr>
<tr>
<td>2.071</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">n85_s3/F</td>
</tr>
<tr>
<td>2.078</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>n139_s3/I2</td>
</tr>
<tr>
<td>2.521</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">n139_s3/F</td>
</tr>
<tr>
<td>2.674</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>n139_s1/I1</td>
</tr>
<tr>
<td>3.117</td>
<td>0.443</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">n139_s1/F</td>
</tr>
<tr>
<td>3.117</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">cnt_full_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>cnt_full_s0/CLK</td>
</tr>
<tr>
<td>10.995</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>cnt_full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.066%; route: 0.383, 35.934%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.386, 67.544%; route: 0.299, 14.561%; tC2Q: 0.367, 17.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.612%; route: 0.374, 35.388%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.237</td>
<td>0.168</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[2][B]</td>
<td>n139_s2/I0</td>
</tr>
<tr>
<td>2.489</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R3C6[2][B]</td>
<td style=" background: #97FFFF;">n139_s2/F</td>
</tr>
<tr>
<td>2.650</td>
<td>0.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>n97_s1/I0</td>
</tr>
<tr>
<td>3.048</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">n97_s1/F</td>
</tr>
<tr>
<td>3.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td style=" font-weight:bold;">cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.156, 58.082%; route: 0.467, 23.462%; tC2Q: 0.367, 18.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.063</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.424</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>n96_s2/I0</td>
</tr>
<tr>
<td>2.930</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">n96_s2/F</td>
</tr>
<tr>
<td>2.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.010, 54.009%; route: 0.493, 26.363%; tC2Q: 0.367, 19.628%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.424</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>n100_s1/I0</td>
</tr>
<tr>
<td>2.920</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">n100_s1/F</td>
</tr>
<tr>
<td>2.920</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.001, 53.772%; route: 0.493, 26.499%; tC2Q: 0.367, 19.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.993</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.059</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[2][A]</td>
<td>cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C6[2][A]</td>
<td style=" font-weight:bold;">cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.564</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[0][B]</td>
<td>n99_s2/I3</td>
</tr>
<tr>
<td>2.069</td>
<td>0.505</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C6[0][B]</td>
<td style=" background: #97FFFF;">n99_s2/F</td>
</tr>
<tr>
<td>2.559</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>n99_s1/I0</td>
</tr>
<tr>
<td>2.811</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">n99_s1/F</td>
</tr>
<tr>
<td>2.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>10.993</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.466%; route: 0.376, 35.534%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.757, 43.219%; route: 0.628, 35.822%; tC2Q: 0.367, 20.959%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 64.759%; route: 0.371, 35.241%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>en_cnt_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.353</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">en_cnt_s2/Q</td>
</tr>
<tr>
<td>2.161</td>
<td>0.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>n103_s1/I2</td>
</tr>
<tr>
<td>2.657</td>
<td>0.496</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>2.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.986</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 64.612%; route: 0.374, 35.388%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 30.960%; route: 0.752, 47.001%; tC2Q: 0.353, 22.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.986</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.IDLE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.FILTER0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">state.IDLE_s0/Q</td>
</tr>
<tr>
<td>1.760</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][A]</td>
<td>n49_s11/I2</td>
</tr>
<tr>
<td>2.261</td>
<td>0.500</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C3[3][A]</td>
<td style=" background: #97FFFF;">n49_s11/F</td>
</tr>
<tr>
<td>2.651</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">state.FILTER0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.047</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>state.FILTER0_s1/CLK</td>
</tr>
<tr>
<td>10.986</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>state.FILTER0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.500, 31.259%; route: 0.733, 45.802%; tC2Q: 0.367, 22.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 65.168%; route: 0.365, 34.832%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.439</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.568</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.007</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.DOWN_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_flag_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>1.417</td>
<td>0.367</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">state.DOWN_s0/Q</td>
</tr>
<tr>
<td>2.072</td>
<td>0.655</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>n22_s4/I2</td>
</tr>
<tr>
<td>2.568</td>
<td>0.496</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">n22_s4/F</td>
</tr>
<tr>
<td>2.568</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">key_flag_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.068</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>key_flag_s7/CLK</td>
</tr>
<tr>
<td>11.007</td>
<td>-0.061</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>key_flag_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 65.019%; route: 0.367, 34.981%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.496, 32.648%; route: 0.655, 43.162%; tC2Q: 0.367, 24.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 63.922%; route: 0.385, 36.078%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.047</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>n103_s1/I1</td>
</tr>
<tr>
<td>1.231</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">n103_s1/F</td>
</tr>
<tr>
<td>1.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.869</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_state_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_state_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>key_state_s7/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">key_state_s7/Q</td>
</tr>
<tr>
<td>1.052</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>n47_s11/I1</td>
</tr>
<tr>
<td>1.236</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">n47_s11/F</td>
</tr>
<tr>
<td>1.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">key_state_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>key_state_s7/CLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>key_state_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_flag_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_flag_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>key_flag_s7/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">key_flag_s7/Q</td>
</tr>
<tr>
<td>1.059</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>n22_s4/I0</td>
</tr>
<tr>
<td>1.243</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" background: #97FFFF;">n22_s4/F</td>
</tr>
<tr>
<td>1.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td style=" font-weight:bold;">key_flag_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>key_flag_s7/CLK</td>
</tr>
<tr>
<td>0.880</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[0][A]</td>
<td>key_flag_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 76.831%; route: 0.204, 23.169%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 76.831%; route: 0.204, 23.169%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.362</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.050</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>n89_s1/I2</td>
</tr>
<tr>
<td>1.233</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" background: #97FFFF;">n89_s1/F</td>
</tr>
<tr>
<td>1.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td style=" font-weight:bold;">cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cnt_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C7[0][A]</td>
<td>cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.679%; route: 0.194, 22.321%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.495%; route: 0.007, 1.980%; tC2Q: 0.173, 47.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.679%; route: 0.194, 22.321%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/Q</td>
</tr>
<tr>
<td>1.054</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>n98_s1/I1</td>
</tr>
<tr>
<td>1.237</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" background: #97FFFF;">n98_s1/F</td>
</tr>
<tr>
<td>1.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td style=" font-weight:bold;">cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][A]</td>
<td>cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.000%; route: 0.011, 2.941%; tC2Q: 0.173, 47.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.063</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>n104_s2/I0</td>
</tr>
<tr>
<td>1.246</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" background: #97FFFF;">n104_s2/F</td>
</tr>
<tr>
<td>1.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.880</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 76.831%; route: 0.204, 23.169%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 50.000%; route: 0.011, 2.941%; tC2Q: 0.173, 47.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 76.831%; route: 0.204, 23.169%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.297</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.050</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>n100_s1/I1</td>
</tr>
<tr>
<td>1.297</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" background: #97FFFF;">n100_s1/F</td>
</tr>
<tr>
<td>1.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td style=" font-weight:bold;">cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[2][A]</td>
<td>cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 57.865%; route: 0.007, 1.685%; tC2Q: 0.173, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_sync2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_in_reg1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td>key_in_sync2_s0/CLK</td>
</tr>
<tr>
<td>1.041</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][B]</td>
<td style=" font-weight:bold;">key_in_sync2_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.268</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">key_in_reg1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>key_in_reg1_s0/CLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>key_in_reg1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 61.264%; tC2Q: 0.169, 38.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.865</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>0.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>n94_s1/I1</td>
</tr>
<tr>
<td>1.314</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">n94_s1/F</td>
</tr>
<tr>
<td>1.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.865</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.867</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.056%; route: 0.190, 21.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.909%; route: 0.096, 21.390%; tC2Q: 0.169, 37.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.056%; route: 0.190, 21.944%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.865</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>cnt_10_s0/CLK</td>
</tr>
<tr>
<td>1.035</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C7[0][B]</td>
<td style=" font-weight:bold;">cnt_10_s0/Q</td>
</tr>
<tr>
<td>1.131</td>
<td>0.096</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>n93_s1/I1</td>
</tr>
<tr>
<td>1.314</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" background: #97FFFF;">n93_s1/F</td>
</tr>
<tr>
<td>1.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">cnt_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.865</td>
<td>0.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>cnt_11_s0/CLK</td>
</tr>
<tr>
<td>0.867</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>cnt_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.056%; route: 0.190, 21.944%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.909%; route: 0.096, 21.390%; tC2Q: 0.169, 37.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.056%; route: 0.190, 21.944%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.148</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>n88_s1/I1</td>
</tr>
<tr>
<td>1.332</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">n88_s1/F</td>
</tr>
<tr>
<td>1.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.369%; route: 0.102, 22.427%; tC2Q: 0.169, 37.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>cnt_16_s0/CLK</td>
</tr>
<tr>
<td>1.046</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">cnt_16_s0/Q</td>
</tr>
<tr>
<td>1.148</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>n87_s1/I1</td>
</tr>
<tr>
<td>1.332</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">n87_s1/F</td>
</tr>
<tr>
<td>1.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">cnt_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>cnt_17_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>cnt_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.369%; route: 0.102, 22.427%; tC2Q: 0.169, 37.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>n96_s2/I2</td>
</tr>
<tr>
<td>1.325</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" background: #97FFFF;">n96_s2/F</td>
</tr>
<tr>
<td>1.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.369%; route: 0.102, 22.427%; tC2Q: 0.169, 37.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.454</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[1][B]</td>
<td>cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R4C6[1][B]</td>
<td style=" font-weight:bold;">cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.141</td>
<td>0.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>n95_s1/I1</td>
</tr>
<tr>
<td>1.325</td>
<td>0.184</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" background: #97FFFF;">n95_s1/F</td>
</tr>
<tr>
<td>1.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td style=" font-weight:bold;">cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cnt_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][B]</td>
<td>cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 40.369%; route: 0.102, 22.427%; tC2Q: 0.169, 37.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.847</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.039</td>
<td>0.169</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C6[3][A]</td>
<td style=" font-weight:bold;">cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.129</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>n97_s1/I2</td>
</tr>
<tr>
<td>1.307</td>
<td>0.178</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td style=" background: #97FFFF;">n97_s1/F</td>
</tr>
<tr>
<td>1.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td style=" font-weight:bold;">cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.847</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[3][A]</td>
<td>cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.178, 40.659%; route: 0.090, 20.604%; tC2Q: 0.169, 38.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>en_cnt_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">en_cnt_s2/Q</td>
</tr>
<tr>
<td>1.165</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>n85_s1/I3</td>
</tr>
<tr>
<td>1.349</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">n85_s1/F</td>
</tr>
<tr>
<td>1.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" font-weight:bold;">cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cnt_19_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][A]</td>
<td>cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 38.539%; route: 0.120, 25.189%; tC2Q: 0.173, 36.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.FILTER0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.IDLE_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>state.FILTER0_s1/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">state.FILTER0_s1/Q</td>
</tr>
<tr>
<td>1.160</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>n47_s8/I2</td>
</tr>
<tr>
<td>1.344</td>
<td>0.184</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" background: #97FFFF;">n47_s8/F</td>
</tr>
<tr>
<td>1.344</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td style=" font-weight:bold;">state.IDLE_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][B]</td>
<td>state.IDLE_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.184, 38.539%; route: 0.120, 25.189%; tC2Q: 0.173, 36.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.679%; route: 0.194, 22.321%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.480</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.874</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.047</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.058</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>n92_s1/I2</td>
</tr>
<tr>
<td>1.356</td>
<td>0.298</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" background: #97FFFF;">n92_s1/F</td>
</tr>
<tr>
<td>1.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td style=" font-weight:bold;">cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.874</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][B]</td>
<td>cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.253%; route: 0.199, 22.747%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 61.845%; route: 0.011, 2.244%; tC2Q: 0.173, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.253%; route: 0.199, 22.747%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C7[1][B]</td>
<td>cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.042</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C7[1][B]</td>
<td style=" font-weight:bold;">cnt_13_s0/Q</td>
</tr>
<tr>
<td>1.162</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>n90_s1/I1</td>
</tr>
<tr>
<td>1.340</td>
<td>0.178</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td style=" background: #97FFFF;">n90_s1/F</td>
</tr>
<tr>
<td>1.340</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td style=" font-weight:bold;">cnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.874</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>cnt_14_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[3][A]</td>
<td>cnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.679%; route: 0.194, 22.321%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.178, 37.755%; route: 0.120, 25.510%; tC2Q: 0.173, 36.735%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.253%; route: 0.199, 22.747%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.511</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_reg1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_in_reg2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>key_in_reg1_s0/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">key_in_reg1_s0/Q</td>
</tr>
<tr>
<td>1.356</td>
<td>0.311</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">key_in_reg2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>-0.023</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.311, 64.268%; tC2Q: 0.173, 35.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.043</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/Q</td>
</tr>
<tr>
<td>1.163</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>n99_s1/I2</td>
</tr>
<tr>
<td>1.410</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" background: #97FFFF;">n99_s1/F</td>
</tr>
<tr>
<td>1.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td style=" font-weight:bold;">cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[2][B]</td>
<td>cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 45.778%; route: 0.120, 22.222%; tC2Q: 0.173, 32.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.626%; route: 0.195, 22.374%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.878</td>
</tr>
<tr>
<td class="label">From</td>
<td>en_cnt_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2/CLK</td>
</tr>
<tr>
<td>1.045</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">en_cnt_s2/Q</td>
</tr>
<tr>
<td>1.176</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>n86_s1/I3</td>
</tr>
<tr>
<td>1.423</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">n86_s1/F</td>
</tr>
<tr>
<td>1.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">cnt_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.877</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cnt_18_s0/CLK</td>
</tr>
<tr>
<td>0.878</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cnt_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 44.880%; route: 0.131, 23.747%; tC2Q: 0.173, 31.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.015%; route: 0.202, 22.985%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C5[1][A]</td>
<td>cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.052</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R2C5[1][A]</td>
<td style=" font-weight:bold;">cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.179</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>n102_s1/I0</td>
</tr>
<tr>
<td>1.426</td>
<td>0.247</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" background: #97FFFF;">n102_s1/F</td>
</tr>
<tr>
<td>1.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td style=" font-weight:bold;">cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.874</td>
<td>0.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C6[1][A]</td>
<td>cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 76.831%; route: 0.204, 23.169%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.247, 45.175%; route: 0.127, 23.246%; tC2Q: 0.173, 31.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.253%; route: 0.199, 22.747%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_in_reg2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>en_cnt_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td>key_in_reg2_s0/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R3C3[2][A]</td>
<td style=" font-weight:bold;">key_in_reg2_s0/Q</td>
</tr>
<tr>
<td>1.171</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>n53_s16/I1</td>
</tr>
<tr>
<td>1.469</td>
<td>0.298</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">n53_s16/F</td>
</tr>
<tr>
<td>1.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">en_cnt_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2/CLK</td>
</tr>
<tr>
<td>0.873</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>en_cnt_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.298, 49.501%; route: 0.131, 21.756%; tC2Q: 0.173, 28.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.439%; route: 0.197, 22.561%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>state.FILTER1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>state.DOWN_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.867</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>state.FILTER1_s1/CLK</td>
</tr>
<tr>
<td>1.040</td>
<td>0.173</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">state.FILTER1_s1/Q</td>
</tr>
<tr>
<td>1.160</td>
<td>0.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>n50_s5/I2</td>
</tr>
<tr>
<td>1.466</td>
<td>0.306</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" background: #97FFFF;">n50_s5/F</td>
</tr>
<tr>
<td>1.466</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td style=" font-weight:bold;">state.DOWN_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOL5[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.870</td>
<td>0.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C3[0][A]</td>
<td>state.DOWN_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 77.867%; route: 0.192, 22.133%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.306, 51.102%; route: 0.120, 20.040%; tC2Q: 0.173, 28.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 77.679%; route: 0.194, 22.321%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_in_sync2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>key_in_sync2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.883</td>
<td>0.205</td>
<td>tNET</td>
<td>FF</td>
<td>key_in_sync2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_in_reg1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>key_in_reg1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.883</td>
<td>0.205</td>
<td>tNET</td>
<td>FF</td>
<td>key_in_reg1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.831</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state.DOWN_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.050</td>
<td>0.367</td>
<td>tNET</td>
<td>RR</td>
<td>state.DOWN_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.880</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>state.DOWN_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.383</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.887</td>
<td>0.210</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cnt_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.054</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.880</td>
<td>0.203</td>
<td>tNET</td>
<td>FF</td>
<td>cnt_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.826</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_state_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.056</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>key_state_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.883</td>
<td>0.205</td>
<td>tNET</td>
<td>FF</td>
<td>key_state_s7/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.806</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_flag_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.073</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>key_flag_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.879</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>key_flag_s7/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.811</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_state_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.061</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>key_state_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.872</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>key_state_s7/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.822</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>key_flag_s7</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.068</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>key_flag_s7/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.890</td>
<td>0.212</td>
<td>tNET</td>
<td>FF</td>
<td>key_flag_s7/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>10000000000.000</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.815</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>-10000000000.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state.FILTER1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.052</td>
<td>0.365</td>
<td>tNET</td>
<td>FF</td>
<td>state.FILTER1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.868</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>state.FILTER1_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>32</td>
<td>clk_d</td>
<td>7.287</td>
<td>0.386</td>
</tr>
<tr>
<td>20</td>
<td>en_cnt</td>
<td>8.329</td>
<td>0.752</td>
</tr>
<tr>
<td>10</td>
<td>cnt_full</td>
<td>7.754</td>
<td>0.722</td>
</tr>
<tr>
<td>8</td>
<td>key_in_reg1</td>
<td>7.413</td>
<td>0.476</td>
</tr>
<tr>
<td>8</td>
<td>n99_6</td>
<td>7.382</td>
<td>0.490</td>
</tr>
<tr>
<td>7</td>
<td>key_in_reg2</td>
<td>7.287</td>
<td>0.181</td>
</tr>
<tr>
<td>5</td>
<td>n85_8</td>
<td>7.398</td>
<td>0.161</td>
</tr>
<tr>
<td>5</td>
<td>cnt[8]</td>
<td>7.673</td>
<td>0.161</td>
</tr>
<tr>
<td>5</td>
<td>cnt[13]</td>
<td>7.653</td>
<td>0.350</td>
</tr>
<tr>
<td>5</td>
<td>cnt[0]</td>
<td>7.406</td>
<td>0.343</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C6</td>
<td>29.17%</td>
</tr>
<tr>
<td>R3C3</td>
<td>27.78%</td>
</tr>
<tr>
<td>R4C6</td>
<td>23.61%</td>
</tr>
<tr>
<td>R3C4</td>
<td>19.44%</td>
</tr>
<tr>
<td>R2C6</td>
<td>18.06%</td>
</tr>
<tr>
<td>R3C5</td>
<td>16.67%</td>
</tr>
<tr>
<td>R3C7</td>
<td>9.72%</td>
</tr>
<tr>
<td>R2C5</td>
<td>8.33%</td>
</tr>
<tr>
<td>R2C3</td>
<td>8.33%</td>
</tr>
<tr>
<td>R4C7</td>
<td>8.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
