Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Mar  5 22:19:48 2021
| Host         : synestia12 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (8)
7. checking multiple_clock (8817)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (8817)
---------------------------------
 There are 8817 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.568        0.000                      0                82744        0.032        0.000                      0                82744        3.000        0.000                       0                  8823  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.568        0.000                      0                82744        0.106        0.000                      0                82744        3.750        0.000                       0                  8819  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.849        0.000                      0                82744        0.106        0.000                      0                82744        8.750        0.000                       0                  8819  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.568        0.000                      0                82744        0.032        0.000                      0                82744  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.568        0.000                      0                82744        0.032        0.000                      0                82744  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 0.456ns (5.596%)  route 7.693ns (94.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.693     7.408    my_MEM_stage/dmem_reg_4096_4351_20_20/D
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.479     8.310    my_MEM_stage/dmem_reg_4096_4351_20_20/WCLK
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.776    
                         clock uncertainty           -0.074     8.702    
    SLICE_X36Y96         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.977    my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.977    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.456ns (5.694%)  route 7.553ns (94.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.553     7.269    my_MEM_stage/dmem_reg_6144_6399_20_20/D
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480     8.311    my_MEM_stage/dmem_reg_6144_6399_20_20/WCLK
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.777    
                         clock uncertainty           -0.074     8.703    
    SLICE_X36Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.978    my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 0.456ns (5.696%)  route 7.550ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.550     7.266    my_MEM_stage/dmem_reg_4608_4863_20_20/D
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480     8.311    my_MEM_stage/dmem_reg_4608_4863_20_20/WCLK
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.777    
                         clock uncertainty           -0.074     8.703    
    SLICE_X38Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.978    my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.406    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X109Y91        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.128    -0.328    my_MEM_stage/dmem_reg_15616_15871_16_16/D
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.904    -0.836    my_MEM_stage/dmem_reg_15616_15871_16_16/WCLK
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.437    my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.582    -0.649    my_DE_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_DE_stage/DE_latch_reg[75]/Q
                         net (fo=11, routed)          0.069    -0.439    my_AGEX_stage/Q[38]
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.852    -0.888    my_AGEX_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/C
                         clock pessimism              0.238    -0.649    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.075    -0.574    my_AGEX_stage/AGEX_latch_reg[41]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.507%)  route 0.223ns (54.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.719    -0.512    my_AGEX_stage/clk_out1
    SLICE_X113Y100       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  my_AGEX_stage/AGEX_latch_reg[59]/Q
                         net (fo=3, routed)           0.223    -0.148    my_AGEX_stage/AGEX_latch_reg[74]_0[54]
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.045    -0.103 r  my_AGEX_stage/MEM_latch[58]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    my_MEM_stage/D[16]
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.905    -0.835    my_MEM_stage/clk_out1
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.091    -0.240    my_MEM_stage/MEM_latch_reg[58]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/FE_latch_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.636    -0.595    my_FE_stage/clk_out1
    SLICE_X110Y95        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  my_FE_stage/PC_FE_latch_reg[19]/Q
                         net (fo=2, routed)           0.064    -0.390    my_DE_stage/FE_latch_reg[55]
    SLICE_X111Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.345 r  my_DE_stage/FE_latch[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    my_FE_stage/D[18]
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.908    -0.832    my_FE_stage/clk_out1
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y95        FDCE (Hold_fdce_C_D)         0.092    -0.490    my_FE_stage/FE_latch_reg[55]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.445    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y87    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X110Y75    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X103Y75    my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y82    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X93Y82     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y67    my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X99Y65     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y71    my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y133    my_MEM_stage/dmem_reg_10752_11007_19_19/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y133    my_MEM_stage/dmem_reg_10752_11007_19_19/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y87    my_MEM_stage/dmem_reg_10752_11007_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y87    my_MEM_stage/dmem_reg_10752_11007_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y87    my_MEM_stage/dmem_reg_10752_11007_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y87    my_MEM_stage/dmem_reg_10752_11007_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X96Y52     my_MEM_stage/dmem_reg_12800_13055_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54     my_MEM_stage/dmem_reg_0_255_10_10/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X90Y61     my_MEM_stage/dmem_reg_13824_14079_13_13/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X94Y65     my_MEM_stage/dmem_reg_13824_14079_14_14/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.849ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][20]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.744ns (20.991%)  route 2.800ns (79.009%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.885     0.449    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I2_O)        0.325     0.774 r  my_MEM_stage/regs[14][31]_i_1/O
                         net (fo=32, routed)          1.915     2.689    my_DE_stage/E[0]
    SLICE_X89Y110        FDCE                                         r  my_DE_stage/regs_reg[14][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.718     8.549    my_DE_stage/clk_out1
    SLICE_X89Y110        FDCE                                         r  my_DE_stage/regs_reg[14][20]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.016    
                         clock uncertainty           -0.074     8.942    
    SLICE_X89Y110        FDCE (Setup_fdce_C_CE)      -0.404     8.538    my_DE_stage/regs_reg[14][20]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                  5.849    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[6][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 0.718ns (20.044%)  route 2.864ns (79.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.877     0.441    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I0_O)        0.299     0.740 r  my_MEM_stage/regs[6][31]_i_1/O
                         net (fo=32, routed)          1.987     2.727    my_DE_stage/regs_reg[6][31]_1[0]
    SLICE_X85Y96         FDCE                                         r  my_DE_stage/regs_reg[6][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.546     8.377    my_DE_stage/clk_out1
    SLICE_X85Y96         FDCE                                         r  my_DE_stage/regs_reg[6][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X85Y96         FDCE (Setup_fdce_C_CE)      -0.202     8.668    my_DE_stage/regs_reg[6][28]
  -------------------------------------------------------------------
                         required time                          8.668    
                         arrival time                          -2.727    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.945ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.746ns (22.134%)  route 2.624ns (77.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.623ns = ( 8.377 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.877     0.441    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I3_O)        0.327     0.768 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.747     2.515    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X87Y96         FDCE                                         r  my_DE_stage/regs_reg[8][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.546     8.377    my_DE_stage/clk_out1
    SLICE_X87Y96         FDCE                                         r  my_DE_stage/regs_reg[8][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.944    
                         clock uncertainty           -0.074     8.870    
    SLICE_X87Y96         FDCE (Setup_fdce_C_CE)      -0.410     8.460    my_DE_stage/regs_reg[8][28]
  -------------------------------------------------------------------
                         required time                          8.460    
                         arrival time                          -2.515    
  -------------------------------------------------------------------
                         slack                                  5.945    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[8][20]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.746ns (21.716%)  route 2.689ns (78.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.877     0.441    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I3_O)        0.327     0.768 r  my_MEM_stage/regs[8][31]_i_1/O
                         net (fo=32, routed)          1.812     2.580    my_DE_stage/regs_reg[8][31]_0[0]
    SLICE_X89Y111        FDCE                                         r  my_DE_stage/regs_reg[8][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.717     8.548    my_DE_stage/clk_out1
    SLICE_X89Y111        FDCE                                         r  my_DE_stage/regs_reg[8][20]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.015    
                         clock uncertainty           -0.074     8.941    
    SLICE_X89Y111        FDCE (Setup_fdce_C_CE)      -0.410     8.531    my_DE_stage/regs_reg[8][20]
  -------------------------------------------------------------------
                         required time                          8.531    
                         arrival time                          -2.580    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[14][10]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.744ns (22.158%)  route 2.614ns (77.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.630ns = ( 8.370 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 f  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.885     0.449    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I2_O)        0.325     0.774 r  my_MEM_stage/regs[14][31]_i_1/O
                         net (fo=32, routed)          1.728     2.502    my_DE_stage/E[0]
    SLICE_X84Y83         FDCE                                         r  my_DE_stage/regs_reg[14][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.539     8.370    my_DE_stage/clk_out1
    SLICE_X84Y83         FDCE                                         r  my_DE_stage/regs_reg[14][10]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.937    
                         clock uncertainty           -0.074     8.863    
    SLICE_X84Y83         FDCE (Setup_fdce_C_CE)      -0.404     8.459    my_DE_stage/regs_reg[14][10]
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.718ns (20.224%)  route 2.832ns (79.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.625ns = ( 8.375 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.885     0.449    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I4_O)        0.299     0.748 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.947     2.695    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X85Y90         FDCE                                         r  my_DE_stage/regs_reg[13][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.544     8.375    my_DE_stage/clk_out1
    SLICE_X85Y90         FDCE                                         r  my_DE_stage/regs_reg[13][30]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.942    
                         clock uncertainty           -0.074     8.868    
    SLICE_X85Y90         FDCE (Setup_fdce_C_CE)      -0.202     8.666    my_DE_stage/regs_reg[13][30]
  -------------------------------------------------------------------
                         required time                          8.666    
                         arrival time                          -2.695    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][27]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.718ns (20.250%)  route 2.828ns (79.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.624ns = ( 8.376 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.885     0.449    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I4_O)        0.299     0.748 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.942     2.690    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X83Y91         FDCE                                         r  my_DE_stage/regs_reg[13][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.545     8.376    my_DE_stage/clk_out1
    SLICE_X83Y91         FDCE                                         r  my_DE_stage/regs_reg[13][27]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.943    
                         clock uncertainty           -0.074     8.869    
    SLICE_X83Y91         FDCE (Setup_fdce_C_CE)      -0.202     8.667    my_DE_stage/regs_reg[13][27]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[13][28]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.718ns (20.273%)  route 2.824ns (79.727%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 8.378 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.885     0.449    my_MEM_stage/MEM_latch_out[4]
    SLICE_X110Y86        LUT5 (Prop_lut5_I4_O)        0.299     0.748 r  my_MEM_stage/regs[13][31]_i_1/O
                         net (fo=32, routed)          1.938     2.686    my_DE_stage/regs_reg[13][31]_0[0]
    SLICE_X89Y97         FDCE                                         r  my_DE_stage/regs_reg[13][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.547     8.378    my_DE_stage/clk_out1
    SLICE_X89Y97         FDCE                                         r  my_DE_stage/regs_reg[13][28]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.945    
                         clock uncertainty           -0.074     8.871    
    SLICE_X89Y97         FDCE (Setup_fdce_C_CE)      -0.202     8.669    my_DE_stage/regs_reg[13][28]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][11]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.718ns (20.392%)  route 2.803ns (79.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.846     0.409    my_MEM_stage/MEM_latch_out[4]
    SLICE_X111Y86        LUT5 (Prop_lut5_I2_O)        0.299     0.708 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          1.958     2.666    my_DE_stage/regs_reg[5][31]_1[0]
    SLICE_X83Y79         FDCE                                         r  my_DE_stage/regs_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.535     8.366    my_DE_stage/clk_out1
    SLICE_X83Y79         FDCE                                         r  my_DE_stage/regs_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X83Y79         FDCE (Setup_fdce_C_CE)      -0.202     8.657    my_DE_stage/regs_reg[5][11]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[5][15]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.718ns (20.392%)  route 2.803ns (79.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.634ns = ( 8.366 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.861    -0.855    my_MEM_stage/clk_out1
    SLICE_X113Y87        FDCE                                         r  my_MEM_stage/MEM_latch_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        FDCE (Prop_fdce_C_Q)         0.419    -0.436 r  my_MEM_stage/MEM_latch_reg[4]/Q
                         net (fo=7, routed)           0.846     0.409    my_MEM_stage/MEM_latch_out[4]
    SLICE_X111Y86        LUT5 (Prop_lut5_I2_O)        0.299     0.708 r  my_MEM_stage/regs[5][31]_i_1/O
                         net (fo=32, routed)          1.958     2.666    my_DE_stage/regs_reg[5][31]_1[0]
    SLICE_X83Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.535     8.366    my_DE_stage/clk_out1
    SLICE_X83Y79         FDCE                                         r  my_DE_stage/regs_reg[5][15]/C  (IS_INVERTED)
                         clock pessimism              0.567     8.933    
                         clock uncertainty           -0.074     8.859    
    SLICE_X83Y79         FDCE (Setup_fdce_C_CE)      -0.202     8.657    my_DE_stage/regs_reg[5][15]
  -------------------------------------------------------------------
                         required time                          8.657    
                         arrival time                          -2.666    
  -------------------------------------------------------------------
                         slack                                  5.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.406    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X109Y91        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.128    -0.328    my_MEM_stage/dmem_reg_15616_15871_16_16/D
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.904    -0.836    my_MEM_stage/dmem_reg_15616_15871_16_16/WCLK
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X108Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.437    my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.582    -0.649    my_DE_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_DE_stage/DE_latch_reg[75]/Q
                         net (fo=11, routed)          0.069    -0.439    my_AGEX_stage/Q[38]
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.852    -0.888    my_AGEX_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/C
                         clock pessimism              0.238    -0.649    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.075    -0.574    my_AGEX_stage/AGEX_latch_reg[41]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.507%)  route 0.223ns (54.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.719    -0.512    my_AGEX_stage/clk_out1
    SLICE_X113Y100       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  my_AGEX_stage/AGEX_latch_reg[59]/Q
                         net (fo=3, routed)           0.223    -0.148    my_AGEX_stage/AGEX_latch_reg[74]_0[54]
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.045    -0.103 r  my_AGEX_stage/MEM_latch[58]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    my_MEM_stage/D[16]
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.905    -0.835    my_MEM_stage/clk_out1
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/C
                         clock pessimism              0.504    -0.331    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.091    -0.240    my_MEM_stage/MEM_latch_reg[58]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.617    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.361    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/FE_latch_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.636    -0.595    my_FE_stage/clk_out1
    SLICE_X110Y95        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  my_FE_stage/PC_FE_latch_reg[19]/Q
                         net (fo=2, routed)           0.064    -0.390    my_DE_stage/FE_latch_reg[55]
    SLICE_X111Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.345 r  my_DE_stage/FE_latch[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    my_FE_stage/D[18]
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.908    -0.832    my_FE_stage/clk_out1
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/C
                         clock pessimism              0.249    -0.582    
    SLICE_X111Y95        FDCE (Hold_fdce_C_D)         0.092    -0.490    my_FE_stage/FE_latch_reg[55]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.550    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.445    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.145    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X109Y87    my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X110Y75    my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X103Y75    my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y82    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X93Y82     my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X101Y67    my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X99Y65     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X106Y71    my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y54     my_MEM_stage/dmem_reg_0_255_10_10/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y32     my_MEM_stage/dmem_reg_0_255_11_11/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y32     my_MEM_stage/dmem_reg_0_255_11_11/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y32     my_MEM_stage/dmem_reg_0_255_11_11/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X54Y32     my_MEM_stage/dmem_reg_0_255_11_11/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y91     my_MEM_stage/dmem_reg_11776_12031_28_28/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y91     my_MEM_stage/dmem_reg_11776_12031_28_28/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y91     my_MEM_stage/dmem_reg_11776_12031_28_28/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X46Y91     my_MEM_stage/dmem_reg_11776_12031_28_28/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y65     my_MEM_stage/dmem_reg_13824_14079_14_14/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X96Y24     my_MEM_stage/dmem_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y133    my_MEM_stage/dmem_reg_10752_11007_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X94Y133    my_MEM_stage/dmem_reg_10752_11007_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X58Y92     my_MEM_stage/dmem_reg_11776_12031_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y48    my_MEM_stage/dmem_reg_12800_13055_6_6/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 0.456ns (5.596%)  route 7.693ns (94.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 8.310 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.693     7.408    my_MEM_stage/dmem_reg_4096_4351_20_20/D
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.479     8.310    my_MEM_stage/dmem_reg_4096_4351_20_20/WCLK
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.776    
                         clock uncertainty           -0.074     8.702    
    SLICE_X36Y96         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.977    my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.977    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.456ns (5.694%)  route 7.553ns (94.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.553     7.269    my_MEM_stage/dmem_reg_6144_6399_20_20/D
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480     8.311    my_MEM_stage/dmem_reg_6144_6399_20_20/WCLK
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.777    
                         clock uncertainty           -0.074     8.703    
    SLICE_X36Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.978    my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.006ns  (logic 0.456ns (5.696%)  route 7.550ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 8.311 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976    -0.740    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456    -0.284 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.550     7.266    my_MEM_stage/dmem_reg_4608_4863_20_20/D
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480     8.311    my_MEM_stage/dmem_reg_4608_4863_20_20/WCLK
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466     8.777    
                         clock uncertainty           -0.074     8.703    
    SLICE_X38Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     7.978    my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 8.444 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057    -0.659    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419    -0.240 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843     2.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327     2.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360     3.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326     3.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862     7.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612     8.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/CLK
                         clock pessimism              0.452     8.896    
                         clock uncertainty           -0.074     8.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          8.289    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 8.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.739ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977    -0.739    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456    -0.283 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924     3.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124     3.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669     7.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605     8.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/CLK
                         clock pessimism              0.452     8.889    
                         clock uncertainty           -0.074     8.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533     8.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          8.282    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.332    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X109Y91        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.128    -0.328    my_MEM_stage/dmem_reg_15616_15871_16_16/D
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.904    -0.836    my_MEM_stage/dmem_reg_15616_15871_16_16/WCLK
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X108Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.363    my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.582    -0.649    my_DE_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_DE_stage/DE_latch_reg[75]/Q
                         net (fo=11, routed)          0.069    -0.439    my_AGEX_stage/Q[38]
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.852    -0.888    my_AGEX_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/C
                         clock pessimism              0.238    -0.649    
                         clock uncertainty            0.074    -0.575    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.075    -0.500    my_AGEX_stage/AGEX_latch_reg[41]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.507%)  route 0.223ns (54.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.719    -0.512    my_AGEX_stage/clk_out1
    SLICE_X113Y100       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  my_AGEX_stage/AGEX_latch_reg[59]/Q
                         net (fo=3, routed)           0.223    -0.148    my_AGEX_stage/AGEX_latch_reg[74]_0[54]
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.045    -0.103 r  my_AGEX_stage/MEM_latch[58]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    my_MEM_stage/D[16]
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.905    -0.835    my_MEM_stage/clk_out1
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.074    -0.257    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.091    -0.166    my_MEM_stage/MEM_latch_reg[58]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_FE_stage/FE_latch_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.636    -0.595    my_FE_stage/clk_out1
    SLICE_X110Y95        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  my_FE_stage/PC_FE_latch_reg[19]/Q
                         net (fo=2, routed)           0.064    -0.390    my_DE_stage/FE_latch_reg[55]
    SLICE_X111Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.345 r  my_DE_stage/FE_latch[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    my_FE_stage/D[18]
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.908    -0.832    my_FE_stage/clk_out1
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X111Y95        FDCE (Hold_fdce_C_D)         0.092    -0.416    my_FE_stage/FE_latch_reg[55]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.371    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.071    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.149ns  (logic 0.456ns (5.596%)  route 7.693ns (94.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 18.310 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976     9.260    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456     9.716 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.693    17.408    my_MEM_stage/dmem_reg_4096_4351_20_20/D
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.479    18.310    my_MEM_stage/dmem_reg_4096_4351_20_20/WCLK
    SLICE_X36Y96         RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466    18.776    
                         clock uncertainty           -0.074    18.702    
    SLICE_X36Y96         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    17.977    my_MEM_stage/dmem_reg_4096_4351_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.977    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.009ns  (logic 0.456ns (5.694%)  route 7.553ns (94.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976     9.260    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456     9.716 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.553    17.269    my_MEM_stage/dmem_reg_6144_6399_20_20/D
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480    18.311    my_MEM_stage/dmem_reg_6144_6399_20_20/WCLK
    SLICE_X36Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466    18.777    
                         clock uncertainty           -0.074    18.703    
    SLICE_X36Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    17.978    my_MEM_stage/dmem_reg_6144_6399_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.978    
                         arrival time                         -17.269    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.006ns  (logic 0.456ns (5.696%)  route 7.550ns (94.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 18.311 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.740ns = ( 9.260 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.976     9.260    my_AGEX_stage/clk_out1
    SLICE_X105Y107       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y107       FDCE (Prop_fdce_C_Q)         0.456     9.716 r  my_AGEX_stage/AGEX_latch_reg[31]/Q
                         net (fo=256, routed)         7.550    17.266    my_MEM_stage/dmem_reg_4608_4863_20_20/D
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.480    18.311    my_MEM_stage/dmem_reg_4608_4863_20_20/WCLK
    SLICE_X38Y97         RAMS64E                                      r  my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A/CLK
                         clock pessimism              0.466    18.777    
                         clock uncertainty           -0.074    18.703    
    SLICE_X38Y97         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    17.978    my_MEM_stage/dmem_reg_4608_4863_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.978    
                         arrival time                         -17.266    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057     9.341    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419     9.760 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843    12.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327    12.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360    13.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326    13.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862    17.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612    18.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A/CLK
                         clock pessimism              0.452    18.896    
                         clock uncertainty           -0.074    18.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057     9.341    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419     9.760 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843    12.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327    12.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360    13.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326    13.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862    17.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612    18.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B/CLK
                         clock pessimism              0.452    18.896    
                         clock uncertainty           -0.074    18.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057     9.341    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419     9.760 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843    12.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327    12.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360    13.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326    13.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862    17.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612    18.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C/CLK
                         clock pessimism              0.452    18.896    
                         clock uncertainty           -0.074    18.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.137ns  (logic 1.072ns (13.174%)  route 7.065ns (86.826%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.445ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 18.444 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.659ns = ( 9.341 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        2.057     9.341    my_AGEX_stage/clk_out1
    SLICE_X110Y104       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y104       FDCE (Prop_fdce_C_Q)         0.419     9.760 f  my_AGEX_stage/AGEX_latch_reg[55]/Q
                         net (fo=103, routed)         2.843    12.603    my_AGEX_stage/AGEX_latch_reg[74]_0[50]
    SLICE_X67Y85         LUT2 (Prop_lut2_I1_O)        0.327    12.930 r  my_AGEX_stage/dmem_reg_0_255_0_0_i_2/O
                         net (fo=7, routed)           0.360    13.290    my_AGEX_stage/dmem_reg_0_255_0_0_i_2_n_0
    SLICE_X65Y84         LUT6 (Prop_lut6_I5_O)        0.326    13.616 r  my_AGEX_stage/dmem_reg_4096_4351_0_0_i_1/O
                         net (fo=128, routed)         3.862    17.478    my_MEM_stage/dmem_reg_4096_4351_6_6/WE
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.612    18.444    my_MEM_stage/dmem_reg_4096_4351_6_6/WCLK
    SLICE_X104Y22        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D/CLK
                         clock pessimism              0.452    18.896    
                         clock uncertainty           -0.074    18.822    
    SLICE_X104Y22        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.289    my_MEM_stage/dmem_reg_4096_4351_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         18.289    
                         arrival time                         -17.478    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 9.261 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977     9.261    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456     9.717 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924    13.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669    17.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605    18.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A/CLK
                         clock pessimism              0.452    18.889    
                         clock uncertainty           -0.074    18.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -17.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 9.261 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977     9.261    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456     9.717 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924    13.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669    17.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605    18.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B/CLK
                         clock pessimism              0.452    18.889    
                         clock uncertainty           -0.074    18.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -17.434    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[54]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.173ns  (logic 0.580ns (7.097%)  route 7.593ns (92.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 18.437 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.739ns = ( 9.261 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.977     9.261    my_AGEX_stage/clk_out1
    SLICE_X103Y106       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[54]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDCE (Prop_fdce_C_Q)         0.456     9.717 r  my_AGEX_stage/AGEX_latch_reg[54]_rep/Q
                         net (fo=115, routed)         3.924    13.640    my_AGEX_stage/AGEX_latch_reg[54]_rep_0
    SLICE_X65Y78         LUT6 (Prop_lut6_I0_O)        0.124    13.764 r  my_AGEX_stage/dmem_reg_512_767_0_0_i_1/O
                         net (fo=128, routed)         3.669    17.434    my_MEM_stage/dmem_reg_512_767_14_14/WE
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        1.605    18.437    my_MEM_stage/dmem_reg_512_767_14_14/WCLK
    SLICE_X92Y24         RAMS64E                                      r  my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C/CLK
                         clock pessimism              0.452    18.889    
                         clock uncertainty           -0.074    18.815    
    SLICE_X92Y24         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    18.282    my_MEM_stage/dmem_reg_512_767_14_14/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.282    
                         arrival time                         -17.434    
  -------------------------------------------------------------------
                         slack                                  0.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D/CLK
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.332    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.634    -0.597    my_AGEX_stage/clk_out1
    SLICE_X109Y91        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y91        FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.128    -0.328    my_MEM_stage/dmem_reg_15616_15871_16_16/D
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.904    -0.836    my_MEM_stage/dmem_reg_15616_15871_16_16/WCLK
    SLICE_X108Y90        RAMS64E                                      r  my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.074    -0.507    
    SLICE_X108Y90        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.363    my_MEM_stage/dmem_reg_15616_15871_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 my_DE_stage/DE_latch_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_AGEX_stage/AGEX_latch_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.004%)  route 0.069ns (32.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.582    -0.649    my_DE_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_DE_stage/DE_latch_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  my_DE_stage/DE_latch_reg[75]/Q
                         net (fo=11, routed)          0.069    -0.439    my_AGEX_stage/Q[38]
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.852    -0.888    my_AGEX_stage/clk_out1
    SLICE_X89Y92         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[41]/C
                         clock pessimism              0.238    -0.649    
                         clock uncertainty            0.074    -0.575    
    SLICE_X89Y92         FDCE (Hold_fdce_C_D)         0.075    -0.500    my_AGEX_stage/AGEX_latch_reg[41]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.507%)  route 0.223ns (54.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.719    -0.512    my_AGEX_stage/clk_out1
    SLICE_X113Y100       FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  my_AGEX_stage/AGEX_latch_reg[59]/Q
                         net (fo=3, routed)           0.223    -0.148    my_AGEX_stage/AGEX_latch_reg[74]_0[54]
    SLICE_X107Y95        LUT4 (Prop_lut4_I3_O)        0.045    -0.103 r  my_AGEX_stage/MEM_latch[58]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    my_MEM_stage/D[16]
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.905    -0.835    my_MEM_stage/clk_out1
    SLICE_X107Y95        FDCE                                         r  my_MEM_stage/MEM_latch_reg[58]/C
                         clock pessimism              0.504    -0.331    
                         clock uncertainty            0.074    -0.257    
    SLICE_X107Y95        FDCE (Hold_fdce_C_D)         0.091    -0.166    my_MEM_stage/MEM_latch_reg[58]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.530%)  route 0.278ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y81        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDCE (Prop_fdce_C_Q)         0.128    -0.502 r  my_AGEX_stage/AGEX_latch_reg[45]/Q
                         net (fo=4, routed)           0.278    -0.224    my_MEM_stage/dmem_reg_6656_6911_16_16/A0
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.869    -0.871    my_MEM_stage/dmem_reg_6656_6911_16_16/WCLK
    SLICE_X100Y81        RAMS64E                                      r  my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.617    
                         clock uncertainty            0.074    -0.543    
    SLICE_X100Y81        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.256    -0.287    my_MEM_stage/dmem_reg_6656_6911_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_FE_stage/PC_FE_latch_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_FE_stage/FE_latch_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.636    -0.595    my_FE_stage/clk_out1
    SLICE_X110Y95        FDCE                                         r  my_FE_stage/PC_FE_latch_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y95        FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  my_FE_stage/PC_FE_latch_reg[19]/Q
                         net (fo=2, routed)           0.064    -0.390    my_DE_stage/FE_latch_reg[55]
    SLICE_X111Y95        LUT6 (Prop_lut6_I0_O)        0.045    -0.345 r  my_DE_stage/FE_latch[55]_i_1/O
                         net (fo=1, routed)           0.000    -0.345    my_FE_stage/D[18]
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.908    -0.832    my_FE_stage/clk_out1
    SLICE_X111Y95        FDCE                                         r  my_FE_stage/FE_latch_reg[55]/C
                         clock pessimism              0.249    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X111Y95        FDCE (Hold_fdce_C_D)         0.092    -0.416    my_FE_stage/FE_latch_reg[55]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.665    -0.566    my_AGEX_stage/clk_out1
    SLICE_X88Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  my_AGEX_stage/AGEX_latch_reg[40]/Q
                         net (fo=256, routed)         0.125    -0.300    my_MEM_stage/dmem_reg_7680_7935_29_29/D
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=8817, routed)        0.939    -0.801    my_MEM_stage/dmem_reg_7680_7935_29_29/WCLK
    SLICE_X86Y105        RAMS64E                                      r  my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B/CLK
                         clock pessimism              0.251    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X86Y105        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.371    my_MEM_stage/dmem_reg_7680_7935_29_29/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.071    





