============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 10:49:21 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1190)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.778976s wall, 1.625000s user + 0.156250s system = 1.781250s CPU (100.1%)

RUN-1004 : used memory is 287 MB, reserved memory is 263 MB, peak memory is 291 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 1 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 5 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 13573 instances
RUN-0007 : 7580 luts, 4473 seqs, 1042 mslices, 310 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 14796 nets
RUN-1001 : 8851 nets have 2 pins
RUN-1001 : 4104 nets have [3 - 5] pins
RUN-1001 : 1285 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 225 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1667     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13569 instances, 7580 luts, 4473 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Huge net cpuresetn with 1391 pins
PHY-0007 : Cell area utilization is 52%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61452, tnet num: 14748, tinst num: 13569, tnode num: 73966, tedge num: 98569.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.279338s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.1%)

RUN-1004 : used memory is 427 MB, reserved memory is 408 MB, peak memory is 427 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.739555s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.63816e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13569.
PHY-3001 : Level 1 #clusters 1851.
PHY-3001 : End clustering;  0.084137s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (111.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.07294e+06, overlap = 531.094
PHY-3002 : Step(2): len = 914376, overlap = 592.094
PHY-3002 : Step(3): len = 670111, overlap = 695.25
PHY-3002 : Step(4): len = 591574, overlap = 750.938
PHY-3002 : Step(5): len = 472117, overlap = 828.031
PHY-3002 : Step(6): len = 399424, overlap = 899.969
PHY-3002 : Step(7): len = 333029, overlap = 958.562
PHY-3002 : Step(8): len = 292368, overlap = 994.531
PHY-3002 : Step(9): len = 260395, overlap = 1023.09
PHY-3002 : Step(10): len = 232270, overlap = 1064.59
PHY-3002 : Step(11): len = 210146, overlap = 1097.62
PHY-3002 : Step(12): len = 190928, overlap = 1142.12
PHY-3002 : Step(13): len = 177386, overlap = 1157.78
PHY-3002 : Step(14): len = 161659, overlap = 1188.12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.50311e-06
PHY-3002 : Step(15): len = 163497, overlap = 1155.88
PHY-3002 : Step(16): len = 189683, overlap = 1079.03
PHY-3002 : Step(17): len = 195404, overlap = 1030.44
PHY-3002 : Step(18): len = 201453, overlap = 1005.56
PHY-3002 : Step(19): len = 197221, overlap = 940.469
PHY-3002 : Step(20): len = 197394, overlap = 947.719
PHY-3002 : Step(21): len = 195346, overlap = 973.781
PHY-3002 : Step(22): len = 196679, overlap = 976.156
PHY-3002 : Step(23): len = 193611, overlap = 969.188
PHY-3002 : Step(24): len = 191569, overlap = 978.562
PHY-3002 : Step(25): len = 188812, overlap = 994.781
PHY-3002 : Step(26): len = 187593, overlap = 1003.34
PHY-3002 : Step(27): len = 186587, overlap = 1003.72
PHY-3002 : Step(28): len = 185013, overlap = 999.219
PHY-3002 : Step(29): len = 182938, overlap = 997.375
PHY-3002 : Step(30): len = 181463, overlap = 1003.59
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.00623e-06
PHY-3002 : Step(31): len = 190400, overlap = 993.406
PHY-3002 : Step(32): len = 204182, overlap = 937.875
PHY-3002 : Step(33): len = 209819, overlap = 888.25
PHY-3002 : Step(34): len = 213380, overlap = 859.938
PHY-3002 : Step(35): len = 213616, overlap = 853.906
PHY-3002 : Step(36): len = 214985, overlap = 861.906
PHY-3002 : Step(37): len = 213953, overlap = 865.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.01245e-06
PHY-3002 : Step(38): len = 231622, overlap = 791.344
PHY-3002 : Step(39): len = 253578, overlap = 735.562
PHY-3002 : Step(40): len = 262525, overlap = 718
PHY-3002 : Step(41): len = 265869, overlap = 707.906
PHY-3002 : Step(42): len = 264437, overlap = 706.531
PHY-3002 : Step(43): len = 262636, overlap = 713.844
PHY-3002 : Step(44): len = 259582, overlap = 694.969
PHY-3002 : Step(45): len = 258644, overlap = 686.031
PHY-3002 : Step(46): len = 257689, overlap = 690.406
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.20249e-05
PHY-3002 : Step(47): len = 277730, overlap = 619.531
PHY-3002 : Step(48): len = 292762, overlap = 578.438
PHY-3002 : Step(49): len = 301110, overlap = 518.969
PHY-3002 : Step(50): len = 306719, overlap = 494
PHY-3002 : Step(51): len = 308602, overlap = 498.594
PHY-3002 : Step(52): len = 309695, overlap = 487.75
PHY-3002 : Step(53): len = 309367, overlap = 484.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.40498e-05
PHY-3002 : Step(54): len = 329240, overlap = 473.719
PHY-3002 : Step(55): len = 347181, overlap = 432.594
PHY-3002 : Step(56): len = 352565, overlap = 379.594
PHY-3002 : Step(57): len = 356106, overlap = 354.781
PHY-3002 : Step(58): len = 357135, overlap = 357.75
PHY-3002 : Step(59): len = 358514, overlap = 348.594
PHY-3002 : Step(60): len = 356204, overlap = 362.812
PHY-3002 : Step(61): len = 355662, overlap = 359.281
PHY-3002 : Step(62): len = 355723, overlap = 361.938
PHY-3002 : Step(63): len = 356245, overlap = 366.688
PHY-3002 : Step(64): len = 354320, overlap = 371.812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.80996e-05
PHY-3002 : Step(65): len = 374029, overlap = 334.75
PHY-3002 : Step(66): len = 388158, overlap = 289.281
PHY-3002 : Step(67): len = 391216, overlap = 268.531
PHY-3002 : Step(68): len = 394234, overlap = 266.156
PHY-3002 : Step(69): len = 395379, overlap = 270.906
PHY-3002 : Step(70): len = 395831, overlap = 274.25
PHY-3002 : Step(71): len = 394060, overlap = 287.188
PHY-3002 : Step(72): len = 394962, overlap = 289.844
PHY-3002 : Step(73): len = 394889, overlap = 286.688
PHY-3002 : Step(74): len = 395324, overlap = 283.781
PHY-3002 : Step(75): len = 394506, overlap = 290.219
PHY-3002 : Step(76): len = 394552, overlap = 298.656
PHY-3002 : Step(77): len = 393517, overlap = 294.562
PHY-3002 : Step(78): len = 392955, overlap = 286.281
PHY-3002 : Step(79): len = 391915, overlap = 291.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.61992e-05
PHY-3002 : Step(80): len = 406116, overlap = 295.938
PHY-3002 : Step(81): len = 417714, overlap = 276.906
PHY-3002 : Step(82): len = 421110, overlap = 245.719
PHY-3002 : Step(83): len = 423067, overlap = 244.344
PHY-3002 : Step(84): len = 424210, overlap = 245.375
PHY-3002 : Step(85): len = 425533, overlap = 252.438
PHY-3002 : Step(86): len = 424172, overlap = 246.219
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000188634
PHY-3002 : Step(87): len = 436761, overlap = 234.656
PHY-3002 : Step(88): len = 446509, overlap = 227.875
PHY-3002 : Step(89): len = 449947, overlap = 209.281
PHY-3002 : Step(90): len = 453111, overlap = 209.562
PHY-3002 : Step(91): len = 456203, overlap = 204.719
PHY-3002 : Step(92): len = 457597, overlap = 195.156
PHY-3002 : Step(93): len = 455159, overlap = 188.844
PHY-3002 : Step(94): len = 454454, overlap = 191.469
PHY-3002 : Step(95): len = 455480, overlap = 200.344
PHY-3002 : Step(96): len = 456069, overlap = 193.656
PHY-3002 : Step(97): len = 454231, overlap = 179.75
PHY-3002 : Step(98): len = 454606, overlap = 180.25
PHY-3002 : Step(99): len = 455979, overlap = 179.75
PHY-3002 : Step(100): len = 456256, overlap = 177.812
PHY-3002 : Step(101): len = 454085, overlap = 174.375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000357217
PHY-3002 : Step(102): len = 462795, overlap = 183.562
PHY-3002 : Step(103): len = 467574, overlap = 172.219
PHY-3002 : Step(104): len = 469028, overlap = 157.75
PHY-3002 : Step(105): len = 470482, overlap = 157.312
PHY-3002 : Step(106): len = 473130, overlap = 155.219
PHY-3002 : Step(107): len = 474850, overlap = 151.344
PHY-3002 : Step(108): len = 473804, overlap = 151.781
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000672298
PHY-3002 : Step(109): len = 479499, overlap = 152.906
PHY-3002 : Step(110): len = 483611, overlap = 145.031
PHY-3002 : Step(111): len = 485320, overlap = 126.75
PHY-3002 : Step(112): len = 486550, overlap = 125.844
PHY-3002 : Step(113): len = 488457, overlap = 124.719
PHY-3002 : Step(114): len = 489524, overlap = 127.594
PHY-3002 : Step(115): len = 488821, overlap = 130.875
PHY-3002 : Step(116): len = 488765, overlap = 127.75
PHY-3002 : Step(117): len = 489530, overlap = 123.969
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022074s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (424.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 628856, over cnt = 1608(4%), over = 9268, worst = 44
PHY-1001 : End global iterations;  0.708935s wall, 1.000000s user + 0.093750s system = 1.093750s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 99.05, top5 = 73.10, top10 = 60.01, top15 = 52.11.
PHY-3001 : End congestion estimation;  0.922759s wall, 1.171875s user + 0.125000s system = 1.296875s CPU (140.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528080s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000140281
PHY-3002 : Step(118): len = 528905, overlap = 94.7812
PHY-3002 : Step(119): len = 530374, overlap = 93.75
PHY-3002 : Step(120): len = 530771, overlap = 77.5312
PHY-3002 : Step(121): len = 531419, overlap = 69.9688
PHY-3002 : Step(122): len = 532626, overlap = 66.8125
PHY-3002 : Step(123): len = 532070, overlap = 63.0312
PHY-3002 : Step(124): len = 531130, overlap = 61.4375
PHY-3002 : Step(125): len = 529858, overlap = 61.3438
PHY-3002 : Step(126): len = 528703, overlap = 57.6562
PHY-3002 : Step(127): len = 527663, overlap = 51.8438
PHY-3002 : Step(128): len = 525012, overlap = 48.5
PHY-3002 : Step(129): len = 522216, overlap = 50.125
PHY-3002 : Step(130): len = 518456, overlap = 51.3438
PHY-3002 : Step(131): len = 515637, overlap = 47.1562
PHY-3002 : Step(132): len = 513683, overlap = 45.25
PHY-3002 : Step(133): len = 511030, overlap = 43.3438
PHY-3002 : Step(134): len = 507771, overlap = 42.875
PHY-3002 : Step(135): len = 505393, overlap = 41.4688
PHY-3002 : Step(136): len = 503242, overlap = 38.625
PHY-3002 : Step(137): len = 501897, overlap = 38.5312
PHY-3002 : Step(138): len = 501490, overlap = 44.1562
PHY-3002 : Step(139): len = 499831, overlap = 41.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000280562
PHY-3002 : Step(140): len = 502132, overlap = 41.9375
PHY-3002 : Step(141): len = 503456, overlap = 41.5625
PHY-3002 : Step(142): len = 503484, overlap = 41.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000509727
PHY-3002 : Step(143): len = 508547, overlap = 38.75
PHY-3002 : Step(144): len = 519197, overlap = 35.5938
PHY-3002 : Step(145): len = 519233, overlap = 37.0312
PHY-3002 : Step(146): len = 518756, overlap = 38.5
PHY-3002 : Step(147): len = 518671, overlap = 40.5938
PHY-3002 : Step(148): len = 518657, overlap = 40.8438
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 106/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 619496, over cnt = 2360(6%), over = 10874, worst = 38
PHY-1001 : End global iterations;  0.886637s wall, 1.453125s user + 0.062500s system = 1.515625s CPU (170.9%)

PHY-1001 : Congestion index: top1 = 79.72, top5 = 63.72, top10 = 55.72, top15 = 50.68.
PHY-3001 : End congestion estimation;  1.087376s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (158.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.668944s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000214898
PHY-3002 : Step(149): len = 524522, overlap = 224.125
PHY-3002 : Step(150): len = 524733, overlap = 200.625
PHY-3002 : Step(151): len = 524182, overlap = 177.625
PHY-3002 : Step(152): len = 524070, overlap = 162.594
PHY-3002 : Step(153): len = 523913, overlap = 150.469
PHY-3002 : Step(154): len = 522928, overlap = 163.438
PHY-3002 : Step(155): len = 520780, overlap = 151.562
PHY-3002 : Step(156): len = 518710, overlap = 153.969
PHY-3002 : Step(157): len = 516355, overlap = 148.844
PHY-3002 : Step(158): len = 514166, overlap = 149.438
PHY-3002 : Step(159): len = 511725, overlap = 155.844
PHY-3002 : Step(160): len = 510294, overlap = 157.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000429796
PHY-3002 : Step(161): len = 514179, overlap = 152.25
PHY-3002 : Step(162): len = 517748, overlap = 135.906
PHY-3002 : Step(163): len = 520792, overlap = 131.438
PHY-3002 : Step(164): len = 522453, overlap = 125.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000859592
PHY-3002 : Step(165): len = 525304, overlap = 119.5
PHY-3002 : Step(166): len = 528361, overlap = 117.438
PHY-3002 : Step(167): len = 530993, overlap = 113.812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61452, tnet num: 14748, tinst num: 13569, tnode num: 73966, tedge num: 98569.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.463437s wall, 1.421875s user + 0.031250s system = 1.453125s CPU (99.3%)

RUN-1004 : used memory is 473 MB, reserved memory is 459 MB, peak memory is 560 MB
OPT-1001 : Total overflow 433.66 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 745/14796.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 641832, over cnt = 2526(7%), over = 9326, worst = 32
PHY-1001 : End global iterations;  0.861435s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (194.1%)

PHY-1001 : Congestion index: top1 = 69.94, top5 = 56.30, top10 = 50.04, top15 = 46.17.
PHY-1001 : End incremental global routing;  1.060501s wall, 1.781250s user + 0.078125s system = 1.859375s CPU (175.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14748 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.588382s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.9%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13438 has valid locations, 87 needs to be replaced
PHY-3001 : design contains 13650 instances, 7580 luts, 4554 seqs, 1352 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 536504
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12295/14877.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646168, over cnt = 2540(7%), over = 9344, worst = 32
PHY-1001 : End global iterations;  0.117626s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (132.8%)

PHY-1001 : Congestion index: top1 = 69.98, top5 = 56.36, top10 = 50.18, top15 = 46.31.
PHY-3001 : End congestion estimation;  0.305491s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (117.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 61776, tnet num: 14829, tinst num: 13650, tnode num: 74533, tedge num: 99055.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.440800s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (99.8%)

RUN-1004 : used memory is 513 MB, reserved memory is 509 MB, peak memory is 566 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14829 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.022591s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(168): len = 536625, overlap = 1.0625
PHY-3002 : Step(169): len = 537100, overlap = 1.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 59%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12321/14877.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 646240, over cnt = 2536(7%), over = 9357, worst = 32
PHY-1001 : End global iterations;  0.110731s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 70.13, top5 = 56.44, top10 = 50.21, top15 = 46.33.
PHY-3001 : End congestion estimation;  0.310346s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14829 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.578119s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00117699
PHY-3002 : Step(170): len = 537109, overlap = 114.062
PHY-3002 : Step(171): len = 537244, overlap = 114.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00235398
PHY-3002 : Step(172): len = 537291, overlap = 114.062
PHY-3002 : Step(173): len = 537479, overlap = 113.938
PHY-3001 : Final: Len = 537479, Over = 113.938
PHY-3001 : End incremental placement;  3.687635s wall, 3.890625s user + 0.203125s system = 4.093750s CPU (111.0%)

OPT-1001 : Total overflow 434.66 peak overflow 3.25
OPT-1001 : End high-fanout net optimization;  5.672937s wall, 6.593750s user + 0.281250s system = 6.875000s CPU (121.2%)

OPT-1001 : Current memory(MB): used = 563, reserve = 552, peak = 576.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12311/14877.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 647064, over cnt = 2525(7%), over = 9180, worst = 32
PHY-1002 : len = 695696, over cnt = 1620(4%), over = 4269, worst = 28
PHY-1002 : len = 730016, over cnt = 643(1%), over = 1328, worst = 19
PHY-1002 : len = 742776, over cnt = 204(0%), over = 344, worst = 14
PHY-1002 : len = 748032, over cnt = 34(0%), over = 83, worst = 7
PHY-1001 : End global iterations;  1.412543s wall, 1.953125s user + 0.015625s system = 1.968750s CPU (139.4%)

PHY-1001 : Congestion index: top1 = 57.13, top5 = 49.84, top10 = 46.00, top15 = 43.66.
OPT-1001 : End congestion update;  1.605033s wall, 2.156250s user + 0.015625s system = 2.171875s CPU (135.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14829 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.452798s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.1%)

OPT-0007 : Start: WNS 2112 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 2162 TNS 0 NUM_FEPS 0 with 21 cells processed and 1600 slack improved
OPT-0007 : Iter 2: improved WNS 2162 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  2.077418s wall, 2.625000s user + 0.015625s system = 2.640625s CPU (127.1%)

OPT-1001 : Current memory(MB): used = 563, reserve = 551, peak = 576.
OPT-1001 : End physical optimization;  9.458552s wall, 11.015625s user + 0.359375s system = 11.375000s CPU (120.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 7580 LUT to BLE ...
SYN-4008 : Packed 7580 LUT and 2422 SEQ to BLE.
SYN-4003 : Packing 2132 remaining SEQ's ...
SYN-4005 : Packed 1525 SEQ with LUT/SLICE
SYN-4006 : 3889 single LUT's are left
SYN-4006 : 607 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8187/9865 primitive instances ...
PHY-3001 : End packing;  0.897261s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (101.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5910 instances
RUN-1001 : 2871 mslices, 2871 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12722 nets
RUN-1001 : 6655 nets have 2 pins
RUN-1001 : 4083 nets have [3 - 5] pins
RUN-1001 : 1350 nets have [6 - 10] pins
RUN-1001 : 362 nets have [11 - 20] pins
RUN-1001 : 266 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 5906 instances, 5742 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : After packing: Len = 551661, Over = 228.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6215/12722.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 719488, over cnt = 1537(4%), over = 2577, worst = 9
PHY-1002 : len = 723752, over cnt = 1055(2%), over = 1637, worst = 9
PHY-1002 : len = 739408, over cnt = 346(0%), over = 462, worst = 6
PHY-1002 : len = 745400, over cnt = 57(0%), over = 70, worst = 3
PHY-1002 : len = 748336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.255643s wall, 1.906250s user + 0.140625s system = 2.046875s CPU (163.0%)

PHY-1001 : Congestion index: top1 = 61.12, top5 = 51.31, top10 = 47.01, top15 = 44.30.
PHY-3001 : End congestion estimation;  1.516210s wall, 2.171875s user + 0.140625s system = 2.312500s CPU (152.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55413, tnet num: 12674, tinst num: 5906, tnode num: 65507, tedge num: 93084.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.714610s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.3%)

RUN-1004 : used memory is 508 MB, reserved memory is 499 MB, peak memory is 576 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.263228s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.65838e-05
PHY-3002 : Step(174): len = 538312, overlap = 235.75
PHY-3002 : Step(175): len = 530309, overlap = 247.5
PHY-3002 : Step(176): len = 524694, overlap = 254
PHY-3002 : Step(177): len = 521443, overlap = 264
PHY-3002 : Step(178): len = 518735, overlap = 265.25
PHY-3002 : Step(179): len = 518022, overlap = 261.5
PHY-3002 : Step(180): len = 517726, overlap = 265.75
PHY-3002 : Step(181): len = 517493, overlap = 269.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000113168
PHY-3002 : Step(182): len = 528163, overlap = 247.75
PHY-3002 : Step(183): len = 532685, overlap = 239
PHY-3002 : Step(184): len = 534441, overlap = 236.5
PHY-3002 : Step(185): len = 535612, overlap = 239
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000222213
PHY-3002 : Step(186): len = 545244, overlap = 225
PHY-3002 : Step(187): len = 552551, overlap = 215.25
PHY-3002 : Step(188): len = 558536, overlap = 199.5
PHY-3002 : Step(189): len = 562831, overlap = 185
PHY-3002 : Step(190): len = 563171, overlap = 181.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.866894s wall, 1.031250s user + 1.406250s system = 2.437500s CPU (281.2%)

PHY-3001 : Trial Legalized: Len = 624929
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 64%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 619/12722.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 761736, over cnt = 2173(6%), over = 3669, worst = 9
PHY-1002 : len = 776616, over cnt = 1236(3%), over = 1842, worst = 6
PHY-1002 : len = 791208, over cnt = 455(1%), over = 650, worst = 6
PHY-1002 : len = 796080, over cnt = 211(0%), over = 269, worst = 5
PHY-1002 : len = 800104, over cnt = 15(0%), over = 21, worst = 3
PHY-1001 : End global iterations;  1.757738s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (168.9%)

PHY-1001 : Congestion index: top1 = 56.10, top5 = 50.11, top10 = 46.76, top15 = 44.34.
PHY-3001 : End congestion estimation;  2.031751s wall, 3.187500s user + 0.046875s system = 3.234375s CPU (159.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.535207s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000166397
PHY-3002 : Step(191): len = 604416, overlap = 26.5
PHY-3002 : Step(192): len = 593739, overlap = 43
PHY-3002 : Step(193): len = 585512, overlap = 60.25
PHY-3002 : Step(194): len = 581112, overlap = 76.75
PHY-3002 : Step(195): len = 578687, overlap = 86.5
PHY-3002 : Step(196): len = 577517, overlap = 94.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021591s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.7%)

PHY-3001 : Legalized: Len = 598035, Over = 0
PHY-3001 : Spreading special nets. 109 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046618s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.6%)

PHY-3001 : 150 instances has been re-located, deltaX = 28, deltaY = 109, maxDist = 2.
PHY-3001 : Final: Len = 600745, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55413, tnet num: 12674, tinst num: 5907, tnode num: 65507, tedge num: 93084.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.927627s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (99.7%)

RUN-1004 : used memory is 506 MB, reserved memory is 497 MB, peak memory is 580 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4191/12722.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 752272, over cnt = 2023(5%), over = 3345, worst = 7
PHY-1002 : len = 765368, over cnt = 1081(3%), over = 1505, worst = 7
PHY-1002 : len = 780352, over cnt = 239(0%), over = 297, worst = 6
PHY-1002 : len = 783824, over cnt = 59(0%), over = 67, worst = 3
PHY-1002 : len = 785416, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.507214s wall, 2.609375s user + 0.031250s system = 2.640625s CPU (175.2%)

PHY-1001 : Congestion index: top1 = 55.04, top5 = 50.04, top10 = 46.64, top15 = 44.23.
PHY-1001 : End incremental global routing;  1.750961s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (164.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12674 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.562115s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (100.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5780 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 5910 instances, 5745 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 601591
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11587/12724.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 786208, over cnt = 24(0%), over = 30, worst = 6
PHY-1002 : len = 786320, over cnt = 9(0%), over = 10, worst = 2
PHY-1002 : len = 786464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.333074s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.5%)

PHY-1001 : Congestion index: top1 = 55.04, top5 = 50.04, top10 = 46.65, top15 = 44.24.
PHY-3001 : End congestion estimation;  0.571297s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55445, tnet num: 12676, tinst num: 5910, tnode num: 65547, tedge num: 93127.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.853680s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (100.3%)

RUN-1004 : used memory is 532 MB, reserved memory is 523 MB, peak memory is 585 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.416680s wall, 2.406250s user + 0.015625s system = 2.421875s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(197): len = 601212, overlap = 0
PHY-3002 : Step(198): len = 601212, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 11581/12724.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 785960, over cnt = 19(0%), over = 27, worst = 5
PHY-1002 : len = 786120, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 786216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.328447s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.9%)

PHY-1001 : Congestion index: top1 = 55.04, top5 = 50.05, top10 = 46.71, top15 = 44.30.
PHY-3001 : End congestion estimation;  0.569519s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.532527s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (102.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000442048
PHY-3002 : Step(199): len = 601212, overlap = 0.25
PHY-3002 : Step(200): len = 601212, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006253s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 601301, Over = 0
PHY-3001 : End spreading;  0.034900s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.5%)

PHY-3001 : Final: Len = 601301, Over = 0
PHY-3001 : End incremental placement;  4.457304s wall, 4.593750s user + 0.046875s system = 4.640625s CPU (104.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  7.116662s wall, 8.296875s user + 0.109375s system = 8.406250s CPU (118.1%)

OPT-1001 : Current memory(MB): used = 592, reserve = 587, peak = 594.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11588/12724.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 786160, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 786224, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 786232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.323285s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (101.5%)

PHY-1001 : Congestion index: top1 = 55.04, top5 = 50.04, top10 = 46.68, top15 = 44.26.
OPT-1001 : End congestion update;  0.562008s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424645s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.3%)

OPT-0007 : Start: WNS 2239 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5784 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5910 instances, 5745 slices, 285 macros(1352 instances: 1042 mslices 310 lslices)
PHY-3001 : Cell area utilization is 65%
PHY-3001 : Initial: Len = 602159, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.034441s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.7%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 602207, Over = 0
PHY-3001 : End incremental legalization;  0.293770s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (101.1%)

OPT-0007 : Iter 1: improved WNS 2722 TNS 0 NUM_FEPS 0 with 15 cells processed and 2688 slack improved
OPT-0007 : Iter 2: improved WNS 2722 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.354100s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (113.1%)

OPT-1001 : Current memory(MB): used = 592, reserve = 587, peak = 595.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.426097s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11523/12724.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 786736, over cnt = 61(0%), over = 76, worst = 3
PHY-1002 : len = 786808, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 787344, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 787384, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 787464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.608345s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (100.2%)

PHY-1001 : Congestion index: top1 = 55.58, top5 = 50.14, top10 = 46.78, top15 = 44.35.
PHY-1001 : End incremental global routing;  0.843770s wall, 0.828125s user + 0.015625s system = 0.843750s CPU (100.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.542611s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (100.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11599/12724.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 787464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101215s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (92.6%)

PHY-1001 : Congestion index: top1 = 55.58, top5 = 50.14, top10 = 46.78, top15 = 44.35.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.518191s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (102.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2722 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.172414
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 2722ps with logic level 1 
RUN-1001 :       #2 path slack 2739ps with logic level 1 
RUN-1001 :       #3 path slack 2739ps with logic level 1 
RUN-1001 :       #4 path slack 2767ps with logic level 1 
RUN-1001 :       #5 path slack 2817ps with logic level 1 
OPT-1001 : End physical optimization;  13.226646s wall, 14.531250s user + 0.156250s system = 14.687500s CPU (111.0%)

RUN-1003 : finish command "place" in  43.220091s wall, 66.218750s user + 7.578125s system = 73.796875s CPU (170.7%)

RUN-1004 : used memory is 525 MB, reserved memory is 513 MB, peak memory is 595 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.411970s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (171.5%)

RUN-1004 : used memory is 526 MB, reserved memory is 515 MB, peak memory is 595 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 5914 instances
RUN-1001 : 2871 mslices, 2874 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 12724 nets
RUN-1001 : 6649 nets have 2 pins
RUN-1001 : 4088 nets have [3 - 5] pins
RUN-1001 : 1351 nets have [6 - 10] pins
RUN-1001 : 363 nets have [11 - 20] pins
RUN-1001 : 267 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55445, tnet num: 12676, tinst num: 5910, tnode num: 65547, tedge num: 93127.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.705708s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.8%)

RUN-1004 : used memory is 539 MB, reserved memory is 536 MB, peak memory is 595 MB
PHY-1001 : 2871 mslices, 2874 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 726808, over cnt = 2150(6%), over = 3889, worst = 9
PHY-1002 : len = 746584, over cnt = 1179(3%), over = 1753, worst = 9
PHY-1002 : len = 757520, over cnt = 642(1%), over = 923, worst = 7
PHY-1002 : len = 770904, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 771080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.810814s wall, 2.875000s user + 0.046875s system = 2.921875s CPU (161.4%)

PHY-1001 : Congestion index: top1 = 55.02, top5 = 49.83, top10 = 46.24, top15 = 43.68.
PHY-1001 : End global routing;  2.079913s wall, 3.140625s user + 0.046875s system = 3.187500s CPU (153.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 583, reserve = 578, peak = 595.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 847, reserve = 842, peak = 847.
PHY-1001 : End build detailed router design. 4.358535s wall, 4.250000s user + 0.078125s system = 4.328125s CPU (99.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 161072, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.824399s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 883, reserve = 878, peak = 883.
PHY-1001 : End phase 1; 2.830216s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 6634 net; 20.034654s wall, 20.015625s user + 0.015625s system = 20.031250s CPU (100.0%)

PHY-1022 : len = 1.63307e+06, over cnt = 2102(0%), over = 2112, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 892, reserve = 888, peak = 892.
PHY-1001 : End initial routed; 36.208036s wall, 49.671875s user + 0.078125s system = 49.750000s CPU (137.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11563(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   2.355   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.763816s wall, 2.765625s user + 0.000000s system = 2.765625s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 899, reserve = 896, peak = 899.
PHY-1001 : End phase 2; 38.971940s wall, 52.437500s user + 0.078125s system = 52.515625s CPU (134.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.63307e+06, over cnt = 2102(0%), over = 2112, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.128002s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (97.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.6015e+06, over cnt = 814(0%), over = 815, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.364115s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (130.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.59678e+06, over cnt = 199(0%), over = 199, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.026087s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (123.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.59814e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.486182s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.59908e+06, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.243504s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (96.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.59939e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.165074s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/11563(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   1.833   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.771896s wall, 2.781250s user + 0.000000s system = 2.781250s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 594 feed throughs used by 405 nets
PHY-1001 : End commit to database; 1.923585s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 972, reserve = 970, peak = 972.
PHY-1001 : End phase 3; 9.466139s wall, 10.375000s user + 0.062500s system = 10.437500s CPU (110.3%)

PHY-1003 : Routed, final wirelength = 1.59939e+06
PHY-1001 : Current memory(MB): used = 975, reserve = 974, peak = 975.
PHY-1001 : End export database. 0.121437s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.1%)

PHY-1001 : End detail routing;  56.096929s wall, 70.359375s user + 0.218750s system = 70.578125s CPU (125.8%)

RUN-1003 : finish command "route" in  60.550693s wall, 75.859375s user + 0.281250s system = 76.140625s CPU (125.7%)

RUN-1004 : used memory is 972 MB, reserved memory is 972 MB, peak memory is 975 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    10509   out of  19600   53.62%
#reg                     4558   out of  19600   23.26%
#le                     11116
  #lut only              6558   out of  11116   59.00%
  #reg only               607   out of  11116    5.46%
  #lut&reg               3951   out of  11116   35.54%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1457
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1184
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             189
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            85
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   53
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             39
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             Gamma_Interface/wr_en_reg_reg_syn_5.q0    15
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               mslice             SEG_Interface/smg_inst/reg0_syn_136.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        H16        LVCMOS25          N/A           N/A        NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        C13        LVCMOS25           8            N/A        NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11116  |9169    |1340    |4562    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |644    |538     |84      |350     |0       |0       |
|    SD_top_inst                   |SD_top                                             |615    |509     |84      |322     |0       |0       |
|      sd_init_inst                |sd_init                                            |136    |98      |18      |75      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |236    |208     |26      |123     |0       |0       |
|      sd_read_inst                |sd_read                                            |243    |203     |40      |124     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |7      |7       |0       |4       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |434    |254     |71      |318     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |133    |75      |3       |128     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |55     |7       |3       |50      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |6      |2       |0       |6       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |0       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |5      |2       |0       |5       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |2      |2       |0       |2       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |9      |9       |0       |9       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |9      |9       |0       |9       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |7      |3       |0       |7       |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |4      |4       |0       |4       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |1      |1       |0       |1       |0       |0       |
|  PINTO_Interface                 |AHBlite_PINTO                                      |2      |2       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1162   |710     |269     |673     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |320    |228     |3       |316     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |111    |32      |3       |107     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |43     |43      |0       |20      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |2      |2       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |52     |47      |5       |34      |0       |0       |
|    smg_inst                      |smg                                                |38     |33      |5       |20      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |86     |63      |18      |52      |0       |0       |
|  UART1_RX                        |UART_RX                                            |18     |18      |0       |18      |0       |0       |
|  UART1_TX                        |UART_TX                                            |66     |66      |0       |22      |0       |0       |
|    FIFO                          |FIFO                                               |47     |47      |0       |15      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |2      |2       |0       |2       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |18     |15      |3       |10      |0       |0       |
|  kb                              |Keyboard                                           |295    |247     |48      |146     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |686    |446     |193     |301     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |149    |111     |3       |145     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |55     |40      |3       |51      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |609    |393     |190     |281     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |91     |76      |0       |91      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |15     |8       |0       |15      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |631    |409     |190     |258     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |105    |80      |0       |105     |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |27     |7       |0       |27      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |648    |442     |101     |381     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |648    |442     |101     |381     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |274    |219     |40      |120     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |45     |45      |0       |16      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |176    |135     |40      |52      |0       |0       |
|        u_sdram_data              |sdram_data                                         |53     |39      |0       |52      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |374    |223     |61      |261     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |126    |64      |17      |101     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |4      |0       |0       |4       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |19      |0       |32      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |32     |21      |0       |32      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |140    |77      |18      |114     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |18     |10      |0       |18      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |35     |23      |0       |35      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |28     |21      |0       |28      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |346    |291     |54      |168     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |346    |291     |54      |168     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |106    |87      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |97     |79      |18      |42      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |103    |85      |18      |40      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |16     |16      |0       |16      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |6      |6       |0       |5       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |8      |8       |0       |8       |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |10     |10      |0       |10      |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5132   |5047    |46      |1412    |0       |3       |
|  video_driver_inst               |video_driver                                       |154    |86      |68      |31      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6590  
    #2          2       2494  
    #3          3       743   
    #4          4       817   
    #5        5-10      1448  
    #6        11-50     510   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.999320s wall, 3.265625s user + 0.031250s system = 3.296875s CPU (164.9%)

RUN-1004 : used memory is 970 MB, reserved memory is 969 MB, peak memory is 1028 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 55445, tnet num: 12676, tinst num: 5910, tnode num: 65547, tedge num: 93127.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  2.332689s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (99.8%)

RUN-1004 : used memory is 970 MB, reserved memory is 969 MB, peak memory is 1028 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 12676 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing" in  1.604270s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (99.3%)

RUN-1004 : used memory is 971 MB, reserved memory is 969 MB, peak memory is 1028 MB
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 5910
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 12724, pip num: 131228
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 594
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3167 valid insts, and 384106 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  11.971557s wall, 121.015625s user + 0.218750s system = 121.234375s CPU (1012.7%)

RUN-1004 : used memory is 997 MB, reserved memory is 1002 MB, peak memory is 1170 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_104921.log"
