

================================================================
== Vitis HLS Report for 'compute_greedy_potential_score'
================================================================
* Date:           Sun Feb 22 21:56:47 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.117 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_181_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 23 
4 --> 23 8 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 14 22 
10 --> 11 9 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 19 
17 --> 18 
18 --> 19 
19 --> 22 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.96>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r2_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %r2"   --->   Operation 24 'read' 'r2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %r1"   --->   Operation 25 'read' 'r1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%row2_1_loc = alloca i64 1"   --->   Operation 26 'alloca' 'row2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%move_type_1_loc = alloca i64 1"   --->   Operation 27 'alloca' 'move_type_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row1_ce_loc = alloca i64 1"   --->   Operation 28 'alloca' 'row1_ce_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (6.96ns)   --->   "%call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:195]   --->   Operation 29 'call' 'call_ret4' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.04>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sign_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %sign"   --->   Operation 30 'read' 'sign_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (0.00ns)   --->   "%call_ret4 = call i64 @compute_pp_nn, i31 %r1_read, i9 %r2_read, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:195]   --->   Operation 31 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node overlap)   --->   "%p = extractvalue i64 %call_ret4" [gp.cpp:195]   --->   Operation 32 'extractvalue' 'p' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node overlap)   --->   "%n = extractvalue i64 %call_ret4" [gp.cpp:195]   --->   Operation 33 'extractvalue' 'n' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%icmp_ln196 = icmp_eq  i2 %sign_read, i2 1" [gp.cpp:196]   --->   Operation 34 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.79ns) (out node of the LUT)   --->   "%overlap = select i1 %icmp_ln196, i32 %p, i32 %n" [gp.cpp:196]   --->   Operation 35 'select' 'overlap' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %overlap, i32 1, i32 31" [gp.cpp:197]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.66ns)   --->   "%icmp_ln197 = icmp_slt  i31 %tmp, i31 1" [gp.cpp:197]   --->   Operation 37 'icmp' 'icmp_ln197' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%k2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k2"   --->   Operation 38 'read' 'k2_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%k1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %k1"   --->   Operation 39 'read' 'k1_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.64ns)   --->   "%br_ln197 = br i1 %icmp_ln197, void %if.end, void %cleanup" [gp.cpp:197]   --->   Operation 44 'br' 'br_ln197' <Predicate = true> <Delay = 1.64>
ST_3 : Operation 45 [1/1] (8.47ns)   --->   "%score = mul i32 %overlap, i32 %k1_read" [gp.cpp:198]   --->   Operation 45 'mul' 'score' <Predicate = (!icmp_ln197)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.84>
ST_4 : Operation 46 [1/1] (2.70ns)   --->   "%icmp_ln199 = icmp_eq  i32 %k2_read, i32 0" [gp.cpp:199]   --->   Operation 46 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (1.64ns)   --->   "%br_ln199 = br i1 %icmp_ln199, void %if.then3, void %cleanup" [gp.cpp:199]   --->   Operation 47 'br' 'br_ln199' <Predicate = true> <Delay = 1.64>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%M_t_load = load i32 %M_t" [gp.cpp:118->gp.cpp:200]   --->   Operation 48 'load' 'M_t_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %M_t_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 49 'trunc' 'trunc_ln118' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%M_t_capacity_load = load i32 %M_t_capacity" [gp.cpp:118->gp.cpp:200]   --->   Operation 50 'load' 'M_t_capacity_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (2.70ns)   --->   "%icmp_ln118 = icmp_slt  i32 %M_t_load, i32 %M_t_capacity_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 51 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln199)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%M_rows_load = load i32 %M_rows" [gp.cpp:178->gp.cpp:201]   --->   Operation 52 'load' 'M_rows_load' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln118_1 = trunc i32 %M_rows_load" [gp.cpp:118->gp.cpp:200]   --->   Operation 53 'trunc' 'trunc_ln118_1' <Predicate = (!icmp_ln199)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.61ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %_ZL14reduction_moveR6Matrixiii.exit, void %if.end.i44" [gp.cpp:118->gp.cpp:200]   --->   Operation 54 'br' 'br_ln118' <Predicate = (!icmp_ln199)> <Delay = 1.61>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%M_cols_load = load i32 %M_cols" [gp.cpp:119->gp.cpp:200]   --->   Operation 55 'load' 'M_cols_load' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (2.70ns)   --->   "%new_col = add i32 %M_cols_load, i32 %M_t_load" [gp.cpp:119->gp.cpp:200]   --->   Operation 56 'add' 'new_col' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln119 = trunc i32 %new_col" [gp.cpp:119->gp.cpp:200]   --->   Operation 57 'trunc' 'trunc_ln119' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %new_col, i32 2, i32 16" [gp.cpp:119->gp.cpp:200]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.11ns)   --->   "%new_row = add i9 %trunc_ln118_1, i9 %trunc_ln118" [gp.cpp:120->gp.cpp:200]   --->   Operation 59 'add' 'new_row' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_2)   --->   "%shl_ln121 = shl i31 %r1_read, i31 6" [gp.cpp:121->gp.cpp:200]   --->   Operation 60 'shl' 'shl_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln121_2)   --->   "%shl_ln121_1 = shl i31 %r1_read, i31 4" [gp.cpp:121->gp.cpp:200]   --->   Operation 61 'shl' 'shl_ln121_1' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln121_2 = add i31 %shl_ln121, i31 %shl_ln121_1" [gp.cpp:121->gp.cpp:200]   --->   Operation 62 'add' 'add_ln121_2' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i31 %add_ln121_2" [gp.cpp:121->gp.cpp:200]   --->   Operation 63 'trunc' 'trunc_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.14ns)   --->   "%add_ln121 = add i15 %trunc_ln121, i15 %lshr_ln" [gp.cpp:121->gp.cpp:200]   --->   Operation 64 'add' 'add_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %add_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 65 'zext' 'zext_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 66 'getelementptr' 'M_e_0_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 67 'getelementptr' 'M_e_1_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 68 'getelementptr' 'M_e_2_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln121" [gp.cpp:121->gp.cpp:200]   --->   Operation 69 'getelementptr' 'M_e_3_addr' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%select_ln122 = select i1 %icmp_ln196, i32 1, i32 4294967295" [gp.cpp:122->gp.cpp:200]   --->   Operation 70 'select' 'select_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %r2_read, i6 0" [gp.cpp:122->gp.cpp:200]   --->   Operation 71 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %r2_read, i4 0" [gp.cpp:122->gp.cpp:200]   --->   Operation 72 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i13 %tmp_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 73 'zext' 'zext_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.14ns)   --->   "%add_ln122_2 = add i15 %tmp_6, i15 %zext_ln122" [gp.cpp:122->gp.cpp:200]   --->   Operation 74 'add' 'add_ln122_2' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (2.14ns)   --->   "%add_ln122 = add i15 %add_ln122_2, i15 %lshr_ln" [gp.cpp:122->gp.cpp:200]   --->   Operation 75 'add' 'add_ln122' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln122_1 = zext i15 %add_ln122" [gp.cpp:122->gp.cpp:200]   --->   Operation 76 'zext' 'zext_ln122_1' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%M_e_0_addr_7 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 77 'getelementptr' 'M_e_0_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%M_e_1_addr_7 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 78 'getelementptr' 'M_e_1_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%M_e_2_addr_7 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 79 'getelementptr' 'M_e_2_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%M_e_3_addr_7 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln122_1" [gp.cpp:122->gp.cpp:200]   --->   Operation 80 'getelementptr' 'M_e_3_addr_7' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%switch_ln121 = switch i2 %trunc_ln119, void %arrayidx125.i.case.3, i2 0, void %arrayidx125.i.case.0, i2 1, void %arrayidx125.i.case.1, i2 2, void %arrayidx125.i.case.2" [gp.cpp:121->gp.cpp:200]   --->   Operation 81 'switch' 'switch_ln121' <Predicate = (!icmp_ln199 & icmp_ln118)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 82 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_2_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 82 'store' 'store_ln121' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 83 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_1_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 83 'store' 'store_ln121' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 84 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_0_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 84 'store' 'store_ln121' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 85 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln121 = store i32 1, i15 %M_e_3_addr" [gp.cpp:121->gp.cpp:200]   --->   Operation 85 'store' 'store_ln121' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 86 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_2_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 86 'store' 'store_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 87 'br' 'br_ln122' <Predicate = (trunc_ln119 == 2)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_1_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 88 'store' 'store_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 89 'br' 'br_ln122' <Predicate = (trunc_ln119 == 1)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_0_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 90 'store' 'store_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 91 'br' 'br_ln122' <Predicate = (trunc_ln119 == 0)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln122 = store i32 %select_ln122, i15 %M_e_3_addr_7" [gp.cpp:122->gp.cpp:200]   --->   Operation 92 'store' 'store_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln122 = br void %arrayidx125.i.exit" [gp.cpp:122->gp.cpp:200]   --->   Operation 93 'br' 'br_ln122' <Predicate = (trunc_ln119 == 3)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.58ns)   --->   "%cmp34_i = icmp_ne  i2 %sign_read, i2 3"   --->   Operation 94 'icmp' 'cmp34_i' <Predicate = true> <Delay = 1.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %new_row, i6 0" [gp.cpp:133->gp.cpp:200]   --->   Operation 95 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %new_row, i4 0" [gp.cpp:133->gp.cpp:200]   --->   Operation 96 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i13 %tmp_9" [gp.cpp:124->gp.cpp:200]   --->   Operation 97 'zext' 'zext_ln124' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.14ns)   --->   "%add_ln124 = add i15 %tmp_8, i15 %zext_ln124" [gp.cpp:124->gp.cpp:200]   --->   Operation 98 'add' 'add_ln124' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [2/2] (4.29ns)   --->   "%call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:200]   --->   Operation 99 'call' 'call_ln119' <Predicate = true> <Delay = 4.29> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln119 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1, i32 %new_col, i15 %trunc_ln121, i15 %add_ln122_2, i15 %add_ln124, i1 %icmp_ln196, i1 %cmp34_i, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:119->gp.cpp:200]   --->   Operation 100 'call' 'call_ln119' <Predicate = (icmp_ln118)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 101 [1/1] (2.70ns)   --->   "%add_ln136 = add i32 %M_t_load, i32 1" [gp.cpp:136->gp.cpp:200]   --->   Operation 101 'add' 'add_ln136' <Predicate = (icmp_ln118)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (1.61ns)   --->   "%br_ln137 = br void %_ZL14reduction_moveR6Matrixiii.exit" [gp.cpp:137->gp.cpp:200]   --->   Operation 102 'br' 'br_ln137' <Predicate = (icmp_ln118)> <Delay = 1.61>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%M_t_loc_0 = phi i32 %add_ln136, void %arrayidx125.i.exit, i32 %M_t_load, void %if.then3" [gp.cpp:136->gp.cpp:200]   --->   Operation 103 'phi' 'M_t_loc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%M_t_flag_0 = phi i1 1, void %arrayidx125.i.exit, i1 0, void %if.then3"   --->   Operation 104 'phi' 'M_t_flag_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [gp.cpp:180->gp.cpp:201]   --->   Operation 105 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [gp.cpp:179->gp.cpp:201]   --->   Operation 106 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i32 %M_t_loc_0" [gp.cpp:178->gp.cpp:201]   --->   Operation 107 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (2.70ns)   --->   "%R = add i32 %M_rows_load, i32 %M_t_loc_0" [gp.cpp:178->gp.cpp:201]   --->   Operation 108 'add' 'R' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (1.61ns)   --->   "%store_ln179 = store i32 0, i32 %s" [gp.cpp:179->gp.cpp:201]   --->   Operation 109 'store' 'store_ln179' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 110 [1/1] (1.61ns)   --->   "%store_ln180 = store i31 0, i31 %i" [gp.cpp:180->gp.cpp:201]   --->   Operation 110 'store' 'store_ln180' <Predicate = true> <Delay = 1.61>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body.i13" [gp.cpp:180->gp.cpp:201]   --->   Operation 111 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.31>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [gp.cpp:181->gp.cpp:201]   --->   Operation 112 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i31 %i_3" [gp.cpp:181->gp.cpp:201]   --->   Operation 113 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (2.70ns)   --->   "%icmp_ln181 = icmp_slt  i32 %zext_ln181, i32 %R" [gp.cpp:181->gp.cpp:201]   --->   Operation 114 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (2.66ns)   --->   "%j_6 = add i31 %i_3, i31 1" [gp.cpp:181->gp.cpp:201]   --->   Operation 115 'add' 'j_6' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln181, void %_ZL15total_potentialRK6Matrix.exit, void %for.body.i13.split" [gp.cpp:180->gp.cpp:201]   --->   Operation 116 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [gp.cpp:180->gp.cpp:201]   --->   Operation 117 'specloopname' 'specloopname_ln180' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i31 %j_6" [gp.cpp:181->gp.cpp:201]   --->   Operation 118 'zext' 'zext_ln181_1' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.61ns)   --->   "%br_ln181 = br void %for.body5.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 119 'br' 'br_ln181' <Predicate = (icmp_ln181)> <Delay = 1.61>
ST_9 : Operation 120 [1/1] (2.70ns)   --->   "%icmp_ln141 = icmp_slt  i32 %M_t_loc_0, i32 1" [gp.cpp:141->gp.cpp:202]   --->   Operation 120 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln181)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (1.61ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %if.end.i, void %_ZL19reduction_move_undoR6Matrix.exit" [gp.cpp:141->gp.cpp:202]   --->   Operation 121 'br' 'br_ln141' <Predicate = (!icmp_ln181)> <Delay = 1.61>
ST_9 : Operation 122 [1/1] (2.70ns)   --->   "%t_old = add i32 %M_t_loc_0, i32 4294967295" [gp.cpp:142->gp.cpp:202]   --->   Operation 122 'add' 't_old' <Predicate = (!icmp_ln181 & !icmp_ln141)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%j = phi i32 %zext_ln181_1, void %for.body.i13.split, i32 %j_5, void %for.body5.i.split"   --->   Operation 123 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (2.70ns)   --->   "%icmp_ln181_1 = icmp_eq  i32 %j, i32 %R" [gp.cpp:181->gp.cpp:201]   --->   Operation 124 'icmp' 'icmp_ln181_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181_1, void %for.body5.i.split, void %for.cond.cleanup4.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 125 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %j" [gp.cpp:181->gp.cpp:201]   --->   Operation 126 'trunc' 'trunc_ln181' <Predicate = (!icmp_ln181_1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (2.70ns)   --->   "%j_5 = add i32 %j, i32 1" [gp.cpp:181->gp.cpp:201]   --->   Operation 127 'add' 'j_5' <Predicate = (!icmp_ln181_1)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (1.61ns)   --->   "%store_ln180 = store i31 %j_6, i31 %i" [gp.cpp:180->gp.cpp:201]   --->   Operation 128 'store' 'store_ln180' <Predicate = (icmp_ln181_1)> <Delay = 1.61>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body.i13" [gp.cpp:180->gp.cpp:201]   --->   Operation 129 'br' 'br_ln180' <Predicate = (icmp_ln181_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.96>
ST_11 : Operation 130 [2/2] (6.96ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:184->gp.cpp:201]   --->   Operation 130 'call' 'call_ret' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Generic Core

State 12 <SV = 11> <Delay = 5.30>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%s_load_1 = load i32 %s" [gp.cpp:185->gp.cpp:201]   --->   Operation 131 'load' 's_load_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 132 [1/2] (0.00ns)   --->   "%call_ret = call i64 @compute_pp_nn, i31 %i_3, i9 %trunc_ln181, i32 %M_cols, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:184->gp.cpp:201]   --->   Operation 132 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_12 : Operation 133 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i64 %call_ret" [gp.cpp:184->gp.cpp:201]   --->   Operation 133 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%n_1 = extractvalue i64 %call_ret" [gp.cpp:184->gp.cpp:201]   --->   Operation 134 'extractvalue' 'n_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %p_1, i32 1, i32 31" [gp.cpp:185->gp.cpp:201]   --->   Operation 135 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (2.66ns)   --->   "%icmp_ln185 = icmp_sgt  i31 %tmp_10, i31 0" [gp.cpp:185->gp.cpp:201]   --->   Operation 136 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185 = add i32 %p_1, i32 4294967295" [gp.cpp:185->gp.cpp:201]   --->   Operation 137 'add' 'add_ln185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 138 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%s_2 = add i32 %add_ln185, i32 %s_load_1" [gp.cpp:185->gp.cpp:201]   --->   Operation 138 'add' 's_2' <Predicate = true> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 139 [1/1] (0.79ns)   --->   "%s_3 = select i1 %icmp_ln185, i32 %s_2, i32 %s_load_1" [gp.cpp:185->gp.cpp:201]   --->   Operation 139 'select' 's_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %n_1, i32 1, i32 31" [gp.cpp:186->gp.cpp:201]   --->   Operation 140 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (2.66ns)   --->   "%icmp_ln186 = icmp_sgt  i31 %tmp_11, i31 0" [gp.cpp:186->gp.cpp:201]   --->   Operation 141 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [gp.cpp:181->gp.cpp:201]   --->   Operation 142 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186 = add i32 %s_3, i32 4294967295" [gp.cpp:186->gp.cpp:201]   --->   Operation 143 'add' 'add_ln186' <Predicate = (icmp_ln186)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 144 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%s_4 = add i32 %add_ln186, i32 %n_1" [gp.cpp:186->gp.cpp:201]   --->   Operation 144 'add' 's_4' <Predicate = (icmp_ln186)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 145 [1/1] (0.79ns)   --->   "%s_5 = select i1 %icmp_ln186, i32 %s_4, i32 %s_3" [gp.cpp:186->gp.cpp:201]   --->   Operation 145 'select' 's_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (1.61ns)   --->   "%store_ln179 = store i32 %s_5, i32 %s" [gp.cpp:179->gp.cpp:201]   --->   Operation 146 'store' 'store_ln179' <Predicate = true> <Delay = 1.61>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.body5.i" [gp.cpp:181->gp.cpp:201]   --->   Operation 147 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 7.01>
ST_14 : Operation 148 [1/1] (2.70ns)   --->   "%rowt = add i32 %M_rows_load, i32 %t_old" [gp.cpp:143->gp.cpp:202]   --->   Operation 148 'add' 'rowt' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%M_cols_load_1 = load i32 %M_cols" [gp.cpp:144->gp.cpp:202]   --->   Operation 149 'load' 'M_cols_load_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %M_cols_load_1" [gp.cpp:144->gp.cpp:202]   --->   Operation 150 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (1.58ns)   --->   "%add_ln144 = add i2 %trunc_ln144, i2 %trunc_ln178" [gp.cpp:144->gp.cpp:202]   --->   Operation 151 'add' 'add_ln144' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 152 [1/1] (2.70ns)   --->   "%colt = add i32 %M_cols_load_1, i32 %t_old" [gp.cpp:144->gp.cpp:202]   --->   Operation 152 'add' 'colt' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %colt, i32 2, i32 16" [gp.cpp:144->gp.cpp:202]   --->   Operation 153 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i32 %rowt" [gp.cpp:165->gp.cpp:202]   --->   Operation 154 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln165, i6 0" [gp.cpp:165->gp.cpp:202]   --->   Operation 155 'bitconcatenate' 'p_shl5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i32 %rowt" [gp.cpp:165->gp.cpp:202]   --->   Operation 156 'trunc' 'trunc_ln165_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln165_1, i4 0" [gp.cpp:165->gp.cpp:202]   --->   Operation 157 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (2.14ns)   --->   "%add_ln165 = add i15 %p_shl5, i15 %p_shl6" [gp.cpp:165->gp.cpp:202]   --->   Operation 158 'add' 'add_ln165' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [2/2] (4.31ns)   --->   "%call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:143->gp.cpp:202]   --->   Operation 159 'call' 'call_ln143' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Generic Core

State 15 <SV = 10> <Delay = 8.13>
ST_15 : Operation 160 [1/2] (8.13ns)   --->   "%call_ln143 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1, i32 %rowt, i15 %lshr_ln4, i2 %add_ln144, i32 %row1_ce_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:143->gp.cpp:202]   --->   Operation 160 'call' 'call_ln143' <Predicate = true> <Delay = 8.13> <CoreType = "Generic">   --->   Generic Core

State 16 <SV = 11> <Delay = 7.81>
ST_16 : Operation 161 [1/1] (2.70ns)   --->   "%icmp_ln146 = icmp_sgt  i32 %rowt, i32 0" [gp.cpp:146->gp.cpp:202]   --->   Operation 161 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%row1 = load i32 %row1_ce_loc"   --->   Operation 162 'load' 'row1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.79ns)   --->   "%select_ln145 = select i1 %icmp_ln146, i32 %row1, i32 4294967295" [gp.cpp:145->gp.cpp:202]   --->   Operation 163 'select' 'select_ln145' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (2.70ns)   --->   "%r = add i32 %rowt, i32 4294967295" [gp.cpp:152->gp.cpp:202]   --->   Operation 164 'add' 'r' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (2.70ns)   --->   "%icmp_ln152 = icmp_sgt  i32 %r, i32 %select_ln145" [gp.cpp:152->gp.cpp:202]   --->   Operation 165 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (1.61ns)   --->   "%br_ln152 = br i1 %icmp_ln152, void %cleanup36.i, void %for.body17.i.lr.ph" [gp.cpp:152->gp.cpp:202]   --->   Operation 166 'br' 'br_ln152' <Predicate = true> <Delay = 1.61>

State 17 <SV = 12> <Delay = 7.75>
ST_17 : Operation 167 [2/2] (7.75ns)   --->   "%call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:152->gp.cpp:202]   --->   Operation 167 'call' 'call_ln152' <Predicate = true> <Delay = 7.75> <CoreType = "Generic">   --->   Generic Core

State 18 <SV = 13> <Delay = 9.11>
ST_18 : Operation 168 [1/2] (9.11ns)   --->   "%call_ln152 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2, i32 %r, i15 %lshr_ln4, i2 %add_ln144, i32 %select_ln145, i32 %move_type_1_loc, i32 %row2_1_loc, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:152->gp.cpp:202]   --->   Operation 168 'call' 'call_ln152' <Predicate = true> <Delay = 9.11> <CoreType = "Generic">   --->   Generic Core

State 19 <SV = 14> <Delay = 7.44>
ST_19 : Operation 169 [1/1] (0.00ns)   --->   "%move_type_1_loc_load = load i32 %move_type_1_loc"   --->   Operation 169 'load' 'move_type_1_loc_load' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_19 : Operation 170 [1/1] (0.00ns)   --->   "%row2_1_loc_load = load i32 %row2_1_loc"   --->   Operation 170 'load' 'row2_1_loc_load' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_19 : Operation 171 [1/1] (1.61ns)   --->   "%br_ln0 = br void %cleanup36.i"   --->   Operation 171 'br' 'br_ln0' <Predicate = (icmp_ln152)> <Delay = 1.61>
ST_19 : Operation 172 [1/1] (0.00ns)   --->   "%move_type_2 = phi i32 0, void %if.end.i, i32 %move_type_1_loc_load, void %for.body17.i.lr.ph"   --->   Operation 172 'phi' 'move_type_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 173 [1/1] (0.00ns)   --->   "%row2_2 = phi i32 4294967295, void %if.end.i, i32 %row2_1_loc_load, void %for.body17.i.lr.ph"   --->   Operation 173 'phi' 'row2_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i32 %move_type_2" [gp.cpp:145->gp.cpp:202]   --->   Operation 174 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln145, i32 31" [gp.cpp:160->gp.cpp:202]   --->   Operation 175 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln160)   --->   "%xor_ln160 = xor i1 %tmp_12, i1 1" [gp.cpp:160->gp.cpp:202]   --->   Operation 176 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (2.70ns)   --->   "%icmp_ln160 = icmp_sgt  i32 %row2_2, i32 %select_ln145" [gp.cpp:160->gp.cpp:202]   --->   Operation 177 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln160 = and i1 %icmp_ln160, i1 %xor_ln160" [gp.cpp:160->gp.cpp:202]   --->   Operation 178 'and' 'and_ln160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %and_ln160, void %if.then43.i, void %land.lhs.true40.i" [gp.cpp:160->gp.cpp:202]   --->   Operation 179 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 180 [1/1] (2.70ns)   --->   "%empty = icmp_eq  i32 %move_type_2, i32 4294967295"   --->   Operation 180 'icmp' 'empty' <Predicate = (and_ln160)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 181 [1/1] (2.70ns)   --->   "%empty_30 = icmp_eq  i32 %move_type_2, i32 1"   --->   Operation 181 'icmp' 'empty_30' <Predicate = (and_ln160)> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 182 [1/1] (0.97ns)   --->   "%empty_31 = or i1 %empty_30, i1 %empty"   --->   Operation 182 'or' 'empty_31' <Predicate = (and_ln160)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_31, void %if.then43.i, void %if.end44.i"   --->   Operation 183 'br' 'br_ln0' <Predicate = (and_ln160)> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (1.61ns)   --->   "%br_ln160 = br void %_ZL19reduction_move_undoR6Matrix.exit" [gp.cpp:160->gp.cpp:202]   --->   Operation 184 'br' 'br_ln160' <Predicate = (!empty_31) | (!and_ln160)> <Delay = 1.61>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i32 %select_ln145" [gp.cpp:161->gp.cpp:202]   --->   Operation 185 'trunc' 'trunc_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln161, i6 0" [gp.cpp:161->gp.cpp:202]   --->   Operation 186 'bitconcatenate' 'p_shl7' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln161_1 = trunc i32 %select_ln145" [gp.cpp:161->gp.cpp:202]   --->   Operation 187 'trunc' 'trunc_ln161_1' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln161_1, i4 0" [gp.cpp:161->gp.cpp:202]   --->   Operation 188 'bitconcatenate' 'p_shl8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (2.14ns)   --->   "%add_ln161_1 = add i15 %p_shl7, i15 %p_shl8" [gp.cpp:161->gp.cpp:202]   --->   Operation 189 'add' 'add_ln161_1' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (2.14ns)   --->   "%add_ln161 = add i15 %add_ln161_1, i15 %lshr_ln4" [gp.cpp:161->gp.cpp:202]   --->   Operation 190 'add' 'add_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i15 %add_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 191 'zext' 'zext_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.00ns)   --->   "%M_e_0_addr_8 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 192 'getelementptr' 'M_e_0_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%M_e_1_addr_8 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 193 'getelementptr' 'M_e_1_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%M_e_2_addr_8 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 194 'getelementptr' 'M_e_2_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.00ns)   --->   "%M_e_3_addr_8 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln161" [gp.cpp:161->gp.cpp:202]   --->   Operation 195 'getelementptr' 'M_e_3_addr_8' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %row2_2" [gp.cpp:162->gp.cpp:202]   --->   Operation 196 'trunc' 'trunc_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %trunc_ln162, i6 0" [gp.cpp:162->gp.cpp:202]   --->   Operation 197 'bitconcatenate' 'p_shl' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = trunc i32 %row2_2" [gp.cpp:162->gp.cpp:202]   --->   Operation 198 'trunc' 'trunc_ln162_1' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln162_1, i4 0" [gp.cpp:162->gp.cpp:202]   --->   Operation 199 'bitconcatenate' 'p_shl9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (2.14ns)   --->   "%add_ln162_1 = add i15 %p_shl, i15 %p_shl9" [gp.cpp:162->gp.cpp:202]   --->   Operation 200 'add' 'add_ln162_1' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (2.14ns)   --->   "%add_ln162 = add i15 %add_ln162_1, i15 %lshr_ln4" [gp.cpp:162->gp.cpp:202]   --->   Operation 201 'add' 'add_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i15 %add_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 202 'zext' 'zext_ln162' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%M_e_0_addr_9 = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 203 'getelementptr' 'M_e_0_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%M_e_1_addr_9 = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 204 'getelementptr' 'M_e_1_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%M_e_2_addr_9 = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 205 'getelementptr' 'M_e_2_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%M_e_3_addr_9 = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln162" [gp.cpp:162->gp.cpp:202]   --->   Operation 206 'getelementptr' 'M_e_3_addr_9' <Predicate = (and_ln160 & empty_31)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (1.58ns)   --->   "%switch_ln161 = switch i2 %add_ln144, void %arrayidx554.i.case.2, i2 1, void %arrayidx554.i.case.0, i2 2, void %arrayidx554.i.case.1, i2 0, void %arrayidx554.i.case.3" [gp.cpp:161->gp.cpp:202]   --->   Operation 207 'switch' 'switch_ln161' <Predicate = (and_ln160 & empty_31)> <Delay = 1.58>
ST_19 : Operation 208 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_3_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 208 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 209 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_1_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 209 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 210 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_0_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 210 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_19 : Operation 211 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln161 = store i32 0, i15 %M_e_2_addr_8" [gp.cpp:161->gp.cpp:202]   --->   Operation 211 'store' 'store_ln161' <Predicate = (and_ln160 & empty_31 & add_ln144 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>

State 20 <SV = 15> <Delay = 2.15>
ST_20 : Operation 212 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_3_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 212 'store' 'store_ln162' <Predicate = (add_ln144 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 213 'br' 'br_ln162' <Predicate = (add_ln144 == 0)> <Delay = 0.00>
ST_20 : Operation 214 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_1_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 214 'store' 'store_ln162' <Predicate = (add_ln144 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 215 'br' 'br_ln162' <Predicate = (add_ln144 == 2)> <Delay = 0.00>
ST_20 : Operation 216 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_0_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 216 'store' 'store_ln162' <Predicate = (add_ln144 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 217 'br' 'br_ln162' <Predicate = (add_ln144 == 1)> <Delay = 0.00>
ST_20 : Operation 218 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln162 = store i32 0, i15 %M_e_2_addr_9" [gp.cpp:162->gp.cpp:202]   --->   Operation 218 'store' 'store_ln162' <Predicate = (add_ln144 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln162 = br void %arrayidx554.i.exit" [gp.cpp:162->gp.cpp:202]   --->   Operation 219 'br' 'br_ln162' <Predicate = (add_ln144 == 3)> <Delay = 0.00>

State 21 <SV = 16> <Delay = 4.31>
ST_21 : Operation 220 [2/2] (4.31ns)   --->   "%call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:145->gp.cpp:202]   --->   Operation 220 'call' 'call_ln145' <Predicate = true> <Delay = 4.31> <CoreType = "Generic">   --->   Generic Core

State 22 <SV = 17> <Delay = 8.47>
ST_22 : Operation 221 [1/2] (5.92ns)   --->   "%call_ln145 = call void @compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3, i2 %trunc_ln145, i32 %colt, i15 %add_ln165, i15 %add_ln161_1, i15 %add_ln162_1, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:145->gp.cpp:202]   --->   Operation 221 'call' 'call_ln145' <Predicate = (!icmp_ln141 & and_ln160 & empty_31)> <Delay = 5.92> <CoreType = "Generic">   --->   Generic Core
ST_22 : Operation 222 [1/1] (1.61ns)   --->   "%br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit"   --->   Operation 222 'br' 'br_ln0' <Predicate = (!icmp_ln141 & and_ln160 & empty_31)> <Delay = 1.61>
ST_22 : Operation 223 [1/1] (0.00ns)   --->   "%s_load = load i32 %s" [gp.cpp:203]   --->   Operation 223 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 224 [1/1] (8.47ns)   --->   "%mul_ln203 = mul i32 %s_load, i32 %k2_read" [gp.cpp:203]   --->   Operation 224 'mul' 'mul_ln203' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 4.34>
ST_23 : Operation 225 [1/1] (0.00ns)   --->   "%M_t_new_2 = phi i32 %M_t_loc_0, void %_ZL15total_potentialRK6Matrix.exit, i32 %M_t_loc_0, void %if.then43.i, i32 %t_old, void %arrayidx554.i.exit"   --->   Operation 225 'phi' 'M_t_new_2' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%M_t_flag_2 = phi i1 %M_t_flag_0, void %_ZL15total_potentialRK6Matrix.exit, i1 %M_t_flag_0, void %if.then43.i, i1 1, void %arrayidx554.i.exit"   --->   Operation 226 'phi' 'M_t_flag_2' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (2.70ns)   --->   "%score_1 = add i32 %mul_ln203, i32 %score" [gp.cpp:203]   --->   Operation 227 'add' 'score_1' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %M_t_flag_2, void %_ZL19reduction_move_undoR6Matrix.exit.new, void %mergeST"   --->   Operation 228 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln136 = store i32 %M_t_new_2, i32 %M_t" [gp.cpp:136->gp.cpp:200]   --->   Operation 229 'store' 'store_ln136' <Predicate = (!icmp_ln197 & !icmp_ln199 & M_t_flag_2)> <Delay = 0.00>
ST_23 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL19reduction_move_undoR6Matrix.exit.new"   --->   Operation 230 'br' 'br_ln0' <Predicate = (!icmp_ln197 & !icmp_ln199 & M_t_flag_2)> <Delay = 0.00>
ST_23 : Operation 231 [1/1] (1.64ns)   --->   "%br_ln204 = br void %cleanup" [gp.cpp:204]   --->   Operation 231 'br' 'br_ln204' <Predicate = (!icmp_ln197 & !icmp_ln199)> <Delay = 1.64>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i32 %score_1, void %_ZL19reduction_move_undoR6Matrix.exit.new, i32 0, void %entry, i32 %score, void %if.end"   --->   Operation 232 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%ret_ln206 = ret i32 %agg_result_0" [gp.cpp:206]   --->   Operation 233 'ret' 'ret_ln206' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 6.961ns
The critical path consists of the following:
	wire read operation ('r2_read') on port 'r2' [17]  (0.000 ns)
	'call' operation 64 bit ('call_ret4', gp.cpp:195) to 'compute_pp_nn' [26]  (6.961 ns)

 <State 2>: 5.047ns
The critical path consists of the following:
	wire read operation ('sign_read') on port 'sign' [16]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln196', gp.cpp:196) [29]  (1.584 ns)
	'select' operation 32 bit ('overlap', gp.cpp:196) [30]  (0.796 ns)
	'icmp' operation 1 bit ('icmp_ln197', gp.cpp:197) [32]  (2.667 ns)

 <State 3>: 8.470ns
The critical path consists of the following:
	wire read operation ('k1_read') on port 'k1' [15]  (0.000 ns)
	'mul' operation 32 bit ('score', gp.cpp:198) [35]  (8.470 ns)

 <State 4>: 4.844ns
The critical path consists of the following:
	'load' operation 32 bit ('M_t_load', gp.cpp:118->gp.cpp:200) on static variable 'M_t' [39]  (0.000 ns)
	'add' operation 32 bit ('new_col', gp.cpp:119->gp.cpp:200) [48]  (2.702 ns)
	'add' operation 15 bit ('add_ln121', gp.cpp:121->gp.cpp:200) [56]  (2.142 ns)

 <State 5>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln121', gp.cpp:121->gp.cpp:200) of constant 1 on array 'M_e_1' [79]  (2.152 ns)

 <State 6>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln122', gp.cpp:122->gp.cpp:200) of variable 'select_ln122', gp.cpp:122->gp.cpp:200 on array 'M_e_0' [84]  (2.152 ns)

 <State 7>: 6.436ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln124', gp.cpp:124->gp.cpp:200) [95]  (2.142 ns)
	'call' operation 0 bit ('call_ln119', gp.cpp:119->gp.cpp:200) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1' [96]  (4.294 ns)

 <State 8>: 7.014ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln136', gp.cpp:136->gp.cpp:200) [97]  (2.702 ns)
	multiplexor before 'phi' operation 32 bit ('M_t_loc_0', gp.cpp:136->gp.cpp:200) with incoming values : ('M_t_load', gp.cpp:118->gp.cpp:200) ('add_ln136', gp.cpp:136->gp.cpp:200) [100]  (1.610 ns)
	'phi' operation 32 bit ('M_t_loc_0', gp.cpp:136->gp.cpp:200) with incoming values : ('M_t_load', gp.cpp:118->gp.cpp:200) ('add_ln136', gp.cpp:136->gp.cpp:200) [100]  (0.000 ns)
	'add' operation 32 bit ('R', gp.cpp:178->gp.cpp:201) [105]  (2.702 ns)

 <State 9>: 4.312ns
The critical path consists of the following:
	'load' operation 31 bit ('i', gp.cpp:181->gp.cpp:201) on local variable 'i', gp.cpp:180->gp.cpp:201 [110]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln181', gp.cpp:181->gp.cpp:201) [112]  (2.702 ns)
	multiplexor before 'phi' operation 32 bit ('t_old') with incoming values : ('M_t_load', gp.cpp:118->gp.cpp:200) ('add_ln136', gp.cpp:136->gp.cpp:200) ('t_old', gp.cpp:142->gp.cpp:202) [234]  (1.610 ns)

 <State 10>: 4.312ns
The critical path consists of the following:
	'phi' operation 32 bit ('j') with incoming values : ('zext_ln181_1', gp.cpp:181->gp.cpp:201) ('j', gp.cpp:181->gp.cpp:201) [120]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln181_1', gp.cpp:181->gp.cpp:201) [121]  (2.702 ns)
	blocking operation 1.61 ns on control path)

 <State 11>: 6.961ns
The critical path consists of the following:
	'call' operation 64 bit ('call_ret', gp.cpp:184->gp.cpp:201) to 'compute_pp_nn' [127]  (6.961 ns)

 <State 12>: 5.301ns
The critical path consists of the following:
	'load' operation 32 bit ('s_load_1', gp.cpp:185->gp.cpp:201) on local variable 's', gp.cpp:179->gp.cpp:201 [124]  (0.000 ns)
	'add' operation 32 bit ('s', gp.cpp:185->gp.cpp:201) [133]  (4.505 ns)
	'select' operation 32 bit ('s', gp.cpp:185->gp.cpp:201) [134]  (0.796 ns)

 <State 13>: 6.911ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln186', gp.cpp:186->gp.cpp:201) [137]  (0.000 ns)
	'add' operation 32 bit ('s', gp.cpp:186->gp.cpp:201) [138]  (4.505 ns)
	'select' operation 32 bit ('s', gp.cpp:186->gp.cpp:201) [139]  (0.796 ns)
	'store' operation 0 bit ('store_ln179', gp.cpp:179->gp.cpp:201) of variable 's', gp.cpp:186->gp.cpp:201 on local variable 's', gp.cpp:179->gp.cpp:201 [141]  (1.610 ns)

 <State 14>: 7.014ns
The critical path consists of the following:
	'add' operation 32 bit ('rowt', gp.cpp:143->gp.cpp:202) [151]  (2.702 ns)
	'call' operation 0 bit ('call_ln143', gp.cpp:143->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1' [163]  (4.312 ns)

 <State 15>: 8.139ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln143', gp.cpp:143->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1' [163]  (8.139 ns)

 <State 16>: 7.810ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln146', gp.cpp:146->gp.cpp:202) [157]  (2.702 ns)
	'select' operation 32 bit ('select_ln145', gp.cpp:145->gp.cpp:202) [165]  (0.796 ns)
	'icmp' operation 1 bit ('icmp_ln152', gp.cpp:152->gp.cpp:202) [167]  (2.702 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [175]  (1.610 ns)

 <State 17>: 7.754ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln152', gp.cpp:152->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' [170]  (7.754 ns)

 <State 18>: 9.117ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln152', gp.cpp:152->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2' [170]  (9.117 ns)

 <State 19>: 7.442ns
The critical path consists of the following:
	'load' operation 32 bit ('move_type_1_loc_load') on local variable 'move_type_1_loc' [171]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [175]  (1.610 ns)
	'phi' operation 32 bit ('move_type') with incoming values : ('move_type_1_loc_load') [175]  (0.000 ns)
	'icmp' operation 1 bit ('empty') [184]  (2.702 ns)
	'or' operation 1 bit ('empty_31') [186]  (0.978 ns)
	'store' operation 0 bit ('store_ln161', gp.cpp:161->gp.cpp:202) of constant 0 on array 'M_e_3' [215]  (2.152 ns)

 <State 20>: 2.152ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln162', gp.cpp:162->gp.cpp:202) of constant 0 on array 'M_e_1' [220]  (2.152 ns)

 <State 21>: 4.312ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln145', gp.cpp:145->gp.cpp:202) to 'compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3' [231]  (4.312 ns)

 <State 22>: 8.470ns
The critical path consists of the following:
	'load' operation 32 bit ('s_load', gp.cpp:203) on local variable 's', gp.cpp:179->gp.cpp:201 [236]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln203', gp.cpp:203) [237]  (8.470 ns)

 <State 23>: 4.344ns
The critical path consists of the following:
	'add' operation 32 bit ('score', gp.cpp:203) [238]  (2.702 ns)
	multiplexor before 'phi' operation 32 bit ('score') with incoming values : ('score', gp.cpp:198) ('score', gp.cpp:203) [246]  (1.642 ns)
	'phi' operation 32 bit ('score') with incoming values : ('score', gp.cpp:198) ('score', gp.cpp:203) [246]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
