Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Mon Aug 18 00:28:39 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.6 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file can_test_wrapper_timing_summary_routed.rpt -pb can_test_wrapper_timing_summary_routed.pb -rpx can_test_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : can_test_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                   Violations  
--------  --------  ----------------------------  ----------  
LUTAR-1   Warning   LUT drives async reset alert  4           
TIMING-9  Warning   Unknown CDC Logic             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.895        0.000                      0                 2778        0.015        0.000                      0                 2778        0.500        0.000                       0                  1340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_can_test_clk_wiz_0_2  {0.000 4.999}        9.999           100.010         
  clk_out2_can_test_clk_wiz_0_2  {0.000 20.831}       41.662          24.002          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_can_test_clk_wiz_0_2        7.895        0.000                      0                 1786        0.015        0.000                      0                 1786        4.457        0.000                       0                   882  
  clk_out2_can_test_clk_wiz_0_2       38.194        0.000                      0                  849        0.025        0.000                      0                  849       20.289        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2        8.643        0.000                      0                  143        0.126        0.000                      0                  143  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out1_can_test_clk_wiz_0_2  
(none)                         clk_out1_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  
(none)                         clk_out2_can_test_clk_wiz_0_2  clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_can_test_clk_wiz_0_2                                 
(none)                         clk_out2_can_test_clk_wiz_0_2                                 
(none)                                                        clk_out2_can_test_clk_wiz_0_2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        7.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.177ns (10.778%)  route 1.465ns (89.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 13.469 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.843ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.476     4.765    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/enb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.746    13.469    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.405    13.064    
                         clock uncertainty           -0.062    13.002    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    12.660    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.563ns (29.474%)  route 1.347ns (70.526%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.434ns = ( 13.433 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.407ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.843ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.111     4.400    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WRITE_ALLOW_LOW
    SLICE_X83Y93         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     4.548 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_i_4/O
                         net (fo=1, routed)           0.142     4.690    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_i_4_n_0
    SLICE_X83Y94         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.780 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_i_2/O
                         net (fo=1, routed)           0.056     4.836    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_i_2_n_0
    SLICE_X83Y94         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.984 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_i_1/O
                         net (fo=1, routed)           0.049     5.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_FULL_I0
    SLICE_X83Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.710    13.433    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_reg/C
                         clock pessimism             -0.407    13.026    
                         clock uncertainty           -0.062    12.964    
    SLICE_X83Y94         FDCE (Setup_BFF_SLICEL_C_D)
                                                      0.025    12.989    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/fullgenlengreater2.TXF_FULL_I_reg
  -------------------------------------------------------------------
                         required time                         12.989    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.271ns (14.985%)  route 1.537ns (85.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 13.443 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.926ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.952     3.133    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.211 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.435     3.646    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X84Y86         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.803 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[31]_i_2/O
                         net (fo=33, routed)          0.808     4.611    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]_0
    SLICE_X83Y87         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.647 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1/O
                         net (fo=4, routed)           0.295     4.942    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.443    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X84Y88         FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.074    12.900    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.271ns (14.985%)  route 1.537ns (85.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 13.443 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.926ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.952     3.133    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.211 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.435     3.646    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X84Y86         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.803 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[31]_i_2/O
                         net (fo=33, routed)          0.808     4.611    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]_0
    SLICE_X83Y87         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.647 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1/O
                         net (fo=4, routed)           0.295     4.942    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.443    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X84Y88         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074    12.900    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.271ns (14.985%)  route 1.537ns (85.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 13.443 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.926ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.952     3.133    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.211 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.435     3.646    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X84Y86         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.803 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[31]_i_2/O
                         net (fo=33, routed)          0.808     4.611    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]_0
    SLICE_X83Y87         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.647 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1/O
                         net (fo=4, routed)           0.295     4.942    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.443    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[7]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X84Y88         FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074    12.900    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.271ns (14.985%)  route 1.537ns (85.015%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 13.443 - 9.999 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.926ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.952     3.133    can_test_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X85Y80         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.211 f  can_test_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          0.435     3.646    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X84Y86         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     3.803 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/axi_wdata[31]_i_2/O
                         net (fo=33, routed)          0.808     4.611    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[28]_0
    SLICE_X83Y87         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     4.647 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1/O
                         net (fo=4, routed)           0.295     4.942    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata[8]_i_1_n_0
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.443    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y88         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X84Y88         FDSE (Setup_BFF_SLICEL_C_S)
                                                     -0.074    12.900    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.900    
                         arrival time                          -4.942    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.177ns (11.695%)  route 1.337ns (88.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 13.469 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.843ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.347     4.636    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/enb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.746    13.469    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.405    13.064    
                         clock uncertainty           -0.062    13.002    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394    12.608    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.979ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.177ns (11.751%)  route 1.329ns (88.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 13.469 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.843ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.340     4.629    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/enb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.746    13.469    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.405    13.064    
                         clock uncertainty           -0.062    13.002    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[3])
                                                     -0.394    12.608    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -4.629    
  -------------------------------------------------------------------
                         slack                                  7.979    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.177ns (11.995%)  route 1.299ns (88.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 13.469 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.843ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.309     4.598    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/enb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.746    13.469    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.405    13.064    
                         clock uncertainty           -0.062    13.002    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    12.608    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -4.598    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.015ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.470ns  (logic 0.177ns (12.044%)  route 1.293ns (87.956%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.470ns = ( 13.469 - 9.999 ) 
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.941ns (routing 0.926ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.746ns (routing 0.843ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.941     3.123    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y88         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.203 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN_reg/Q
                         net (fo=6, routed)           0.990     4.192    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_AD_TXFIFO_WEN
    SLICE_X83Y92         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     4.289 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/memtx_i_9/O
                         net (fo=10, routed)          0.303     4.592    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/enb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.746    13.469    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.405    13.064    
                         clock uncertainty           -0.062    13.002    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    12.608    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                  8.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.664%)  route 0.058ns (59.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Net Delay (Source):      1.069ns (routing 0.507ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.564ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.069     2.031    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y90         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.071 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[31]/Q
                         net (fo=5, routed)           0.058     2.129    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[0]
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.279     1.895    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.225     2.119    
    RAMB36_X11Y18        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     2.114    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.083ns (47.422%)  route 0.092ns (52.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.136ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      1.723ns (routing 0.843ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.926ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.723     3.447    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X84Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y86         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.508 f  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/Q
                         net (fo=7, routed)           0.062     3.570    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0
    SLICE_X85Y86         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.592 r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.030     3.622    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[3]_i_1_n_0
    SLICE_X85Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.954     3.136    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X85Y86         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.408     3.543    
    SLICE_X85Y86         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.603    can_test_i/can_1/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.040ns (34.879%)  route 0.075ns (65.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Net Delay (Source):      1.066ns (routing 0.507ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.564ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.066     2.028    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y90         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.068 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[29]/Q
                         net (fo=3, routed)           0.075     2.143    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/dinb[2]
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.279     1.895    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clkb
    RAMB36_X11Y18        RAMB36E2                                     r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.225     2.119    
    RAMB36_X11Y18        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[2])
                                                     -0.005     2.114    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.061ns (48.800%)  route 0.064ns (51.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.117ns
    Source Clock Delay      (SCD):    3.439ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.715ns (routing 0.843ns, distribution 0.872ns)
  Clock Net Delay (Destination): 1.935ns (routing 0.926ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.715     3.439    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y82         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y82         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.500 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[26]/Q
                         net (fo=1, routed)           0.064     3.564    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[5]
    SLICE_X81Y83         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.935     3.117    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X81Y83         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism              0.357     3.474    
    SLICE_X81Y83         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.536    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.061ns (43.885%)  route 0.078ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    3.450ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.726ns (routing 0.843ns, distribution 0.883ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.926ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.726     3.450    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y81         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y81         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.511 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[29]/Q
                         net (fo=1, routed)           0.078     3.589    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X82Y82         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.956     3.137    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X82Y82         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.357     3.495    
    SLICE_X82Y82         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.557    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.589    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    3.449ns
    Clock Pessimism Removal (CPR):    -0.357ns
  Clock Net Delay (Source):      1.725ns (routing 0.843ns, distribution 0.882ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.926ns, distribution 1.021ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.725     3.449    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y69         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     3.508 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.073     3.581    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS2
    SLICE_X81Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.947     3.129    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS3_reg/C
                         clock pessimism              0.357     3.486    
    SLICE_X81Y68         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.548    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_ISR_MSGLST_FS3_reg
  -------------------------------------------------------------------
                         required time                         -3.548    
                         arrival time                           3.581    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.058ns (29.146%)  route 0.141ns (70.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Net Delay (Source):      1.714ns (routing 0.843ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.926ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.714     3.438    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X81Y83         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y83         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.496 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/Q
                         net (fo=3, routed)           0.141     3.637    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_rdata[8]
    SLICE_X83Y85         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.953     3.134    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X83Y85         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[8]/C
                         clock pessimism              0.408     3.542    
    SLICE_X83Y85         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.604    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_ID_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.637    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.040ns (38.835%)  route 0.063ns (61.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Net Delay (Source):      1.065ns (routing 0.507ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.564ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.065     2.027    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y81         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y81         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     2.067 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_reg[6]/Q
                         net (fo=1, routed)           0.063     2.130    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/Q[25]
    SLICE_X81Y82         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.208     1.824    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X81Y82         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]/C
                         clock pessimism              0.225     2.049    
    SLICE_X81Y82         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.096    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.077ns (routing 0.507ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.564ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.077     2.039    can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X84Y74         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.078 r  can_test_i/can_0/U0/core_options.cantop_i/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.058     2.136    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[1]_2[1]
    SLICE_X84Y74         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.221     1.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y74         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]/C
                         clock pessimism              0.218     2.055    
    SLICE_X84Y74         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.102    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_ADDR_FS1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.225ns
  Clock Net Delay (Source):      1.067ns (routing 0.507ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.564ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.067     2.030    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X82Y91         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.068 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/axi_wdata_reg[25]/Q
                         net (fo=1, routed)           0.065     2.133    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_WDATA[25]
    SLICE_X82Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.210     1.826    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X82Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]/C
                         clock pessimism              0.225     2.051    
    SLICE_X82Y93         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.098    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_WR_DATA_FS1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         9.999       8.644      RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         9.999       8.709      BUFGCE_X0Y2    can_test_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         9.999       8.928      MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         9.999       8.935      SLICE_X85Y62   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y86   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y90   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X81Y91   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         9.999       9.449      SLICE_X82Y84   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[12]/C
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         4.999       4.468      SLICE_X85Y62   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X85Y62   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X82Y86   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X82Y86   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.457      RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.999       4.458      RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         4.999       4.467      SLICE_X85Y62   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         4.999       4.468      SLICE_X85Y62   can_test_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         4.999       4.724      SLICE_X82Y86   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y86   can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/CAN0_FRAME_IsReceived_DW1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack       38.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.620ns (19.119%)  route 2.623ns (80.881%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 45.146 - 41.662 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.834ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.230 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=49, routed)          0.637     3.867    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X88Y100        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.935 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29/O
                         net (fo=6, routed)           0.559     4.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29_n_0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.616 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.125     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10_n_0
    SLICE_X88Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.891 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.226     5.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X90Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.252 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.395     5.647    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X86Y95         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.715 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.680     6.395    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.753    45.146    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[5]/C
                         clock pessimism             -0.406    44.740    
                         clock uncertainty           -0.076    44.664    
    SLICE_X90Y99         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    44.590    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[5]
  -------------------------------------------------------------------
                         required time                         44.590    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.194ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.620ns (19.119%)  route 2.623ns (80.881%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.483ns = ( 45.146 - 41.662 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.753ns (routing 0.834ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.230 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=49, routed)          0.637     3.867    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X88Y100        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.935 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29/O
                         net (fo=6, routed)           0.559     4.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29_n_0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.616 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.125     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10_n_0
    SLICE_X88Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.891 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.226     5.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X90Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.252 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.395     5.647    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X86Y95         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.715 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.680     6.395    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.753    45.146    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]/C
                         clock pessimism             -0.406    44.740    
                         clock uncertainty           -0.076    44.664    
    SLICE_X90Y99         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    44.590    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[6]
  -------------------------------------------------------------------
                         required time                         44.590    
                         arrival time                          -6.395    
  -------------------------------------------------------------------
                         slack                                 38.194    

Slack (MET) :             38.196ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.620ns (19.136%)  route 2.620ns (80.864%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 45.145 - 41.662 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.834ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.230 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=49, routed)          0.637     3.867    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X88Y100        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.935 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29/O
                         net (fo=6, routed)           0.559     4.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29_n_0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.616 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.125     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10_n_0
    SLICE_X88Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.891 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.226     5.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X90Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.252 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.395     5.647    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X86Y95         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.715 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.677     6.392    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.752    45.145    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y99         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]/C
                         clock pessimism             -0.406    44.739    
                         clock uncertainty           -0.076    44.663    
    SLICE_X90Y99         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    44.589    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[2]
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                 38.196    

Slack (MET) :             38.205ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.297ns  (logic 1.573ns (47.711%)  route 1.724ns (52.289%))
  Logic Levels:           8  (LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 45.121 - 41.662 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.917ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.834ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         2.023     3.211    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X10Y15        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[30])
                                                      0.846     4.057 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[30]
                         net (fo=2, routed)           0.613     4.670    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/D[2]
    SLICE_X82Y76         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.820 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_31/O
                         net (fo=1, routed)           0.017     4.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_31_n_0
    SLICE_X82Y76         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.904 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_15/O
                         net (fo=1, routed)           0.244     5.148    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_0
    SLICE_X81Y73         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.199 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.045     5.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X81Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.341 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.227     5.568    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.603 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.334     5.937    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X81Y64         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.026 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.107     6.133    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X81Y64         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     6.282 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_3/O
                         net (fo=1, routed)           0.089     6.371    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I2
    SLICE_X81Y64         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     6.460 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.048     6.508    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.728    45.121    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg/C
                         clock pessimism             -0.356    44.765    
                         clock uncertainty           -0.076    44.688    
    SLICE_X81Y64         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    44.713    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.713    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                 38.205    

Slack (MET) :             38.242ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.620ns (19.412%)  route 2.574ns (80.588%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 45.145 - 41.662 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.752ns (routing 0.834ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.230 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=49, routed)          0.637     3.867    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X88Y100        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.935 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29/O
                         net (fo=6, routed)           0.559     4.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29_n_0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.616 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.125     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10_n_0
    SLICE_X88Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.891 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.226     5.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X90Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.252 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.395     5.647    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X86Y95         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.715 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.631     6.346    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X90Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.752    45.145    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]/C
                         clock pessimism             -0.406    44.739    
                         clock uncertainty           -0.076    44.663    
    SLICE_X90Y98         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    44.589    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[7]
  -------------------------------------------------------------------
                         required time                         44.589    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                 38.242    

Slack (MET) :             38.244ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.620ns (19.430%)  route 2.571ns (80.570%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 45.144 - 41.662 ) 
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.834ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.230 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/Q
                         net (fo=49, routed)          0.637     3.867    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]_0[1]
    SLICE_X88Y100        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     3.935 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29/O
                         net (fo=6, routed)           0.559     4.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_29_n_0
    SLICE_X87Y98         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     4.616 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10/O
                         net (fo=2, routed)           0.125     4.742    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_10_n_0
    SLICE_X88Y98         LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.891 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4/O
                         net (fo=7, routed)           0.226     5.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[3]_i_4_n_0
    SLICE_X90Y99         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     5.252 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/EMU_REC_I[7]_i_3/O
                         net (fo=2, routed)           0.395     5.647    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_TEC_I_reg[7]
    SLICE_X86Y95         LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     5.715 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/EMU_REC_I[7]_i_1/O
                         net (fo=16, routed)          0.628     6.343    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[7]_1[0]
    SLICE_X90Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.751    45.144    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y98         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]/C
                         clock pessimism             -0.406    44.738    
                         clock uncertainty           -0.076    44.662    
    SLICE_X90Y98         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    44.588    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_REC_I_reg[4]
  -------------------------------------------------------------------
                         required time                         44.588    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                 38.244    

Slack (MET) :             38.269ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.233ns  (logic 1.558ns (48.191%)  route 1.675ns (51.809%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 45.121 - 41.662 ) 
    Source Clock Delay      (SCD):    3.211ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.917ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.834ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         2.023     3.211    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X10Y15        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X10Y15        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[30])
                                                      0.846     4.057 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[30]
                         net (fo=2, routed)           0.613     4.670    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/D[2]
    SLICE_X82Y76         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.820 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_31/O
                         net (fo=1, routed)           0.017     4.837    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_31_n_0
    SLICE_X82Y76         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067     4.904 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/btl_i_15/O
                         net (fo=1, routed)           0.244     5.148    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_0
    SLICE_X81Y73         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     5.199 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8/O
                         net (fo=1, routed)           0.045     5.244    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_8_n_0
    SLICE_X81Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.341 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5/O
                         net (fo=1, routed)           0.227     5.568    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_5_n_0
    SLICE_X80Y70         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     5.603 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/btl_i_3/O
                         net (fo=4, routed)           0.334     5.937    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BSP_TXBIT
    SLICE_X81Y64         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.026 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4/O
                         net (fo=2, routed)           0.099     6.125    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/RSYNC_FLG_I_i_4_n_0
    SLICE_X81Y64         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     6.249 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2/O
                         net (fo=1, routed)           0.045     6.294    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_2_n_0
    SLICE_X81Y64         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.393 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1/O
                         net (fo=1, routed)           0.051     6.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.728    45.121    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg/C
                         clock pessimism             -0.356    44.765    
                         clock uncertainty           -0.076    44.688    
    SLICE_X81Y64         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    44.713    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/HSYNC_FLG_I_reg
  -------------------------------------------------------------------
                         required time                         44.713    
                         arrival time                          -6.444    
  -------------------------------------------------------------------
                         slack                                 38.269    

Slack (MET) :             38.315ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.744ns (23.716%)  route 2.393ns (76.284%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 45.142 - 41.662 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 0.917ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.834ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.996     3.184    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y102        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.260 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/Q
                         net (fo=29, routed)          0.642     3.903    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
    SLICE_X86Y96         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.049 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9/O
                         net (fo=7, routed)           0.360     4.409    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9_n_0
    SLICE_X89Y100        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.498 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.175     4.673    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3_n_0
    SLICE_X89Y98         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.796 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8/O
                         net (fo=4, routed)           0.211     5.008    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8_n_0
    SLICE_X89Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.131 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=21, routed)          0.486     5.616    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X88Y101        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.185     5.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X88Y102        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.988 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.333     6.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.749    45.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]/C
                         clock pessimism             -0.356    44.786    
                         clock uncertainty           -0.076    44.710    
    SLICE_X88Y103        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    44.636    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[0]
  -------------------------------------------------------------------
                         required time                         44.636    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 38.315    

Slack (MET) :             38.315ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.744ns (23.716%)  route 2.393ns (76.284%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 45.142 - 41.662 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 0.917ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.834ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.996     3.184    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y102        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.260 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/Q
                         net (fo=29, routed)          0.642     3.903    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
    SLICE_X86Y96         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.049 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9/O
                         net (fo=7, routed)           0.360     4.409    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9_n_0
    SLICE_X89Y100        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.498 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.175     4.673    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3_n_0
    SLICE_X89Y98         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.796 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8/O
                         net (fo=4, routed)           0.211     5.008    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8_n_0
    SLICE_X89Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.131 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=21, routed)          0.486     5.616    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X88Y101        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.185     5.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X88Y102        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.988 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.333     6.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.749    45.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]/C
                         clock pessimism             -0.356    44.786    
                         clock uncertainty           -0.076    44.710    
    SLICE_X88Y103        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.074    44.636    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[1]
  -------------------------------------------------------------------
                         required time                         44.636    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 38.315    

Slack (MET) :             38.315ns  (required time - arrival time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.662ns  (clk_out2_can_test_clk_wiz_0_2 rise@41.662ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 0.744ns (23.716%)  route 2.393ns (76.284%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.480ns = ( 45.142 - 41.662 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    -0.356ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.996ns (routing 0.917ns, distribution 1.079ns)
  Clock Net Delay (Destination): 1.749ns (routing 0.834ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.996     3.184    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y102        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.260 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]/Q
                         net (fo=29, routed)          0.642     3.903    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[3]
    SLICE_X86Y96         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     4.049 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9/O
                         net (fo=7, routed)           0.360     4.409    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_9_n_0
    SLICE_X89Y100        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     4.498 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3/O
                         net (fo=5, routed)           0.175     4.673    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_3_n_0
    SLICE_X89Y98         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.796 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8/O
                         net (fo=4, routed)           0.211     5.008    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_8_n_0
    SLICE_X89Y96         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.123     5.131 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state[13]_i_2/O
                         net (fo=21, routed)          0.486     5.616    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BTL_RXBIT_I_reg
    SLICE_X88Y101        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.135     5.751 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4/O
                         net (fo=1, routed)           0.185     5.936    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_4_n_0
    SLICE_X88Y102        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     5.988 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1/O
                         net (fo=6, routed)           0.333     6.322    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I[5]_i_1_n_0
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                     41.662    41.662 r  
    AL8                                               0.000    41.662 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    41.741    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    42.135 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    42.175    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    42.175 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    42.519    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    43.149 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    43.369    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    43.393 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.749    45.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]/C
                         clock pessimism             -0.356    44.786    
                         clock uncertainty           -0.076    44.710    
    SLICE_X88Y103        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    44.636    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_COUNTER_I_reg[2]
  -------------------------------------------------------------------
                         required time                         44.636    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 38.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.093ns (45.832%)  route 0.110ns (54.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    3.474ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.743ns (routing 0.834ns, distribution 0.909ns)
  Clock Net Delay (Destination): 1.997ns (routing 0.917ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.743     3.474    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X87Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.532 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/FSM_onehot_state_reg[8]/Q
                         net (fo=12, routed)          0.081     3.612    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/p_0_in60_in
    SLICE_X88Y101        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.035     3.647 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_i_1/O
                         net (fo=1, routed)           0.029     3.676    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_i_1_n_0
    SLICE_X88Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.997     3.185    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X88Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg/C
                         clock pessimism              0.406     3.591    
    SLICE_X88Y101        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     3.651    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_ERRFLG_I_reg
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           3.676    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.037ns (46.338%)  route 0.043ns (53.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    -0.210ns
  Clock Net Delay (Source):      1.085ns (routing 0.502ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.559ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.085     2.052    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X90Y104        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y104        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.089 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[16]/Q
                         net (fo=3, routed)           0.043     2.131    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[14]_0[3]
    SLICE_X90Y104        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.227     1.847    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X90Y104        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]/C
                         clock pessimism              0.210     2.058    
    SLICE_X90Y104        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.105    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.037ns (34.090%)  route 0.072ns (65.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.087ns (routing 0.502ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.559ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.087     2.053    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y100        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     2.090 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[5]/Q
                         net (fo=4, routed)           0.072     2.162    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[5]
    SLICE_X90Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.229     1.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]/C
                         clock pessimism              0.222     2.072    
    SLICE_X90Y101        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.119    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.119    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.436%)  route 0.042ns (43.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.088ns (routing 0.502ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.229ns (routing 0.559ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.088     2.054    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y95         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.093 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/Q
                         net (fo=6, routed)           0.027     2.120    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]
    SLICE_X89Y95         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.135 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I[4]_i_1/O
                         net (fo=1, routed)           0.015     2.150    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/plusOp1_out[4]
    SLICE_X89Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.229     1.849    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X89Y95         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]/C
                         clock pessimism              0.211     2.060    
    SLICE_X89Y95         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.106    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/EMU_TEC_I_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.060ns (30.549%)  route 0.136ns (69.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.130ns
    Source Clock Delay      (SCD):    3.445ns
    Clock Pessimism Removal (CPR):    -0.406ns
  Clock Net Delay (Source):      1.714ns (routing 0.834ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.942ns (routing 0.917ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.714     3.445    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X81Y79         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y79         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     3.505 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[3]/Q
                         net (fo=3, routed)           0.136     3.641    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg_n_0_[3]
    SLICE_X80Y79         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.942     3.130    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y79         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[2]/C
                         clock pessimism              0.406     3.536    
    SLICE_X80Y79         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     3.596    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.596    
                         arrival time                           3.641    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.059ns (59.880%)  route 0.040ns (40.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      1.088ns (routing 0.502ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.231ns (routing 0.559ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.088     2.054    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y101        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.092 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[7]/Q
                         net (fo=4, routed)           0.033     2.125    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[14]_0[7]
    SLICE_X90Y101        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.021     2.146 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1[8]_i_1/O
                         net (fo=1, routed)           0.007     2.153    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I[8]
    SLICE_X90Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.231     1.852    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X90Y101        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]/C
                         clock pessimism              0.208     2.060    
    SLICE_X90Y101        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.107    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CRC_CRCWORD_I1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.791%)  route 0.039ns (39.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.211ns
  Clock Net Delay (Source):      1.069ns (routing 0.502ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.559ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.069     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y76         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.074 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/Q
                         net (fo=6, routed)           0.031     2.104    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]_0[5]
    SLICE_X79Y76         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     2.126 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR[6]_i_1/O
                         net (fo=1, routed)           0.008     2.134    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/p_1_in19_in
    SLICE_X79Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.210     1.830    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y76         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                         clock pessimism              0.211     2.042    
    SLICE_X79Y76         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     2.089    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.228%)  route 0.044ns (44.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.824ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.212ns
  Clock Net Delay (Source):      1.064ns (routing 0.502ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.559ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.064     2.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y83         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.069 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.029     2.098    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]
    SLICE_X83Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     2.113 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR[6]_i_1/O
                         net (fo=1, routed)           0.015     2.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/p_1_in21_in
    SLICE_X83Y83         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.203     1.824    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y83         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]/C
                         clock pessimism              0.212     2.036    
    SLICE_X83Y83         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.082    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WRITE_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.041ns (24.613%)  route 0.126ns (75.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Net Delay (Source):      1.070ns (routing 0.502ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.559ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.070     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X80Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y75         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_LOW_reg[1]/Q
                         net (fo=2, routed)           0.126     2.203    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/addra[1]
    RAMB36_X10Y15        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.276     1.896    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/clka
    RAMB36_X10Y15        RAMB36E2                                     r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.251     2.148    
    RAMB36_X10Y15        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.006     2.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             clk_out2_can_test_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_can_test_clk_wiz_0_2 rise@0.000ns - clk_out2_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (34.025%)  route 0.074ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.088ns (routing 0.502ns, distribution 0.586ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.559ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.088     2.054    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X90Y103        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y103        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.092 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[18]/Q
                         net (fo=3, routed)           0.074     2.166    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/R[18]
    SLICE_X90Y104        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.227     1.847    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X90Y104        FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[17]/C
                         clock pessimism              0.222     2.070    
    SLICE_X90Y104        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     2.117    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_can_test_clk_wiz_0_2
Waveform(ns):       { 0.000 20.831 }
Period(ns):         41.662
Sources:            { can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         41.662      40.307     RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         41.662      40.372     BUFGCE_X0Y11   can_test_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         41.662      40.591     MMCM_X0Y0      can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         41.662      41.113     SLICE_X77Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
Min Period        n/a     FDPE/C              n/a            0.550         41.662      41.113     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
Low Pulse Width   Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB18_X11Y32  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memrx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X10Y15  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         20.831      20.289     RAMB36_X11Y18  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/memtx/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         20.831      20.556     SLICE_X77Y67   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BSOFF_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from/C
High Pulse Width  Slow    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.275         20.831      20.556     SLICE_X83Y70   can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        8.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.030%)  route 1.045ns (92.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.457 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.843ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.045     4.278    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X85Y82         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.733    13.457    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X85Y82         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]/C
                         clock pessimism             -0.408    13.049    
                         clock uncertainty           -0.062    12.987    
    SLICE_X85Y82         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.921    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[4]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.030%)  route 1.045ns (92.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.457 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.843ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.045     4.278    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X85Y82         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.733    13.457    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X85Y82         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[5]/C
                         clock pessimism             -0.408    13.049    
                         clock uncertainty           -0.062    12.987    
    SLICE_X85Y82         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.921    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  8.643    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.079ns (7.306%)  route 1.002ns (92.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.441 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.843ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.002     4.236    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y81         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.718    13.441    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]/C
                         clock pessimism             -0.408    13.034    
                         clock uncertainty           -0.062    12.972    
    SLICE_X81Y81         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[6]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.079ns (7.306%)  route 1.002ns (92.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.441 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.843ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.002     4.236    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y81         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.718    13.441    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]/C
                         clock pessimism             -0.408    13.034    
                         clock uncertainty           -0.062    12.972    
    SLICE_X81Y81         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.079ns (7.306%)  route 1.002ns (92.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.441 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.843ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.002     4.236    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y81         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.718    13.441    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]/C
                         clock pessimism             -0.408    13.034    
                         clock uncertainty           -0.062    12.972    
    SLICE_X81Y81         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    12.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[6]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.079ns (7.306%)  route 1.002ns (92.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 13.441 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.843ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         1.002     4.236    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X81Y81         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.718    13.441    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X81Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]/C
                         clock pessimism             -0.408    13.034    
                         clock uncertainty           -0.062    12.972    
    SLICE_X81Y81         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    12.906    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[6]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                          -4.236    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.079ns (7.831%)  route 0.930ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 13.444 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.930     4.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X77Y77         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X77Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X77Y77         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    12.908    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.079ns (7.831%)  route 0.930ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 13.444 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.930     4.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X77Y77         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X77Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X77Y77         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.908    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.079ns (7.831%)  route 0.930ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 13.444 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.930     4.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X77Y77         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X77Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X77Y77         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    12.908    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_can_test_clk_wiz_0_2 rise@9.999ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.079ns (7.831%)  route 0.930ns (92.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns = ( 13.444 - 9.999 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    -0.408ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.843ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.930     4.163    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X77Y77         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      9.999     9.999 r  
    AL8                                               0.000     9.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079    10.078    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394    10.472 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.512    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.512 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    10.856    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.486 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214    11.700    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.724 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.720    13.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X77Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]/C
                         clock pessimism             -0.408    13.036    
                         clock uncertainty           -0.062    12.974    
    SLICE_X77Y77         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    12.908    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS_levelout_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  8.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.804%)  route 0.118ns (75.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.564ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.118     2.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X85Y93         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.215     1.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y93         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg/C
                         clock pessimism              0.254     2.085    
    SLICE_X85Y93         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.065    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS1_cdc_to_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.804%)  route 0.118ns (75.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.564ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.118     2.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X85Y93         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.215     1.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y93         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg/C
                         clock pessimism              0.254     2.085    
    SLICE_X85Y93         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.065    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.804%)  route 0.118ns (75.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.564ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.118     2.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X85Y93         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.215     1.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y93         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg/C
                         clock pessimism              0.254     2.085    
    SLICE_X85Y93         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     2.065    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.039ns (24.804%)  route 0.118ns (75.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.215ns (routing 0.564ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.118     2.190    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X85Y93         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.215     1.831    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y93         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg/C
                         clock pessimism              0.254     2.085    
    SLICE_X85Y93         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     2.065    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_RPTR_FS_levelout_d4_reg
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.039ns (24.963%)  route 0.117ns (75.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.564ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X84Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.072 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=154, routed)         0.117     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/scndry_reset2
    SLICE_X85Y93         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.213     1.829    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X85Y93         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg/C
                         clock pessimism              0.254     2.083    
    SLICE_X85Y93         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.063    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_HPB_FULL_I_reg
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.040%)  route 0.314ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.082ns (routing 0.507ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.082     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.083 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.314     2.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X84Y80         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
                         clock pessimism              0.254     2.084    
    SLICE_X84Y80         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.064    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.040%)  route 0.314ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.082ns (routing 0.507ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.082     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.083 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.314     2.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X84Y80         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/C
                         clock pessimism              0.254     2.084    
    SLICE_X84Y80         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.064    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.040%)  route 0.314ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.082ns (routing 0.507ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.082     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.083 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.314     2.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X84Y80         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[0]/C
                         clock pessimism              0.254     2.084    
    SLICE_X84Y80         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.064    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.040%)  route 0.314ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.082ns (routing 0.507ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.082     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.083 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.314     2.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X84Y80         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[0]/C
                         clock pessimism              0.254     2.084    
    SLICE_X84Y80         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.064    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_can_test_clk_wiz_0_2 rise@0.000ns - clk_out1_can_test_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.039ns (11.040%)  route 0.314ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Net Delay (Source):      1.082ns (routing 0.507ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.082     2.044    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y68         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.083 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RST_I_reg/Q
                         net (fo=324, routed)         0.314     2.397    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_READ_ADDR_LOW_reg[1]_0[0]
    SLICE_X84Y80         FDCE                                         f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[0]/C
                         clock pessimism              0.254     2.084    
    SLICE_X84Y80         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.064    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS_levelout_d4_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.397    
  -------------------------------------------------------------------
                         slack                                  0.334    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.398ns  (logic 1.255ns (52.325%)  route 1.143ns (47.675%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.774ns (routing 0.843ns, distribution 0.931ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.255     1.255 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.255    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.255 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.143     2.398    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X86Y62         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.774     3.498    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X86Y62         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESET
                            (input port)
  Destination:            can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.370ns  (logic 0.832ns (60.716%)  route 0.538ns (39.284%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.241ns (routing 0.564ns, distribution 0.677ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM13                                              0.000     0.000 r  CPU_RESET (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESET_IBUF_inst/I
    AM13                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.832     0.832 r  CPU_RESET_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.832    CPU_RESET_IBUF_inst/OUT
    AM13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.832 r  CPU_RESET_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.538     1.370    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X86Y62         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.241     1.857    can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X86Y62         FDRE                                         r  can_test_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.372ns (36.867%)  route 0.637ns (63.133%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.465ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.926ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.843ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.943     3.125    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.206 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[6]/Q
                         net (fo=3, routed)           0.104     3.310    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]_i_3_0[1]
    SLICE_X82Y67         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     3.433 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_5/O
                         net (fo=1, routed)           0.021     3.454    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_5_n_0
    SLICE_X82Y67         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.522 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]_i_3/O
                         net (fo=1, routed)           0.195     3.717    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]_i_3_n_0
    SLICE_X82Y67         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     3.817 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[14]_i_1/O
                         net (fo=1, routed)           0.317     4.134    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[1]
    SLICE_X82Y74         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.740     3.465    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y74         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[14]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.930ns  (logic 0.376ns (40.429%)  route 0.554ns (59.571%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.926ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.843ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.978     3.159    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.238 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[5]/Q
                         net (fo=13, routed)          0.187     3.425    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[3]
    SLICE_X80Y69         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     3.513 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4/O
                         net (fo=1, routed)           0.010     3.523    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_4_n_0
    SLICE_X80Y69         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.064     3.587 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.285     3.872    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X82Y71         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     4.017 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.072     4.089    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[3]
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.739     3.463    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.891ns  (logic 0.279ns (31.308%)  route 0.612ns (68.692%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.926ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.843ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.930     3.111    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.190 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]/Q
                         net (fo=3, routed)           0.433     3.624    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[7]
    SLICE_X82Y66         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     3.774 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[8]_i_3/O
                         net (fo=1, routed)           0.130     3.904    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[8]
    SLICE_X83Y68         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.954 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[8]_i_1/O
                         net (fo=1, routed)           0.049     4.003    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[7]
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.737     3.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[8]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.844ns  (logic 0.330ns (39.116%)  route 0.514ns (60.884%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.973ns (routing 0.926ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.737ns (routing 0.843ns, distribution 0.894ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.973     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y69         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.234 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[3]/Q
                         net (fo=3, routed)           0.240     3.474    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[4]
    SLICE_X83Y69         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.563 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_3/O
                         net (fo=1, routed)           0.009     3.572    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[11]_i_3_n_0
    SLICE_X83Y69         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.063     3.635 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]_i_2/O
                         net (fo=1, routed)           0.217     3.852    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[11]
    SLICE_X83Y69         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     3.950 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[11]_i_1/O
                         net (fo=1, routed)           0.048     3.998    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[4]
    SLICE_X83Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.737     3.462    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[11]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.303ns (39.310%)  route 0.468ns (60.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.926ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.843ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.978     3.159    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     3.237 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]/Q
                         net (fo=14, routed)          0.246     3.483    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[7][3]
    SLICE_X82Y69         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.583 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3/O
                         net (fo=1, routed)           0.163     3.746    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_3_n_0
    SLICE_X82Y70         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     3.871 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[7]_i_1/O
                         net (fo=1, routed)           0.059     3.930    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[8]
    SLICE_X82Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.735     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[7]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.329ns (43.923%)  route 0.420ns (56.077%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    3.160ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.979ns (routing 0.926ns, distribution 1.053ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.843ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.979     3.160    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y67         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.239 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[7]/Q
                         net (fo=3, routed)           0.157     3.396    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[14]_i_3_0[0]
    SLICE_X82Y68         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.541 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_5/O
                         net (fo=1, routed)           0.021     3.562    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_5_n_0
    SLICE_X82Y68         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     3.630 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[15]_i_3/O
                         net (fo=1, routed)           0.183     3.813    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[15]_i_3_n_0
    SLICE_X82Y68         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.850 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[15]_i_1/O
                         net (fo=1, routed)           0.059     3.909    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[0]
    SLICE_X82Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.744     3.469    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[15]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.796ns  (logic 0.345ns (43.338%)  route 0.451ns (56.662%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.931ns (routing 0.926ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.843ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.931     3.112    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X85Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     3.188 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[4]/Q
                         net (fo=3, routed)           0.172     3.361    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[3]
    SLICE_X85Y89         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     3.412 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3/O
                         net (fo=1, routed)           0.025     3.437    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[12]_i_3_n_0
    SLICE_X85Y89         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.069     3.506 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_i_2/O
                         net (fo=1, routed)           0.206     3.712    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[12]
    SLICE_X84Y88         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     3.861 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[12]_i_1/O
                         net (fo=1, routed)           0.048     3.909    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]_0
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.722     3.446    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X84Y88         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[12]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.712ns  (logic 0.328ns (46.063%)  route 0.384ns (53.937%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    3.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.926ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.739ns (routing 0.843ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.978     3.159    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     3.238 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[6]/Q
                         net (fo=20, routed)          0.129     3.367    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[0]_0[2]
    SLICE_X81Y69         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     3.516 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4/O
                         net (fo=1, routed)           0.008     3.524    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[13]_i_4_n_0
    SLICE_X81Y69         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.063     3.587 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]_i_2/O
                         net (fo=1, routed)           0.181     3.768    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[13]
    SLICE_X82Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     3.805 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[13]_i_1/O
                         net (fo=1, routed)           0.066     3.871    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[2]
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.739     3.463    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X82Y71         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[13]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.675ns  (logic 0.081ns (12.000%)  route 0.594ns (88.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.971ns (routing 0.926ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.843ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.971     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y90         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.233 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.594     3.827    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/out
    SLICE_X86Y90         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.751     3.475    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y90         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.614ns  (logic 0.264ns (43.014%)  route 0.350ns (56.986%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.926ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.843ns, distribution 0.884ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.930     3.111    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.190 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[1]/Q
                         net (fo=3, routed)           0.189     3.379    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[6]
    SLICE_X81Y66         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.414 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[9]_i_3/O
                         net (fo=1, routed)           0.110     3.524    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[9]
    SLICE_X81Y68         LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     3.674 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[9]_i_1/O
                         net (fo=1, routed)           0.051     3.725    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[6]
    SLICE_X81Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.727     3.451    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    2.033ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.507ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.212ns (routing 0.564ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.071     2.033    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.073 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.080     2.153    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X80Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.212     1.828    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y72         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.075ns (routing 0.507ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.564ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.075     2.037    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y64         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.076 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.086     2.162    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/IC_SYNC_SR_ERRWRN_FS2
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.217     1.833    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y64         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ERRWRN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.848ns
    Source Clock Delay      (SCD):    2.052ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.507ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.232ns (routing 0.564ns, distribution 0.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.090     2.052    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.091 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.086     2.177    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/IC_SYNC_SR_LBACK_FS2
    SLICE_X87Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.232     1.848    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/LBACK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.040ns (27.586%)  route 0.105ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.507ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.211ns (routing 0.564ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.074     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y63         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.076 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.105     2.181    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[1]
    SLICE_X81Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.211     1.827    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.040ns (27.211%)  route 0.107ns (72.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.078ns (routing 0.507ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.564ns, distribution 0.656ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.078     2.040    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.080 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.107     2.187    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/IC_SYNC_SR_ESTAT_FS2[0]
    SLICE_X82Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.220     1.836    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ESTAT_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.039ns (25.490%)  route 0.114ns (74.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.077ns (routing 0.507ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.564ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.077     2.039    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y70         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.078 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.114     2.192    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/IC_SYNC_SR_BIDLE_FS2
    SLICE_X82Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.218     1.834    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/S_AXI_ACLK
    SLICE_X82Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/BIDLE_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.040ns (25.478%)  route 0.117ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.035ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.073ns (routing 0.507ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.564ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.073     2.035    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.075 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.117     2.192    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X78Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.213     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.507ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.564ns, distribution 0.652ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.074     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X77Y68         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y68         FDSE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.075 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OLSYNCRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d4_reg/Q
                         net (fo=1, routed)           0.120     2.195    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg_0
    SLICE_X77Y68         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.216     1.832    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X77Y68         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ICRSTST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.850ns
    Source Clock Delay      (SCD):    2.053ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.091ns (routing 0.507ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.564ns, distribution 0.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.091     2.053    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y93         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.092 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.116     2.208    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/IC_SYNC_SR_SLEEP_FS2
    SLICE_X87Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.234     1.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/S_AXI_ACLK
    SLICE_X87Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/SLEEP_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.134ns (65.149%)  route 0.072ns (34.851%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.836ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.083ns (routing 0.507ns, distribution 0.576ns)
  Clock Net Delay (Destination): 1.221ns (routing 0.564ns, distribution 0.657ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.083     2.045    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.084 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[2]/Q
                         net (fo=3, routed)           0.027     2.111    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BRPR_I_reg[0]_0[5]
    SLICE_X83Y67         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     2.146 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2[10]_i_3/O
                         net (fo=1, routed)           0.030     2.176    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2_reg[10]
    SLICE_X83Y67         LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.060     2.236 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/E_RD_DATA_I2[10]_i_1/O
                         net (fo=1, routed)           0.015     2.251    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[0]_0[5]
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.221     1.836    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/E_RD_DATA_I2_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out1_can_test_clk_wiz_0_2

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_CRC_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.510ns  (logic 0.080ns (15.700%)  route 0.430ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.962ns (routing 0.917ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.719ns (routing 0.843ns, distribution 0.876ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.962     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_CRC_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y66         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.230 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_CRC_ERROR_I_reg/Q
                         net (fo=2, routed)           0.430     3.660    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/IC_SYNC_ESR_CRCER
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.719     3.444    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y66         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/CRCER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.470ns  (logic 0.080ns (17.004%)  route 0.390ns (82.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.960ns (routing 0.917ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.843ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.960     3.148    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X78Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y70         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.228 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/TXE_IC_ARBLSS_I_reg/Q
                         net (fo=2, routed)           0.390     3.619    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/IC_SYNC_ISR_ARBLST
    SLICE_X79Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.735     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ARBLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.475ns  (logic 0.079ns (16.632%)  route 0.396ns (83.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    3.125ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.937ns (routing 0.917ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.843ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.937     3.125    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X81Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.204 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[3]/Q
                         net (fo=1, routed)           0.396     3.600    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[12]
    SLICE_X81Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.721     3.446    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X81Y65         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.444ns  (logic 0.079ns (17.781%)  route 0.365ns (82.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.966ns (routing 0.917ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.843ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.966     3.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X83Y73         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.233 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_IC_RXOK_I_reg/Q
                         net (fo=2, routed)           0.365     3.599    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/IC_SYNC_ISR_RXOK
    SLICE_X84Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.733     3.458    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/S_AXI_ACLK
    SLICE_X84Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/RXOK_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.463ns  (logic 0.080ns (17.283%)  route 0.383ns (82.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.479ns
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.943ns (routing 0.917ns, distribution 1.026ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.843ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.943     3.131    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X86Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.211 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/Q
                         net (fo=2, routed)           0.383     3.594    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_SYNC_ECR_WEN
    SLICE_X86Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.754     3.479    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X86Y97         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.471ns  (logic 0.077ns (16.348%)  route 0.394ns (83.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.447ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.934ns (routing 0.917ns, distribution 1.017ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.843ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.934     3.122    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y78         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.199 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[4]/Q
                         net (fo=1, routed)           0.394     3.593    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[4]
    SLICE_X79Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.723     3.447    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.843ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X80Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.207 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[6]/Q
                         net (fo=1, routed)           0.369     3.576    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[0]_1[9]
    SLICE_X80Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.729     3.453    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.466ns  (logic 0.079ns (16.953%)  route 0.387ns (83.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.438ns
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.915ns (routing 0.917ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.843ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.915     3.103    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.182 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.387     3.569    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[3]
    SLICE_X82Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.714     3.438    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X82Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.079ns (19.835%)  route 0.319ns (80.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.961ns (routing 0.917ns, distribution 1.044ns)
  Clock Net Delay (Destination): 1.718ns (routing 0.843ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.961     3.149    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.228 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_STUFF_ERROR_I_reg/Q
                         net (fo=2, routed)           0.319     3.548    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/IC_SYNC_ESR_STER
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.718     3.443    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/STER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.391ns  (logic 0.078ns (19.953%)  route 0.313ns (80.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    3.152ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)
  Clock Net Delay (Destination): 1.762ns (routing 0.843ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X88Y94         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.230 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_I_reg[12]/Q
                         net (fo=2, routed)           0.313     3.543    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_SYNC_ECR[0]
    SLICE_X88Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     1.701    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.725 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.762     3.486    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X88Y93         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/errgen.IC_REG_ECR_I_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.829ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.060ns (routing 0.502ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.060     2.027    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.066 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[0]/Q
                         net (fo=1, routed)           0.055     2.121    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[0]
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.829    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.061ns (routing 0.502ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.214ns (routing 0.564ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.061     2.028    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y82         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y82         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.067 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.059     2.126    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[5]
    SLICE_X83Y82         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.214     1.830    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y82         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.040ns (39.338%)  route 0.062ns (60.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.058ns (routing 0.502ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.564ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.058     2.025    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y96         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.065 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/Q
                         net (fo=4, routed)           0.062     2.126    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]
    SLICE_X84Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.204     1.819    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X84Y94         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.822ns
    Source Clock Delay      (SCD):    2.030ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.064ns (routing 0.502ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.206ns (routing 0.564ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.064     2.030    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y83         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y83         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.069 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.058     2.127    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[2]
    SLICE_X83Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.206     1.822    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXMSG_LST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.521%)  route 0.060ns (60.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.071ns (routing 0.502ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.564ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.071     2.037    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X81Y70         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXMSG_LST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.076 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_RXMSG_LST_reg/Q
                         net (fo=2, routed)           0.060     2.136    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/IC_SYNC_ISR_MSGLST
    SLICE_X81Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.210     1.826    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/S_AXI_ACLK
    SLICE_X81Y69         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/MSGLST_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.775%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.073ns (routing 0.502ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.210ns (routing 0.564ns, distribution 0.646ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.073     2.039    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y75         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/Q
                         net (fo=1, routed)           0.060     2.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR[5]
    SLICE_X79Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.210     1.825    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y75         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (40.917%)  route 0.056ns (59.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.076ns (routing 0.502ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.564ns, distribution 0.645ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.076     2.042    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X77Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.081 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/BSP_IC_ACK_ERROR_I_reg/Q
                         net (fo=2, routed)           0.056     2.137    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/IC_SYNC_ESR_ACKER
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.209     1.825    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/S_AXI_ACLK
    SLICE_X78Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ACKER_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.292%)  route 0.063ns (61.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.071ns (routing 0.502ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.218ns (routing 0.564ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.071     2.038    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/CAN_CLK
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/ecrsyncgen.EMU_OL_ECR_WEN_I_reg/Q
                         net (fo=2, routed)           0.063     2.139    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/IC_SYNC_ECR_WEN
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.218     1.834    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/S_AXI_ACLK
    SLICE_X79Y63         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/ECRWEN_2S_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.060ns (routing 0.502ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.217ns (routing 0.564ns, distribution 0.653ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.060     2.027    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.066 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[1]/Q
                         net (fo=1, routed)           0.076     2.142    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[1]
    SLICE_X84Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.217     1.833    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y81         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.819ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.064ns (routing 0.502ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.204ns (routing 0.564ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.064     2.031    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X80Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y80         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.070 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.076     2.146    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR[3]
    SLICE_X80Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.596    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.204     1.819    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X80Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_WGPTR_FS1_cdc_to_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.500ns  (logic 0.836ns (33.444%)  route 1.664ns (66.556%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.834ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.191     4.090    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X82Y64         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.240 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.488     4.728    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp2_out
    SLICE_X81Y63         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     4.885 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8/O
                         net (fo=2, routed)           0.266     5.151    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8_n_0
    SLICE_X81Y63         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.300 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3/O
                         net (fo=1, routed)           0.154     5.454    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3_n_0
    SLICE_X81Y64         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.600 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.050     5.650    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X81Y64         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.726     3.456    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y64         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.455ns  (logic 0.779ns (31.727%)  route 1.676ns (68.273%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.926ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.834ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.968     3.149    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.230 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[8]/Q
                         net (fo=24, routed)          0.263     3.494    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[8]
    SLICE_X87Y89         LUT3 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.096     3.590 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_TRNSMT_EN_FD1_i_7/O
                         net (fo=3, routed)           0.273     3.863    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[1]
    SLICE_X87Y89         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.013 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17/O
                         net (fo=2, routed)           0.181     4.194    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17_n_0
    SLICE_X88Y89         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.246 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_10/O
                         net (fo=2, routed)           0.506     4.752    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/gtOp
    SLICE_X89Y90         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     4.862 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8/O
                         net (fo=2, routed)           0.281     5.143    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8_n_0
    SLICE_X88Y92         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.288 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_4/O
                         net (fo=1, routed)           0.106     5.394    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX0_out
    SLICE_X88Y94         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     5.539 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.066     5.605    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X88Y94         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.745     3.475    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X88Y94         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.445ns  (logic 0.757ns (30.967%)  route 1.688ns (69.033%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.191     4.090    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X82Y64         LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     4.240 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_13/O
                         net (fo=4, routed)           0.486     4.726    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp2_out
    SLICE_X81Y62         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     4.849 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3/O
                         net (fo=6, routed)           0.213     5.062    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_3_n_0
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     5.163 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_4/O
                         net (fo=1, routed)           0.224     5.387    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_4_n_0
    SLICE_X82Y62         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     5.536 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     5.595    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 0.653ns (27.422%)  route 1.728ns (72.578%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.259     4.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X83Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.281 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.220     4.501    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X82Y61         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.650 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.273     4.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.020 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.278 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     5.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 0.653ns (27.422%)  route 1.728ns (72.578%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.259     4.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X83Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.281 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.220     4.501    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X82Y61         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.650 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.273     4.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.020 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.278 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     5.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.381ns  (logic 0.653ns (27.422%)  route 1.728ns (72.578%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.259     4.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X83Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.281 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.220     4.501    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X82Y61         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.650 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.273     4.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.020 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.278 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     5.532    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.653ns (27.596%)  route 1.713ns (72.404%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.969ns (routing 0.926ns, distribution 1.043ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.834ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.969     3.150    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X83Y67         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.231 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[3]/Q
                         net (fo=8, routed)           0.467     3.699    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[3]
    SLICE_X82Y66         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     3.751 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34/O
                         net (fo=1, routed)           0.048     3.799    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_34_n_0
    SLICE_X82Y66         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     3.900 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_23/O
                         net (fo=7, routed)           0.259     4.158    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[2]
    SLICE_X83Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.281 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.220     4.501    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X82Y61         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     4.650 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.273     4.923    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     5.020 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.278 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.238     5.517    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.725     3.455    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.357ns  (logic 0.733ns (31.103%)  route 1.624ns (68.897%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.926ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.834ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.968     3.149    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=9, routed)           0.300     3.530    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[4]
    SLICE_X87Y90         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.162     3.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y91         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.002 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.272     4.273    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y92         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.325 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.163     4.488    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X88Y91         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.640 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.156     4.796    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y90         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.896 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.104    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y89         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.143 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.363     5.506    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.732     3.463    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.312ns  (logic 0.733ns (31.708%)  route 1.579ns (68.292%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.926ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.834ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.968     3.149    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=9, routed)           0.300     3.530    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[4]
    SLICE_X87Y90         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.162     3.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y91         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.002 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.272     4.273    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y92         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.325 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.163     4.488    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X88Y91         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.640 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.156     4.796    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y90         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.896 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.104    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y89         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.143 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.318     5.461    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y90         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.740     3.471    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y90         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.294ns  (logic 0.733ns (31.950%)  route 1.561ns (68.050%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.968ns (routing 0.926ns, distribution 1.042ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.834ns, distribution 0.902ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.968     3.149    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X86Y91         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.229 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_BTR_I_reg[4]/Q
                         net (fo=9, routed)           0.300     3.530    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/IC_REG_BTR[4]
    SLICE_X87Y90         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.158     3.688 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.162     3.850    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X87Y91         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.152     4.002 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.272     4.273    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X88Y92         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052     4.325 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9/O
                         net (fo=2, routed)           0.163     4.488    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_9_n_0
    SLICE_X88Y91         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.640 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_20/O
                         net (fo=2, routed)           0.156     4.796    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp3_out
    SLICE_X90Y90         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     4.896 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.104    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X90Y89         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     5.143 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.301     5.444    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.736     3.467    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X89Y89         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.062ns (routing 0.507ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.208ns (routing 0.559ns, distribution 0.649ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.062     2.025    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X78Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y78         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.064 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.055     2.119    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X78Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.208     1.828    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X78Y78         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.039ns (41.489%)  route 0.055ns (58.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.841ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.065ns (routing 0.507ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.559ns, distribution 0.661ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.065     2.028    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/S_AXI_ACLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.067 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/ic/IC_REG_MSR_LBACK_I2_reg/Q
                         net (fo=1, routed)           0.055     2.122    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/IC_REG_MSR_LBACK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.220     1.841    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.066ns (routing 0.507ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.213ns (routing 0.559ns, distribution 0.654ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.066     2.029    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y79         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y79         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.068 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[2]/Q
                         net (fo=1, routed)           0.061     2.129    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[2]
    SLICE_X79Y79         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.213     1.834    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X79Y79         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.820ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.060ns (routing 0.507ns, distribution 0.553ns)
  Clock Net Delay (Destination): 1.200ns (routing 0.559ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.060     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y96         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.062 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.074     2.136    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[5]
    SLICE_X83Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.200     1.820    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.513%)  route 0.074ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.065ns (routing 0.507ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.065     2.028    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y92         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y92         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.067 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[1]/Q
                         net (fo=1, routed)           0.074     2.141    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[1]
    SLICE_X83Y92         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y92         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.040ns (34.483%)  route 0.076ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.063ns (routing 0.507ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.559ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.063     2.026    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.066 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[4]/Q
                         net (fo=1, routed)           0.076     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[4]
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.195     1.815    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.063ns (routing 0.507ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.559ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.063     2.026    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.065 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[3]/Q
                         net (fo=1, routed)           0.079     2.144    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[3]
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.195     1.815    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X83Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.073ns (routing 0.507ns, distribution 0.566ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.559ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.073     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y80         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.075 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[0]/Q
                         net (fo=1, routed)           0.079     2.154    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[0]
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.198     1.818    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X84Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[0]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.821ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.074ns (routing 0.507ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.559ns, distribution 0.642ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.074     2.037    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/S_AXI_ACLK
    SLICE_X83Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.076 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_reg[3]/Q
                         net (fo=1, routed)           0.079     2.155    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR[3]
    SLICE_X83Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.201     1.821    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/CAN_CLK
    SLICE_X83Y80         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/rxf/RXF_RGPTR_FS1_cdc_to_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.038ns (32.203%)  route 0.080ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.075ns (routing 0.507ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.559ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.075     2.038    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/S_AXI_ACLK
    SLICE_X79Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y77         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.076 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_reg[5]/Q
                         net (fo=1, routed)           0.080     2.156    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR[5]
    SLICE_X78Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.209     1.830    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X78Y77         FDCE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay           527 Endpoints
Min Delay           527 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.059ns  (logic 0.825ns (26.970%)  route 2.234ns (73.030%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.834ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.029     4.238    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X81Y65         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.371 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_TRNSMT_EN_FD1_i_6/O
                         net (fo=3, routed)           0.220     4.591    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[0]
    SLICE_X81Y60         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     4.688 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17/O
                         net (fo=2, routed)           0.221     4.909    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17_n_0
    SLICE_X81Y61         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     5.032 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_10/O
                         net (fo=2, routed)           0.294     5.326    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/gtOp
    SLICE_X81Y63         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     5.422 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8/O
                         net (fo=2, routed)           0.266     5.688    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8_n_0
    SLICE_X81Y63         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     5.837 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3/O
                         net (fo=1, routed)           0.154     5.991    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_3_n_0
    SLICE_X81Y64         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     6.137 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.050     6.187    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X81Y64         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.726     3.456    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y64         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.982ns  (logic 0.769ns (25.788%)  route 2.213ns (74.212%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.148     5.185    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y62         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     5.281 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_5/O
                         net (fo=6, routed)           0.272     5.553    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I11
    SLICE_X82Y61         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     5.678 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_4/O
                         net (fo=1, routed)           0.224     5.902    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_4_n_0
    SLICE_X82Y62         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     6.051 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1/O
                         net (fo=1, routed)           0.059     6.110    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[1]_i_1_n_0
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.695ns (23.821%)  route 2.223ns (76.179%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.105     5.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y61         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.266 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.146     5.412    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.535 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.743    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.793 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     6.046    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.695ns (23.821%)  route 2.223ns (76.179%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.105     5.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y61         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.266 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.146     5.412    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.535 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.743    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.793 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     6.046    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.918ns  (logic 0.695ns (23.821%)  route 2.223ns (76.179%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.834ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.105     5.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y61         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.266 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.146     5.412    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.535 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.743    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.793 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.253     6.046    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.729     3.459    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X82Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.903ns  (logic 0.695ns (23.945%)  route 2.208ns (76.055%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.834ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.105     5.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y61         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.266 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.146     5.412    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.535 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.208     5.743    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     5.793 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_1/O
                         net (fo=4, routed)           0.238     6.031    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.725     3.455    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.810ns  (logic 0.792ns (28.188%)  route 2.018ns (71.812%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    3.105ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.917ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.745ns (routing 0.834ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.917     3.105    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y91         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y91         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.186 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=138, routed)         0.605     3.791    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X87Y89         LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     3.900 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_TRNSMT_EN_FD1_i_7/O
                         net (fo=3, routed)           0.273     4.174    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_I4_in[1]
    SLICE_X87Y89         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     4.324 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17/O
                         net (fo=2, routed)           0.181     4.504    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_17_n_0
    SLICE_X88Y89         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     4.556 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_10/O
                         net (fo=2, routed)           0.506     5.062    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/gtOp
    SLICE_X89Y90         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.172 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8/O
                         net (fo=2, routed)           0.281     5.453    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_8_n_0
    SLICE_X88Y92         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     5.598 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_4/O
                         net (fo=1, routed)           0.106     5.704    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX0_out
    SLICE_X88Y94         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     5.849 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1/O
                         net (fo=1, routed)           0.066     5.915    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_1_n_0
    SLICE_X88Y94         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.745     3.475    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X88Y94         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.786ns  (logic 0.490ns (17.587%)  route 2.296ns (82.413%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.834ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.295     4.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.627 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5/O
                         net (fo=1, routed)           0.088     4.715    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.804 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.044     4.848    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X81Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.899 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.191     5.089    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/E[0]
    SLICE_X81Y71         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.236 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          0.678     5.915    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X82Y76         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.722     3.452    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y76         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[28]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.778ns  (logic 0.786ns (28.292%)  route 1.992ns (71.708%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.834ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.019     4.228    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y66         LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.143     4.371 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_35/O
                         net (fo=4, routed)           0.179     4.550    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_NTQ_I[1]
    SLICE_X83Y64         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.601 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24/O
                         net (fo=6, routed)           0.312     4.913    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_24_n_0
    SLICE_X82Y61         LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124     5.037 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16/O
                         net (fo=3, routed)           0.105     5.143    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_16_n_0
    SLICE_X81Y61         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     5.266 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_i_9/O
                         net (fo=4, routed)           0.146     5.412    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/ltOp
    SLICE_X81Y60         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     5.535 f  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[4]_i_6/O
                         net (fo=5, routed)           0.213     5.748    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I113_out
    SLICE_X83Y62         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.141     5.889 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1/O
                         net (fo=1, routed)           0.018     5.907    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I[2]_i_1_n_0
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.725     3.455    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X83Y62         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_COUNTER_I_reg[2]/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.766ns  (logic 0.490ns (17.716%)  route 2.276ns (82.284%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.940ns (routing 0.917ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.715ns (routing 0.834ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.940     3.128    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.209 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/Q
                         net (fo=172, routed)         1.295     4.505    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/SYNC_TL_RST
    SLICE_X82Y65         LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     4.627 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5/O
                         net (fo=1, routed)           0.088     4.715    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     4.804 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0_i_1/O
                         net (fo=5, routed)           0.044     4.848    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/eqOp5_out
    SLICE_X81Y65         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     4.899 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/BTL_SAMP_EN_INST_0/O
                         net (fo=10, routed)          0.191     5.089    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/E[0]
    SLICE_X81Y71         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     5.236 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlom/RXE_SREG_I[0]_i_1/O
                         net (fo=32, routed)          0.658     5.894    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[0]_0[0]
    SLICE_X82Y78         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.715     3.446    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/CAN_CLK
    SLICE_X82Y78         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/bsp/RXE_SREG_I_reg[30]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.816ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.559ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.064 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1_reg/Q
                         net (fo=1, routed)           0.078     2.142    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS1
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.195     1.816    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.041ns (32.445%)  route 0.085ns (67.555%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.070ns (routing 0.502ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.209ns (routing 0.559ns, distribution 0.650ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.070     2.036    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y70         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1_reg/Q
                         net (fo=4, routed)           0.085     2.162    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS1
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.209     1.830    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X83Y70         FDPE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/SYNC_TL_RST_FS2_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.696%)  route 0.104ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.559ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.104     2.167    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y95         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.192     1.812    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[3]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.696%)  route 0.104ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.559ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.104     2.167    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y95         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.192     1.812    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[4]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.040ns (27.696%)  route 0.104ns (72.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.559ns, distribution 0.633ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.104     2.167    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y95         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.192     1.812    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y95         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[1]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/PRE
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.068%)  route 0.126ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.126     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y96         FDPE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_EMPTY_I_reg/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.068%)  route 0.126ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.126     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y96         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.068%)  route 0.126ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.126     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y96         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_READ_ADDR_reg[6]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.068%)  route 0.126ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.126     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y96         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_RGPTR_reg[5]/C

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.166ns  (logic 0.040ns (24.068%)  route 0.126ns (75.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.057ns (routing 0.502ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.197ns (routing 0.559ns, distribution 0.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.057     2.023    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/CAN_CLK
    SLICE_X84Y93         FDPE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y93         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.063 f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/olsync/OL_FIFO_RST_FS2_reg/Q
                         net (fo=34, routed)          0.126     2.189    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/AR[0]
    SLICE_X84Y96         FDCE                                         f  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.197     1.817    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/CAN_CLK
    SLICE_X84Y96         FDCE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/ol/txfifo/TXF_WGPTR_FS1_cdc_to_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 2.906ns (52.410%)  route 2.639ns (47.590%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 fall edge)
                                                      4.999     4.999 f  
    AL8                                               0.000     4.999 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     5.099    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     5.589 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.639 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     6.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.909 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     6.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.181 f  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=881, routed)         2.395     8.576    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.878    11.454 f  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000    11.454    PMOD0_3
    A21                                                               f  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.217ns  (logic 2.860ns (67.819%)  route 1.357ns (32.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.948ns (routing 0.926ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.948     3.130    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y79         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.209 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=13, routed)          1.357     4.566    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.781     7.347 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     7.347    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.909ns  (logic 2.886ns (73.829%)  route 1.023ns (26.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.964ns (routing 0.926ns, distribution 1.038ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.964     3.146    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y79         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.224 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=34, routed)          1.023     4.247    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.808     7.055 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     7.055    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.777ns  (logic 2.858ns (75.660%)  route 0.919ns (24.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.956ns (routing 0.926ns, distribution 1.030ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.956     3.138    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y85         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.216 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=19, routed)          0.919     4.135    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.780     6.915 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.915    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.733ns  (logic 2.860ns (76.609%)  route 0.873ns (23.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.949ns (routing 0.926ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.949     3.131    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y83         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.210 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           0.873     4.083    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.781     6.864 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     6.864    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.704ns  (logic 2.867ns (77.403%)  route 0.837ns (22.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.949ns (routing 0.926ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.949     3.130    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y83         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.208 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.837     4.045    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.789     6.835 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     6.835    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.663ns  (logic 2.864ns (78.189%)  route 0.799ns (21.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.954ns (routing 0.926ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.954     3.136    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     3.215 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.799     4.014    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.785     6.799 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.799    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.631ns  (logic 2.867ns (78.961%)  route 0.764ns (21.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.954ns (routing 0.926ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.153    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.181 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.954     3.136    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     3.217 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.764     3.981    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.786     6.767 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     6.767    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                            (clock source 'clk_out1_can_test_clk_wiz_0_2'  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            PMOD0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.001ns  (logic 1.551ns (51.676%)  route 1.450ns (48.324%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=881, routed)         1.305     2.268    PMOD0_3_OBUF
    A21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.534     3.801 r  PMOD0_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.801    PMOD0_3
    A21                                                               r  PMOD0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.483ns (80.593%)  route 0.357ns (19.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.077ns (routing 0.507ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.077     2.039    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.079 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[1]/Q
                         net (fo=1, routed)           0.357     2.436    GPIO_LED_1_OBUF
    AF13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.443     3.879 r  GPIO_LED_1_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    GPIO_LED_1
    AF13                                                              r  GPIO_LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.476ns (77.972%)  route 0.417ns (22.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.075ns (routing 0.507ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.075     2.037    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X84Y83         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y83         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.076 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[1]/Q
                         net (fo=2, routed)           0.417     2.493    GPIO_LED_3_OBUF
    AJ14                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.437     3.931 r  GPIO_LED_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.931    GPIO_LED_3
    AJ14                                                              r  GPIO_LED_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.480ns (77.982%)  route 0.418ns (22.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.077ns (routing 0.507ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.077     2.039    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y73         FDSE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.078 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/led_vector_can0_reg[0]/Q
                         net (fo=1, routed)           0.418     2.496    GPIO_LED_0_OBUF
    AG14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.441     3.938 r  GPIO_LED_0_OBUF_inst/O
                         net (fo=0)                   0.000     3.938    GPIO_LED_0
    AG14                                                              r  GPIO_LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.900ns  (logic 1.475ns (77.655%)  route 0.424ns (22.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.079ns (routing 0.507ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.079     2.041    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y85         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.080 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/can_enabled_status_reg/Q
                         net (fo=19, routed)          0.424     2.504    GPIO_LED_5_OBUF
    AH13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.436     3.941 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.941    GPIO_LED_5
    AH13                                                              r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.927ns  (logic 1.484ns (77.027%)  route 0.443ns (22.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.077ns (routing 0.507ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.077     2.040    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/m00_axi_aclk
    SLICE_X85Y83         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y83         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.079 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M01_AXI_inst/led_vector_can1_reg[0]/Q
                         net (fo=2, routed)           0.443     2.521    GPIO_LED_2_OBUF
    AE13                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.445     3.966 r  GPIO_LED_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    GPIO_LED_2
    AE13                                                              r  GPIO_LED_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_7
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.988ns  (logic 1.502ns (75.580%)  route 0.485ns (24.420%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.083ns (routing 0.507ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.083     2.045    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X85Y79         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y79         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.083 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/can_enabled_status_reg/Q
                         net (fo=34, routed)          0.485     2.568    GPIO_LED_7_OBUF
    AL12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.464     4.033 r  GPIO_LED_7_OBUF_inst/O
                         net (fo=0)                   0.000     4.033    GPIO_LED_7
    AL12                                                              r  GPIO_LED_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_can_test_clk_wiz_0_2  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            GPIO_LED_4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.476ns (67.728%)  route 0.703ns (32.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.074ns (routing 0.507ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.946    can_test_i/clk_wiz_0/inst/clk_out1_can_test_clk_wiz_0_2
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.963 r  can_test_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=881, routed)         1.074     2.036    can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X84Y79         FDRE                                         r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.075 r  can_test_i/Gateway_Logik_0/U0/Gateway_Logik_v1_0_M00_AXI_inst/frame_received_led_reg/Q
                         net (fo=13, routed)          0.703     2.778    GPIO_LED_4_OBUF
    AJ15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.437     4.216 r  GPIO_LED_4_OBUF_inst/O
                         net (fo=0)                   0.000     4.216    GPIO_LED_4
    AJ15                                                              r  GPIO_LED_4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_can_test_clk_wiz_0_2
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.516ns  (logic 2.898ns (52.535%)  route 2.618ns (47.465%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 fall edge)
                                                     20.831    20.831 f  
    AL8                                               0.000    20.831 f  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100    20.931    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489    21.421 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    21.471    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    21.471 f  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    21.868    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127    21.741 f  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251    21.992    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    22.020 f  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         2.367    24.387    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.870    27.256 f  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000    27.256    PMOD0_5
    C21                                                               f  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.241ns  (logic 3.078ns (58.722%)  route 2.163ns (41.278%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.961ns (routing 0.917ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.961     3.149    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X80Y68         FDRE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y68         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.230 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.302     3.533    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X82Y69         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.658 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.861     5.519    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.872     8.390 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.390    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 3.056ns (61.539%)  route 1.910ns (38.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.964ns (routing 0.917ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.589 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.639    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.639 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.036    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.909 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.160    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.188 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.964     3.152    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_CLK
    SLICE_X87Y96         FDRE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.232 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=8, routed)           0.251     3.483    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2_0
    SLICE_X88Y96         LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.606 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           1.659     5.265    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.853     8.118 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.118    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_out2_can_test_clk_wiz_0_2'  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            PMOD0_5
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.542ns (51.693%)  route 1.441ns (48.307%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=456, routed)         1.292     2.259    PMOD0_5_OBUF
    C21                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.525     3.783 r  PMOD0_5_OBUF_inst/O
                         net (fo=0)                   0.000     3.783    PMOD0_5
    C21                                                               r  PMOD0_5 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 1.586ns (64.272%)  route 0.882ns (35.728%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.083ns (routing 0.502ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.083     2.049    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X88Y94         FDSE                                         r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.087 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.056     2.143    can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X88Y96         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     2.183 r  can_test_i/can_1/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.826     3.009    can_phy_tx_1_OBUF
    D20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.508     4.517 r  can_phy_tx_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.517    can_phy_tx_1
    D20                                                               r  can_phy_tx_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Destination:            can_phy_tx_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.627ns (60.873%)  route 1.046ns (39.127%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.072ns (routing 0.502ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.328 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.368    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.571    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.801 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.950    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.967 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.072     2.038    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_CLK
    SLICE_X81Y64         FDSE                                         r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.077 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/btl/CAN_PHY_TX_reg/Q
                         net (fo=3, routed)           0.123     2.200    can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/SM_REG_I_reg[0]
    SLICE_X82Y69         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     2.261 r  can_test_i/can_0/U0/core_options.cantop_i/CANCORE_LOGIC_I/tl/tlsync/LBACK_2C_CDC_TO/CAN_PHY_TX_INST_0/O
                         net (fo=1, routed)           0.923     3.184    can_phy_tx_0_OBUF
    A20                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.527     4.711 r  can_phy_tx_0_OBUF_inst/O
                         net (fo=0)                   0.000     4.711    can_phy_tx_0
    A20                                                               r  can_phy_tx_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_can_test_clk_wiz_0_2

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.316ns (40.207%)  route 1.957ns (59.793%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.717ns (routing 0.834ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.316     1.316 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.316    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.316 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.957     3.273    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X83Y71         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.717     3.448    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X83Y71         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.870ns  (logic 1.301ns (45.330%)  route 1.569ns (54.670%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.740ns (routing 0.834ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     1.301 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.301    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.301 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.569     2.870    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X86Y103        FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.079     0.079    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.473 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.513    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.513 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.857    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.487 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.707    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.731 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.740     3.471    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X86Y103        FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 can_phy_rx_1
                            (input port)
  Destination:            can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.877ns (52.908%)  route 0.781ns (47.092%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.220ns (routing 0.559ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E20                                               0.000     0.000 r  can_phy_rx_1 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_1_IBUF_inst/I
    E20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.877     0.877 r  can_phy_rx_1_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.877    can_phy_rx_1_IBUF_inst/OUT
    E20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.877 r  can_phy_rx_1_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.781     1.658    can_test_i/input_register_can_1/U0/can_phy_rx
    SLICE_X86Y103        FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.220     1.840    can_test_i/input_register_can_1/U0/can_clk
    SLICE_X86Y103        FDRE                                         r  can_test_i/input_register_can_1/U0/rx_sync_0_reg/C

Slack:                    inf
  Source:                 can_phy_rx_0
                            (input port)
  Destination:            can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_can_test_clk_wiz_0_2  {rise@0.000ns fall@20.831ns period=41.662ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.892ns (47.634%)  route 0.981ns (52.366%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.205ns (routing 0.559ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B20                                               0.000     0.000 r  can_phy_rx_0 (IN)
                         net (fo=0)                   0.000     0.000    can_phy_rx_0_IBUF_inst/I
    B20                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.892     0.892 r  can_phy_rx_0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.892    can_phy_rx_0_IBUF_inst/OUT
    B20                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.892 r  can_phy_rx_0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.981     1.873    can_test_i/input_register_can_0/U0/can_phy_rx
    SLICE_X83Y71         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_can_test_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.100     0.100    can_test_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.446 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.496    can_test_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  can_test_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.726    can_test_i/clk_wiz_0/inst/clk_in1_can_test_clk_wiz_0_2
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.431 r  can_test_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.601    can_test_i/clk_wiz_0/inst/clk_out2_can_test_clk_wiz_0_2
    BUFGCE_X0Y11         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.620 r  can_test_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=456, routed)         1.205     1.825    can_test_i/input_register_can_0/U0/can_clk
    SLICE_X83Y71         FDRE                                         r  can_test_i/input_register_can_0/U0/rx_sync_0_reg/C





