==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90462 ; free virtual = 176149
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90458 ; free virtual = 176145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90466 ; free virtual = 176154
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90467 ; free virtual = 176154
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90437 ; free virtual = 176124
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90444 ; free virtual = 176131
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:12) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.362ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:12) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:17) [145]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:16) [146]  (0.475 ns)
	'store' operation ('saved_16_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_16' [287]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.8 seconds; current allocated memory: 111.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 112.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90090 ; free virtual = 175943
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90090 ; free virtual = 175943
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90091 ; free virtual = 175944
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90085 ; free virtual = 175938
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90068 ; free virtual = 175921
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90062 ; free virtual = 175918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:12) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.362ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:12) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:17) [145]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:16) [146]  (0.475 ns)
	'store' operation ('saved_26_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_26' [257]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.18 seconds; current allocated memory: 111.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 112.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90047 ; free virtual = 175912
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90046 ; free virtual = 175911
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90047 ; free virtual = 175912
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90047 ; free virtual = 175911
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90026 ; free virtual = 175891
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90022 ; free virtual = 175887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:12) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.362ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:12) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:17) [145]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:16) [146]  (0.475 ns)
	'store' operation ('saved_28_write_ln18', Mem/.settings/mem.c:18) of variable 'temp1', Mem/.settings/mem.c:16 on static variable 'saved_28' [251]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.02 seconds; current allocated memory: 111.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 112.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90394 ; free virtual = 175877
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90395 ; free virtual = 175877
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90394 ; free virtual = 175877
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90396 ; free virtual = 175879
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90381 ; free virtual = 175863
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90374 ; free virtual = 175857
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('add_ln21', Mem/.settings/mem.c:21) [159]  (1.39 ns)
	'store' operation ('saved_61_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_61' [165]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.1 seconds; current allocated memory: 111.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 112.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91006 ; free virtual = 175832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91007 ; free virtual = 175832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91005 ; free virtual = 175831
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90999 ; free virtual = 175825
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90988 ; free virtual = 175814
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90985 ; free virtual = 175811
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('add_ln21', Mem/.settings/mem.c:21) [159]  (1.39 ns)
	'store' operation ('saved_14_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_14' [306]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.53 seconds; current allocated memory: 111.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 112.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90943 ; free virtual = 175770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90943 ; free virtual = 175771
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90940 ; free virtual = 175767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90940 ; free virtual = 175767
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90927 ; free virtual = 175753
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90924 ; free virtual = 175750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('add_ln21', Mem/.settings/mem.c:21) [159]  (1.39 ns)
	'store' operation ('saved_13_write_ln21', Mem/.settings/mem.c:21) of variable 'add_ln21', Mem/.settings/mem.c:21 on static variable 'saved_13' [309]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.69 seconds; current allocated memory: 111.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 112.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90717 ; free virtual = 175655
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90713 ; free virtual = 175651
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90738 ; free virtual = 175672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90748 ; free virtual = 175673
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90727 ; free virtual = 175657
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90722 ; free virtual = 175653
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln22', Mem/.settings/mem.c:22) of variable 'temp1', Mem/.settings/mem.c:13 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:11) [143]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [144]  (1.39 ns)
	'store' operation ('saved_0_write_ln22', Mem/.settings/mem.c:22) of variable 'temp1', Mem/.settings/mem.c:13 on static variable 'saved_0' [346]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 111.104 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 112.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89564 ; free virtual = 175575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89564 ; free virtual = 175575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89564 ; free virtual = 175576
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89564 ; free virtual = 175576
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89540 ; free virtual = 175552
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89543 ; free virtual = 175555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('phi_ln', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [146]  (1.39 ns)
	'store' operation ('saved_38_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_38' [234]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.44 seconds; current allocated memory: 111.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 112.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89563 ; free virtual = 175575
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89563 ; free virtual = 175575
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89559 ; free virtual = 175571
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89559 ; free virtual = 175571
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89543 ; free virtual = 175556
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89529 ; free virtual = 175541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1' on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (5.191ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('phi_ln', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [146]  (1.39 ns)
	'icmp' operation ('icmp_ln13', Mem/.settings/mem.c:13) [148]  (1.12 ns)
	multiplexor before 'phi' operation ('temp1') with incoming values : ('temp1', Mem/.settings/mem.c:11) ('tempOutVal_load', Mem/.settings/mem.c:13) [155]  (1.18 ns)
	'phi' operation ('temp1') with incoming values : ('temp1', Mem/.settings/mem.c:11) ('tempOutVal_load', Mem/.settings/mem.c:13) [155]  (0 ns)
	'store' operation ('saved_56_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1' on static variable 'saved_56' [181]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.79 seconds; current allocated memory: 111.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 112.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89546 ; free virtual = 175559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89546 ; free virtual = 175559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89547 ; free virtual = 175559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89547 ; free virtual = 175559
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89531 ; free virtual = 175543
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 89527 ; free virtual = 175540
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('phi_ln', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [146]  (1.39 ns)
	'store' operation ('saved_45_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_45' [213]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12 seconds; current allocated memory: 111.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 112.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91037 ; free virtual = 175047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91037 ; free virtual = 175047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91038 ; free virtual = 175048
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91038 ; free virtual = 175048
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91022 ; free virtual = 175031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91018 ; free virtual = 175027
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:11) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('phi_ln', Mem/.settings/mem.c:11) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [146]  (1.39 ns)
	'store' operation ('saved_2_write_ln20', Mem/.settings/mem.c:20) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_2' [342]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.48 seconds; current allocated memory: 111.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 112.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91010 ; free virtual = 175020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91011 ; free virtual = 175021
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91012 ; free virtual = 175022
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 91012 ; free virtual = 175022
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90995 ; free virtual = 175005
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90991 ; free virtual = 175001
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln21', Mem/.settings/mem.c:21) of variable 'temp1', Mem/.settings/mem.c:12 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:12) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (2.887ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('phi_ln', Mem/.settings/mem.c:12) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [146]  (1.39 ns)
	'store' operation ('saved_4_write_ln21', Mem/.settings/mem.c:21) of variable 'temp1', Mem/.settings/mem.c:12 on static variable 'saved_4' [336]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.68 seconds; current allocated memory: 111.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 112.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
WARNING: [HLS 200-40] In file included from Mem/.settings/mem.c:1:
Mem/.settings/mem.c:17:8: warning: & has lower precedence than >=; >= will be evaluated first [-Wparentheses]
 if(re & temp1 >= tempOutVal){
       ^~~~~~~~~~~~~~~~~~~~~
Mem/.settings/mem.c:17:8: note: place parentheses around the >= expression to silence this warning
 if(re & temp1 >= tempOutVal){
       ^
         (                  )
Mem/.settings/mem.c:17:8: note: place parentheses around the & expression to evaluate it first
 if(re & temp1 >= tempOutVal){
       ^
    (         )
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90838 ; free virtual = 174613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90836 ; free virtual = 174610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90852 ; free virtual = 174626
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90852 ; free virtual = 174626
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90836 ; free virtual = 174610
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90832 ; free virtual = 174606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.13ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:11) with incoming values : ('saved_62_load', Mem/.settings/mem.c:11) ('saved_61_load', Mem/.settings/mem.c:11) ('saved_60_load', Mem/.settings/mem.c:11) ('saved_59_load', Mem/.settings/mem.c:11) ('saved_58_load', Mem/.settings/mem.c:11) ('saved_57_load', Mem/.settings/mem.c:11) ('saved_56_load', Mem/.settings/mem.c:11) ('saved_55_load', Mem/.settings/mem.c:11) ('saved_54_load', Mem/.settings/mem.c:11) ('saved_53_load', Mem/.settings/mem.c:11) ('saved_52_load', Mem/.settings/mem.c:11) ('saved_51_load', Mem/.settings/mem.c:11) ('saved_50_load', Mem/.settings/mem.c:11) ('saved_49_load', Mem/.settings/mem.c:11) ('saved_48_load', Mem/.settings/mem.c:11) ('saved_47_load', Mem/.settings/mem.c:11) ('saved_46_load', Mem/.settings/mem.c:11) ('saved_45_load', Mem/.settings/mem.c:11) ('saved_44_load', Mem/.settings/mem.c:11) ('saved_43_load', Mem/.settings/mem.c:11) ('saved_42_load', Mem/.settings/mem.c:11) ('saved_41_load', Mem/.settings/mem.c:11) ('saved_40_load', Mem/.settings/mem.c:11) ('saved_39_load', Mem/.settings/mem.c:11) ('saved_38_load', Mem/.settings/mem.c:11) ('saved_37_load', Mem/.settings/mem.c:11) ('saved_36_load', Mem/.settings/mem.c:11) ('saved_35_load', Mem/.settings/mem.c:11) ('saved_34_load', Mem/.settings/mem.c:11) ('saved_33_load', Mem/.settings/mem.c:11) ('saved_32_load', Mem/.settings/mem.c:11) ('saved_31_load', Mem/.settings/mem.c:11) ('saved_30_load', Mem/.settings/mem.c:11) ('saved_29_load', Mem/.settings/mem.c:11) ('saved_28_load', Mem/.settings/mem.c:11) ('saved_27_load', Mem/.settings/mem.c:11) ('saved_26_load', Mem/.settings/mem.c:11) ('saved_25_load', Mem/.settings/mem.c:11) ('saved_24_load', Mem/.settings/mem.c:11) ('saved_23_load', Mem/.settings/mem.c:11) ('saved_22_load', Mem/.settings/mem.c:11) ('saved_21_load', Mem/.settings/mem.c:11) ('saved_20_load', Mem/.settings/mem.c:11) ('saved_19_load', Mem/.settings/mem.c:11) ('saved_18_load', Mem/.settings/mem.c:11) ('saved_17_load', Mem/.settings/mem.c:11) ('saved_16_load', Mem/.settings/mem.c:11) ('saved_15_load', Mem/.settings/mem.c:11) ('saved_14_load', Mem/.settings/mem.c:11) ('saved_13_load', Mem/.settings/mem.c:11) ('saved_12_load', Mem/.settings/mem.c:11) ('saved_11_load', Mem/.settings/mem.c:11) ('saved_10_load', Mem/.settings/mem.c:11) ('saved_9_load', Mem/.settings/mem.c:11) ('saved_8_load', Mem/.settings/mem.c:11) ('saved_7_load', Mem/.settings/mem.c:11) ('saved_6_load', Mem/.settings/mem.c:11) ('saved_5_load', Mem/.settings/mem.c:11) ('saved_4_load', Mem/.settings/mem.c:11) ('saved_3_load', Mem/.settings/mem.c:11) ('saved_2_load', Mem/.settings/mem.c:11) ('saved_1_load', Mem/.settings/mem.c:11) ('saved_0_load', Mem/.settings/mem.c:11) ('saved_63_load', Mem/.settings/mem.c:11) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln17', Mem/.settings/mem.c:17) [472]  (1.12 ns)
	'xor' operation ('xor_ln17', Mem/.settings/mem.c:17) [473]  (0 ns)
	'and' operation ('and_ln17', Mem/.settings/mem.c:17) [474]  (0.616 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90856 ; free virtual = 174630
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90857 ; free virtual = 174631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90857 ; free virtual = 174631
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90857 ; free virtual = 174631
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90841 ; free virtual = 174615
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90835 ; free virtual = 174609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.13ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:11) with incoming values : ('saved_62_load', Mem/.settings/mem.c:11) ('saved_61_load', Mem/.settings/mem.c:11) ('saved_60_load', Mem/.settings/mem.c:11) ('saved_59_load', Mem/.settings/mem.c:11) ('saved_58_load', Mem/.settings/mem.c:11) ('saved_57_load', Mem/.settings/mem.c:11) ('saved_56_load', Mem/.settings/mem.c:11) ('saved_55_load', Mem/.settings/mem.c:11) ('saved_54_load', Mem/.settings/mem.c:11) ('saved_53_load', Mem/.settings/mem.c:11) ('saved_52_load', Mem/.settings/mem.c:11) ('saved_51_load', Mem/.settings/mem.c:11) ('saved_50_load', Mem/.settings/mem.c:11) ('saved_49_load', Mem/.settings/mem.c:11) ('saved_48_load', Mem/.settings/mem.c:11) ('saved_47_load', Mem/.settings/mem.c:11) ('saved_46_load', Mem/.settings/mem.c:11) ('saved_45_load', Mem/.settings/mem.c:11) ('saved_44_load', Mem/.settings/mem.c:11) ('saved_43_load', Mem/.settings/mem.c:11) ('saved_42_load', Mem/.settings/mem.c:11) ('saved_41_load', Mem/.settings/mem.c:11) ('saved_40_load', Mem/.settings/mem.c:11) ('saved_39_load', Mem/.settings/mem.c:11) ('saved_38_load', Mem/.settings/mem.c:11) ('saved_37_load', Mem/.settings/mem.c:11) ('saved_36_load', Mem/.settings/mem.c:11) ('saved_35_load', Mem/.settings/mem.c:11) ('saved_34_load', Mem/.settings/mem.c:11) ('saved_33_load', Mem/.settings/mem.c:11) ('saved_32_load', Mem/.settings/mem.c:11) ('saved_31_load', Mem/.settings/mem.c:11) ('saved_30_load', Mem/.settings/mem.c:11) ('saved_29_load', Mem/.settings/mem.c:11) ('saved_28_load', Mem/.settings/mem.c:11) ('saved_27_load', Mem/.settings/mem.c:11) ('saved_26_load', Mem/.settings/mem.c:11) ('saved_25_load', Mem/.settings/mem.c:11) ('saved_24_load', Mem/.settings/mem.c:11) ('saved_23_load', Mem/.settings/mem.c:11) ('saved_22_load', Mem/.settings/mem.c:11) ('saved_21_load', Mem/.settings/mem.c:11) ('saved_20_load', Mem/.settings/mem.c:11) ('saved_19_load', Mem/.settings/mem.c:11) ('saved_18_load', Mem/.settings/mem.c:11) ('saved_17_load', Mem/.settings/mem.c:11) ('saved_16_load', Mem/.settings/mem.c:11) ('saved_15_load', Mem/.settings/mem.c:11) ('saved_14_load', Mem/.settings/mem.c:11) ('saved_13_load', Mem/.settings/mem.c:11) ('saved_12_load', Mem/.settings/mem.c:11) ('saved_11_load', Mem/.settings/mem.c:11) ('saved_10_load', Mem/.settings/mem.c:11) ('saved_9_load', Mem/.settings/mem.c:11) ('saved_8_load', Mem/.settings/mem.c:11) ('saved_7_load', Mem/.settings/mem.c:11) ('saved_6_load', Mem/.settings/mem.c:11) ('saved_5_load', Mem/.settings/mem.c:11) ('saved_4_load', Mem/.settings/mem.c:11) ('saved_3_load', Mem/.settings/mem.c:11) ('saved_2_load', Mem/.settings/mem.c:11) ('saved_1_load', Mem/.settings/mem.c:11) ('saved_0_load', Mem/.settings/mem.c:11) ('saved_63_load', Mem/.settings/mem.c:11) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln17', Mem/.settings/mem.c:17) [472]  (1.12 ns)
	'xor' operation ('xor_ln17', Mem/.settings/mem.c:17) [473]  (0 ns)
	'and' operation ('and_ln17', Mem/.settings/mem.c:17) [474]  (0.616 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90818 ; free virtual = 174592
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90818 ; free virtual = 174592
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90817 ; free virtual = 174592
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90817 ; free virtual = 174592
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90802 ; free virtual = 174576
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90799 ; free virtual = 174573
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.13ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [472]  (1.12 ns)
	'xor' operation ('xor_ln18', Mem/.settings/mem.c:18) [473]  (0 ns)
	'and' operation ('and_ln18', Mem/.settings/mem.c:18) [474]  (0.616 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90790 ; free virtual = 174565
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90790 ; free virtual = 174565
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90787 ; free virtual = 174562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90785 ; free virtual = 174559
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90795 ; free virtual = 174569
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90791 ; free virtual = 174565
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.862ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'load' operation ('saved_62_load', Mem/.settings/mem.c:12) on static variable 'saved_62' [82]  (0 ns)
	multiplexor before 'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (2.35 ns)
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [472]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90790 ; free virtual = 174564
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90790 ; free virtual = 174564
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90790 ; free virtual = 174565
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90777 ; free virtual = 174551
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90773 ; free virtual = 174548
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90770 ; free virtual = 174544
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.862ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'load' operation ('saved_62_load', Mem/.settings/mem.c:12) on static variable 'saved_62' [82]  (0 ns)
	multiplexor before 'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (2.35 ns)
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [472]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90531 ; free virtual = 174313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90531 ; free virtual = 174313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90530 ; free virtual = 174313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90530 ; free virtual = 174313
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90515 ; free virtual = 174297
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90510 ; free virtual = 174292
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.13ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [276]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [472]  (1.12 ns)
	'xor' operation ('xor_ln18', Mem/.settings/mem.c:18) [473]  (0 ns)
	'and' operation ('and_ln18', Mem/.settings/mem.c:18) [474]  (0.616 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90431 ; free virtual = 174214
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90431 ; free virtual = 174214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90431 ; free virtual = 174214
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90430 ; free virtual = 174213
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90414 ; free virtual = 174196
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90411 ; free virtual = 174193
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln19', Mem/.settings/mem.c:19) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90438 ; free virtual = 174221
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90439 ; free virtual = 174222
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90438 ; free virtual = 174220
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90438 ; free virtual = 174220
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90422 ; free virtual = 174205
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90419 ; free virtual = 174202
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln19', Mem/.settings/mem.c:19) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90432 ; free virtual = 174215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90432 ; free virtual = 174214
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90434 ; free virtual = 174216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90434 ; free virtual = 174216
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90418 ; free virtual = 174200
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 90415 ; free virtual = 174197
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:11) with incoming values : ('saved_62_load', Mem/.settings/mem.c:11) ('saved_61_load', Mem/.settings/mem.c:11) ('saved_60_load', Mem/.settings/mem.c:11) ('saved_59_load', Mem/.settings/mem.c:11) ('saved_58_load', Mem/.settings/mem.c:11) ('saved_57_load', Mem/.settings/mem.c:11) ('saved_56_load', Mem/.settings/mem.c:11) ('saved_55_load', Mem/.settings/mem.c:11) ('saved_54_load', Mem/.settings/mem.c:11) ('saved_53_load', Mem/.settings/mem.c:11) ('saved_52_load', Mem/.settings/mem.c:11) ('saved_51_load', Mem/.settings/mem.c:11) ('saved_50_load', Mem/.settings/mem.c:11) ('saved_49_load', Mem/.settings/mem.c:11) ('saved_48_load', Mem/.settings/mem.c:11) ('saved_47_load', Mem/.settings/mem.c:11) ('saved_46_load', Mem/.settings/mem.c:11) ('saved_45_load', Mem/.settings/mem.c:11) ('saved_44_load', Mem/.settings/mem.c:11) ('saved_43_load', Mem/.settings/mem.c:11) ('saved_42_load', Mem/.settings/mem.c:11) ('saved_41_load', Mem/.settings/mem.c:11) ('saved_40_load', Mem/.settings/mem.c:11) ('saved_39_load', Mem/.settings/mem.c:11) ('saved_38_load', Mem/.settings/mem.c:11) ('saved_37_load', Mem/.settings/mem.c:11) ('saved_36_load', Mem/.settings/mem.c:11) ('saved_35_load', Mem/.settings/mem.c:11) ('saved_34_load', Mem/.settings/mem.c:11) ('saved_33_load', Mem/.settings/mem.c:11) ('saved_32_load', Mem/.settings/mem.c:11) ('saved_31_load', Mem/.settings/mem.c:11) ('saved_30_load', Mem/.settings/mem.c:11) ('saved_29_load', Mem/.settings/mem.c:11) ('saved_28_load', Mem/.settings/mem.c:11) ('saved_27_load', Mem/.settings/mem.c:11) ('saved_26_load', Mem/.settings/mem.c:11) ('saved_25_load', Mem/.settings/mem.c:11) ('saved_24_load', Mem/.settings/mem.c:11) ('saved_23_load', Mem/.settings/mem.c:11) ('saved_22_load', Mem/.settings/mem.c:11) ('saved_21_load', Mem/.settings/mem.c:11) ('saved_20_load', Mem/.settings/mem.c:11) ('saved_19_load', Mem/.settings/mem.c:11) ('saved_18_load', Mem/.settings/mem.c:11) ('saved_17_load', Mem/.settings/mem.c:11) ('saved_16_load', Mem/.settings/mem.c:11) ('saved_15_load', Mem/.settings/mem.c:11) ('saved_14_load', Mem/.settings/mem.c:11) ('saved_13_load', Mem/.settings/mem.c:11) ('saved_12_load', Mem/.settings/mem.c:11) ('saved_11_load', Mem/.settings/mem.c:11) ('saved_10_load', Mem/.settings/mem.c:11) ('saved_9_load', Mem/.settings/mem.c:11) ('saved_8_load', Mem/.settings/mem.c:11) ('saved_7_load', Mem/.settings/mem.c:11) ('saved_6_load', Mem/.settings/mem.c:11) ('saved_5_load', Mem/.settings/mem.c:11) ('saved_4_load', Mem/.settings/mem.c:11) ('saved_3_load', Mem/.settings/mem.c:11) ('saved_2_load', Mem/.settings/mem.c:11) ('saved_1_load', Mem/.settings/mem.c:11) ('saved_0_load', Mem/.settings/mem.c:11) ('saved_63_load', Mem/.settings/mem.c:11) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93211 ; free virtual = 176988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93211 ; free virtual = 176988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93205 ; free virtual = 176982
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93214 ; free virtual = 176991
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93199 ; free virtual = 176976
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93195 ; free virtual = 176973
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:11) with incoming values : ('saved_62_load', Mem/.settings/mem.c:11) ('saved_61_load', Mem/.settings/mem.c:11) ('saved_60_load', Mem/.settings/mem.c:11) ('saved_59_load', Mem/.settings/mem.c:11) ('saved_58_load', Mem/.settings/mem.c:11) ('saved_57_load', Mem/.settings/mem.c:11) ('saved_56_load', Mem/.settings/mem.c:11) ('saved_55_load', Mem/.settings/mem.c:11) ('saved_54_load', Mem/.settings/mem.c:11) ('saved_53_load', Mem/.settings/mem.c:11) ('saved_52_load', Mem/.settings/mem.c:11) ('saved_51_load', Mem/.settings/mem.c:11) ('saved_50_load', Mem/.settings/mem.c:11) ('saved_49_load', Mem/.settings/mem.c:11) ('saved_48_load', Mem/.settings/mem.c:11) ('saved_47_load', Mem/.settings/mem.c:11) ('saved_46_load', Mem/.settings/mem.c:11) ('saved_45_load', Mem/.settings/mem.c:11) ('saved_44_load', Mem/.settings/mem.c:11) ('saved_43_load', Mem/.settings/mem.c:11) ('saved_42_load', Mem/.settings/mem.c:11) ('saved_41_load', Mem/.settings/mem.c:11) ('saved_40_load', Mem/.settings/mem.c:11) ('saved_39_load', Mem/.settings/mem.c:11) ('saved_38_load', Mem/.settings/mem.c:11) ('saved_37_load', Mem/.settings/mem.c:11) ('saved_36_load', Mem/.settings/mem.c:11) ('saved_35_load', Mem/.settings/mem.c:11) ('saved_34_load', Mem/.settings/mem.c:11) ('saved_33_load', Mem/.settings/mem.c:11) ('saved_32_load', Mem/.settings/mem.c:11) ('saved_31_load', Mem/.settings/mem.c:11) ('saved_30_load', Mem/.settings/mem.c:11) ('saved_29_load', Mem/.settings/mem.c:11) ('saved_28_load', Mem/.settings/mem.c:11) ('saved_27_load', Mem/.settings/mem.c:11) ('saved_26_load', Mem/.settings/mem.c:11) ('saved_25_load', Mem/.settings/mem.c:11) ('saved_24_load', Mem/.settings/mem.c:11) ('saved_23_load', Mem/.settings/mem.c:11) ('saved_22_load', Mem/.settings/mem.c:11) ('saved_21_load', Mem/.settings/mem.c:11) ('saved_20_load', Mem/.settings/mem.c:11) ('saved_19_load', Mem/.settings/mem.c:11) ('saved_18_load', Mem/.settings/mem.c:11) ('saved_17_load', Mem/.settings/mem.c:11) ('saved_16_load', Mem/.settings/mem.c:11) ('saved_15_load', Mem/.settings/mem.c:11) ('saved_14_load', Mem/.settings/mem.c:11) ('saved_13_load', Mem/.settings/mem.c:11) ('saved_12_load', Mem/.settings/mem.c:11) ('saved_11_load', Mem/.settings/mem.c:11) ('saved_10_load', Mem/.settings/mem.c:11) ('saved_9_load', Mem/.settings/mem.c:11) ('saved_8_load', Mem/.settings/mem.c:11) ('saved_7_load', Mem/.settings/mem.c:11) ('saved_6_load', Mem/.settings/mem.c:11) ('saved_5_load', Mem/.settings/mem.c:11) ('saved_4_load', Mem/.settings/mem.c:11) ('saved_3_load', Mem/.settings/mem.c:11) ('saved_2_load', Mem/.settings/mem.c:11) ('saved_1_load', Mem/.settings/mem.c:11) ('saved_0_load', Mem/.settings/mem.c:11) ('saved_63_load', Mem/.settings/mem.c:11) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93070 ; free virtual = 176849
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93070 ; free virtual = 176849
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93070 ; free virtual = 176849
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93070 ; free virtual = 176849
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:11:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93054 ; free virtual = 176833
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93051 ; free virtual = 176830
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:11) with incoming values : ('saved_62_load', Mem/.settings/mem.c:11) ('saved_61_load', Mem/.settings/mem.c:11) ('saved_60_load', Mem/.settings/mem.c:11) ('saved_59_load', Mem/.settings/mem.c:11) ('saved_58_load', Mem/.settings/mem.c:11) ('saved_57_load', Mem/.settings/mem.c:11) ('saved_56_load', Mem/.settings/mem.c:11) ('saved_55_load', Mem/.settings/mem.c:11) ('saved_54_load', Mem/.settings/mem.c:11) ('saved_53_load', Mem/.settings/mem.c:11) ('saved_52_load', Mem/.settings/mem.c:11) ('saved_51_load', Mem/.settings/mem.c:11) ('saved_50_load', Mem/.settings/mem.c:11) ('saved_49_load', Mem/.settings/mem.c:11) ('saved_48_load', Mem/.settings/mem.c:11) ('saved_47_load', Mem/.settings/mem.c:11) ('saved_46_load', Mem/.settings/mem.c:11) ('saved_45_load', Mem/.settings/mem.c:11) ('saved_44_load', Mem/.settings/mem.c:11) ('saved_43_load', Mem/.settings/mem.c:11) ('saved_42_load', Mem/.settings/mem.c:11) ('saved_41_load', Mem/.settings/mem.c:11) ('saved_40_load', Mem/.settings/mem.c:11) ('saved_39_load', Mem/.settings/mem.c:11) ('saved_38_load', Mem/.settings/mem.c:11) ('saved_37_load', Mem/.settings/mem.c:11) ('saved_36_load', Mem/.settings/mem.c:11) ('saved_35_load', Mem/.settings/mem.c:11) ('saved_34_load', Mem/.settings/mem.c:11) ('saved_33_load', Mem/.settings/mem.c:11) ('saved_32_load', Mem/.settings/mem.c:11) ('saved_31_load', Mem/.settings/mem.c:11) ('saved_30_load', Mem/.settings/mem.c:11) ('saved_29_load', Mem/.settings/mem.c:11) ('saved_28_load', Mem/.settings/mem.c:11) ('saved_27_load', Mem/.settings/mem.c:11) ('saved_26_load', Mem/.settings/mem.c:11) ('saved_25_load', Mem/.settings/mem.c:11) ('saved_24_load', Mem/.settings/mem.c:11) ('saved_23_load', Mem/.settings/mem.c:11) ('saved_22_load', Mem/.settings/mem.c:11) ('saved_21_load', Mem/.settings/mem.c:11) ('saved_20_load', Mem/.settings/mem.c:11) ('saved_19_load', Mem/.settings/mem.c:11) ('saved_18_load', Mem/.settings/mem.c:11) ('saved_17_load', Mem/.settings/mem.c:11) ('saved_16_load', Mem/.settings/mem.c:11) ('saved_15_load', Mem/.settings/mem.c:11) ('saved_14_load', Mem/.settings/mem.c:11) ('saved_13_load', Mem/.settings/mem.c:11) ('saved_12_load', Mem/.settings/mem.c:11) ('saved_11_load', Mem/.settings/mem.c:11) ('saved_10_load', Mem/.settings/mem.c:11) ('saved_9_load', Mem/.settings/mem.c:11) ('saved_8_load', Mem/.settings/mem.c:11) ('saved_7_load', Mem/.settings/mem.c:11) ('saved_6_load', Mem/.settings/mem.c:11) ('saved_5_load', Mem/.settings/mem.c:11) ('saved_4_load', Mem/.settings/mem.c:11) ('saved_3_load', Mem/.settings/mem.c:11) ('saved_2_load', Mem/.settings/mem.c:11) ('saved_1_load', Mem/.settings/mem.c:11) ('saved_0_load', Mem/.settings/mem.c:11) ('saved_63_load', Mem/.settings/mem.c:11) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:13) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93074 ; free virtual = 176853
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93074 ; free virtual = 176853
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93067 ; free virtual = 176846
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93074 ; free virtual = 176853
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93058 ; free virtual = 176837
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93056 ; free virtual = 176835
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln19', Mem/.settings/mem.c:19) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93054 ; free virtual = 176833
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93054 ; free virtual = 176833
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93053 ; free virtual = 176832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93053 ; free virtual = 176832
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93037 ; free virtual = 176816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 879.234 ; gain = 192.004 ; free physical = 93034 ; free virtual = 176813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln19', Mem/.settings/mem.c:19) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79702 ; free virtual = 173425
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79703 ; free virtual = 173426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79695 ; free virtual = 173418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79694 ; free virtual = 173417
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79673 ; free virtual = 173396
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79671 ; free virtual = 173394
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:14) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln19', Mem/.settings/mem.c:19) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79939 ; free virtual = 173350
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79939 ; free virtual = 173350
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79940 ; free virtual = 173351
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79936 ; free virtual = 173348
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:9:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79923 ; free virtual = 173335
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79922 ; free virtual = 173334
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:9) with incoming values : ('saved_62_load', Mem/.settings/mem.c:9) ('saved_61_load', Mem/.settings/mem.c:9) ('saved_60_load', Mem/.settings/mem.c:9) ('saved_59_load', Mem/.settings/mem.c:9) ('saved_58_load', Mem/.settings/mem.c:9) ('saved_57_load', Mem/.settings/mem.c:9) ('saved_56_load', Mem/.settings/mem.c:9) ('saved_55_load', Mem/.settings/mem.c:9) ('saved_54_load', Mem/.settings/mem.c:9) ('saved_53_load', Mem/.settings/mem.c:9) ('saved_52_load', Mem/.settings/mem.c:9) ('saved_51_load', Mem/.settings/mem.c:9) ('saved_50_load', Mem/.settings/mem.c:9) ('saved_49_load', Mem/.settings/mem.c:9) ('saved_48_load', Mem/.settings/mem.c:9) ('saved_47_load', Mem/.settings/mem.c:9) ('saved_46_load', Mem/.settings/mem.c:9) ('saved_45_load', Mem/.settings/mem.c:9) ('saved_44_load', Mem/.settings/mem.c:9) ('saved_43_load', Mem/.settings/mem.c:9) ('saved_42_load', Mem/.settings/mem.c:9) ('saved_41_load', Mem/.settings/mem.c:9) ('saved_40_load', Mem/.settings/mem.c:9) ('saved_39_load', Mem/.settings/mem.c:9) ('saved_38_load', Mem/.settings/mem.c:9) ('saved_37_load', Mem/.settings/mem.c:9) ('saved_36_load', Mem/.settings/mem.c:9) ('saved_35_load', Mem/.settings/mem.c:9) ('saved_34_load', Mem/.settings/mem.c:9) ('saved_33_load', Mem/.settings/mem.c:9) ('saved_32_load', Mem/.settings/mem.c:9) ('saved_31_load', Mem/.settings/mem.c:9) ('saved_30_load', Mem/.settings/mem.c:9) ('saved_29_load', Mem/.settings/mem.c:9) ('saved_28_load', Mem/.settings/mem.c:9) ('saved_27_load', Mem/.settings/mem.c:9) ('saved_26_load', Mem/.settings/mem.c:9) ('saved_25_load', Mem/.settings/mem.c:9) ('saved_24_load', Mem/.settings/mem.c:9) ('saved_23_load', Mem/.settings/mem.c:9) ('saved_22_load', Mem/.settings/mem.c:9) ('saved_21_load', Mem/.settings/mem.c:9) ('saved_20_load', Mem/.settings/mem.c:9) ('saved_19_load', Mem/.settings/mem.c:9) ('saved_18_load', Mem/.settings/mem.c:9) ('saved_17_load', Mem/.settings/mem.c:9) ('saved_16_load', Mem/.settings/mem.c:9) ('saved_15_load', Mem/.settings/mem.c:9) ('saved_14_load', Mem/.settings/mem.c:9) ('saved_13_load', Mem/.settings/mem.c:9) ('saved_12_load', Mem/.settings/mem.c:9) ('saved_11_load', Mem/.settings/mem.c:9) ('saved_10_load', Mem/.settings/mem.c:9) ('saved_9_load', Mem/.settings/mem.c:9) ('saved_8_load', Mem/.settings/mem.c:9) ('saved_7_load', Mem/.settings/mem.c:9) ('saved_6_load', Mem/.settings/mem.c:9) ('saved_5_load', Mem/.settings/mem.c:9) ('saved_4_load', Mem/.settings/mem.c:9) ('saved_3_load', Mem/.settings/mem.c:9) ('saved_2_load', Mem/.settings/mem.c:9) ('saved_1_load', Mem/.settings/mem.c:9) ('saved_0_load', Mem/.settings/mem.c:9) ('saved_63_load', Mem/.settings/mem.c:9) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln16', Mem/.settings/mem.c:16) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79921 ; free virtual = 173334
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79921 ; free virtual = 173334
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79926 ; free virtual = 173339
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79927 ; free virtual = 173340
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:9:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79910 ; free virtual = 173323
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 79908 ; free virtual = 173321
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:9) with incoming values : ('saved_62_load', Mem/.settings/mem.c:9) ('saved_61_load', Mem/.settings/mem.c:9) ('saved_60_load', Mem/.settings/mem.c:9) ('saved_59_load', Mem/.settings/mem.c:9) ('saved_58_load', Mem/.settings/mem.c:9) ('saved_57_load', Mem/.settings/mem.c:9) ('saved_56_load', Mem/.settings/mem.c:9) ('saved_55_load', Mem/.settings/mem.c:9) ('saved_54_load', Mem/.settings/mem.c:9) ('saved_53_load', Mem/.settings/mem.c:9) ('saved_52_load', Mem/.settings/mem.c:9) ('saved_51_load', Mem/.settings/mem.c:9) ('saved_50_load', Mem/.settings/mem.c:9) ('saved_49_load', Mem/.settings/mem.c:9) ('saved_48_load', Mem/.settings/mem.c:9) ('saved_47_load', Mem/.settings/mem.c:9) ('saved_46_load', Mem/.settings/mem.c:9) ('saved_45_load', Mem/.settings/mem.c:9) ('saved_44_load', Mem/.settings/mem.c:9) ('saved_43_load', Mem/.settings/mem.c:9) ('saved_42_load', Mem/.settings/mem.c:9) ('saved_41_load', Mem/.settings/mem.c:9) ('saved_40_load', Mem/.settings/mem.c:9) ('saved_39_load', Mem/.settings/mem.c:9) ('saved_38_load', Mem/.settings/mem.c:9) ('saved_37_load', Mem/.settings/mem.c:9) ('saved_36_load', Mem/.settings/mem.c:9) ('saved_35_load', Mem/.settings/mem.c:9) ('saved_34_load', Mem/.settings/mem.c:9) ('saved_33_load', Mem/.settings/mem.c:9) ('saved_32_load', Mem/.settings/mem.c:9) ('saved_31_load', Mem/.settings/mem.c:9) ('saved_30_load', Mem/.settings/mem.c:9) ('saved_29_load', Mem/.settings/mem.c:9) ('saved_28_load', Mem/.settings/mem.c:9) ('saved_27_load', Mem/.settings/mem.c:9) ('saved_26_load', Mem/.settings/mem.c:9) ('saved_25_load', Mem/.settings/mem.c:9) ('saved_24_load', Mem/.settings/mem.c:9) ('saved_23_load', Mem/.settings/mem.c:9) ('saved_22_load', Mem/.settings/mem.c:9) ('saved_21_load', Mem/.settings/mem.c:9) ('saved_20_load', Mem/.settings/mem.c:9) ('saved_19_load', Mem/.settings/mem.c:9) ('saved_18_load', Mem/.settings/mem.c:9) ('saved_17_load', Mem/.settings/mem.c:9) ('saved_16_load', Mem/.settings/mem.c:9) ('saved_15_load', Mem/.settings/mem.c:9) ('saved_14_load', Mem/.settings/mem.c:9) ('saved_13_load', Mem/.settings/mem.c:9) ('saved_12_load', Mem/.settings/mem.c:9) ('saved_11_load', Mem/.settings/mem.c:9) ('saved_10_load', Mem/.settings/mem.c:9) ('saved_9_load', Mem/.settings/mem.c:9) ('saved_8_load', Mem/.settings/mem.c:9) ('saved_7_load', Mem/.settings/mem.c:9) ('saved_6_load', Mem/.settings/mem.c:9) ('saved_5_load', Mem/.settings/mem.c:9) ('saved_4_load', Mem/.settings/mem.c:9) ('saved_3_load', Mem/.settings/mem.c:9) ('saved_2_load', Mem/.settings/mem.c:9) ('saved_1_load', Mem/.settings/mem.c:9) ('saved_0_load', Mem/.settings/mem.c:9) ('saved_63_load', Mem/.settings/mem.c:9) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [275]  (1.39 ns)
	'icmp' operation ('icmp_ln16', Mem/.settings/mem.c:16) [473]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 77826 ; free virtual = 171430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 77814 ; free virtual = 171418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78664 ; free virtual = 172251
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78635 ; free virtual = 172227
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:7:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79033 ; free virtual = 172625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79118 ; free virtual = 172701
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.989ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:7) with incoming values : ('saved_62_load', Mem/.settings/mem.c:7) ('saved_61_load', Mem/.settings/mem.c:7) ('saved_60_load', Mem/.settings/mem.c:7) ('saved_59_load', Mem/.settings/mem.c:7) ('saved_58_load', Mem/.settings/mem.c:7) ('saved_57_load', Mem/.settings/mem.c:7) ('saved_56_load', Mem/.settings/mem.c:7) ('saved_55_load', Mem/.settings/mem.c:7) ('saved_54_load', Mem/.settings/mem.c:7) ('saved_53_load', Mem/.settings/mem.c:7) ('saved_52_load', Mem/.settings/mem.c:7) ('saved_51_load', Mem/.settings/mem.c:7) ('saved_50_load', Mem/.settings/mem.c:7) ('saved_49_load', Mem/.settings/mem.c:7) ('saved_48_load', Mem/.settings/mem.c:7) ('saved_47_load', Mem/.settings/mem.c:7) ('saved_46_load', Mem/.settings/mem.c:7) ('saved_45_load', Mem/.settings/mem.c:7) ('saved_44_load', Mem/.settings/mem.c:7) ('saved_43_load', Mem/.settings/mem.c:7) ('saved_42_load', Mem/.settings/mem.c:7) ('saved_41_load', Mem/.settings/mem.c:7) ('saved_40_load', Mem/.settings/mem.c:7) ('saved_39_load', Mem/.settings/mem.c:7) ('saved_38_load', Mem/.settings/mem.c:7) ('saved_37_load', Mem/.settings/mem.c:7) ('saved_36_load', Mem/.settings/mem.c:7) ('saved_35_load', Mem/.settings/mem.c:7) ('saved_34_load', Mem/.settings/mem.c:7) ('saved_33_load', Mem/.settings/mem.c:7) ('saved_32_load', Mem/.settings/mem.c:7) ('saved_31_load', Mem/.settings/mem.c:7) ('saved_30_load', Mem/.settings/mem.c:7) ('saved_29_load', Mem/.settings/mem.c:7) ('saved_28_load', Mem/.settings/mem.c:7) ('saved_27_load', Mem/.settings/mem.c:7) ('saved_26_load', Mem/.settings/mem.c:7) ('saved_25_load', Mem/.settings/mem.c:7) ('saved_24_load', Mem/.settings/mem.c:7) ('saved_23_load', Mem/.settings/mem.c:7) ('saved_22_load', Mem/.settings/mem.c:7) ('saved_21_load', Mem/.settings/mem.c:7) ('saved_20_load', Mem/.settings/mem.c:7) ('saved_19_load', Mem/.settings/mem.c:7) ('saved_18_load', Mem/.settings/mem.c:7) ('saved_17_load', Mem/.settings/mem.c:7) ('saved_16_load', Mem/.settings/mem.c:7) ('saved_15_load', Mem/.settings/mem.c:7) ('saved_14_load', Mem/.settings/mem.c:7) ('saved_13_load', Mem/.settings/mem.c:7) ('saved_12_load', Mem/.settings/mem.c:7) ('saved_11_load', Mem/.settings/mem.c:7) ('saved_10_load', Mem/.settings/mem.c:7) ('saved_9_load', Mem/.settings/mem.c:7) ('saved_8_load', Mem/.settings/mem.c:7) ('saved_7_load', Mem/.settings/mem.c:7) ('saved_6_load', Mem/.settings/mem.c:7) ('saved_5_load', Mem/.settings/mem.c:7) ('saved_4_load', Mem/.settings/mem.c:7) ('saved_3_load', Mem/.settings/mem.c:7) ('saved_2_load', Mem/.settings/mem.c:7) ('saved_1_load', Mem/.settings/mem.c:7) ('saved_0_load', Mem/.settings/mem.c:7) ('saved_63_load', Mem/.settings/mem.c:7) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [275]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:10) [276]  (0.475 ns)
	'icmp' operation ('icmp_ln17', Mem/.settings/mem.c:17) [472]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78728 ; free virtual = 172462
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78728 ; free virtual = 172462
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78727 ; free virtual = 172461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78728 ; free virtual = 172462
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:7:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78711 ; free virtual = 172445
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78708 ; free virtual = 172442
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
WARNING: [SCHED 204-68] The II Violation in module 'mem' (Function: mem): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('saved_0_write_ln12', Mem/.settings/mem.c:12) of variable 'temp1', Mem/.settings/mem.c:10 on static variable 'saved_0' and 'load' operation ('saved_0_load', Mem/.settings/mem.c:7) on static variable 'saved_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (3.362ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'mux' operation ('temp1', Mem/.settings/mem.c:7) [144]  (1.49 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [145]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:10) [146]  (0.475 ns)
	'store' operation ('saved_34_write_ln12', Mem/.settings/mem.c:12) of variable 'temp1', Mem/.settings/mem.c:10 on static variable 'saved_34' [233]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.64 seconds; current allocated memory: 111.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 112.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78706 ; free virtual = 172440
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78706 ; free virtual = 172440
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78706 ; free virtual = 172440
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78706 ; free virtual = 172440
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:7:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78686 ; free virtual = 172419
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78685 ; free virtual = 172419
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.989ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:7) with incoming values : ('saved_62_load', Mem/.settings/mem.c:7) ('saved_61_load', Mem/.settings/mem.c:7) ('saved_60_load', Mem/.settings/mem.c:7) ('saved_59_load', Mem/.settings/mem.c:7) ('saved_58_load', Mem/.settings/mem.c:7) ('saved_57_load', Mem/.settings/mem.c:7) ('saved_56_load', Mem/.settings/mem.c:7) ('saved_55_load', Mem/.settings/mem.c:7) ('saved_54_load', Mem/.settings/mem.c:7) ('saved_53_load', Mem/.settings/mem.c:7) ('saved_52_load', Mem/.settings/mem.c:7) ('saved_51_load', Mem/.settings/mem.c:7) ('saved_50_load', Mem/.settings/mem.c:7) ('saved_49_load', Mem/.settings/mem.c:7) ('saved_48_load', Mem/.settings/mem.c:7) ('saved_47_load', Mem/.settings/mem.c:7) ('saved_46_load', Mem/.settings/mem.c:7) ('saved_45_load', Mem/.settings/mem.c:7) ('saved_44_load', Mem/.settings/mem.c:7) ('saved_43_load', Mem/.settings/mem.c:7) ('saved_42_load', Mem/.settings/mem.c:7) ('saved_41_load', Mem/.settings/mem.c:7) ('saved_40_load', Mem/.settings/mem.c:7) ('saved_39_load', Mem/.settings/mem.c:7) ('saved_38_load', Mem/.settings/mem.c:7) ('saved_37_load', Mem/.settings/mem.c:7) ('saved_36_load', Mem/.settings/mem.c:7) ('saved_35_load', Mem/.settings/mem.c:7) ('saved_34_load', Mem/.settings/mem.c:7) ('saved_33_load', Mem/.settings/mem.c:7) ('saved_32_load', Mem/.settings/mem.c:7) ('saved_31_load', Mem/.settings/mem.c:7) ('saved_30_load', Mem/.settings/mem.c:7) ('saved_29_load', Mem/.settings/mem.c:7) ('saved_28_load', Mem/.settings/mem.c:7) ('saved_27_load', Mem/.settings/mem.c:7) ('saved_26_load', Mem/.settings/mem.c:7) ('saved_25_load', Mem/.settings/mem.c:7) ('saved_24_load', Mem/.settings/mem.c:7) ('saved_23_load', Mem/.settings/mem.c:7) ('saved_22_load', Mem/.settings/mem.c:7) ('saved_21_load', Mem/.settings/mem.c:7) ('saved_20_load', Mem/.settings/mem.c:7) ('saved_19_load', Mem/.settings/mem.c:7) ('saved_18_load', Mem/.settings/mem.c:7) ('saved_17_load', Mem/.settings/mem.c:7) ('saved_16_load', Mem/.settings/mem.c:7) ('saved_15_load', Mem/.settings/mem.c:7) ('saved_14_load', Mem/.settings/mem.c:7) ('saved_13_load', Mem/.settings/mem.c:7) ('saved_12_load', Mem/.settings/mem.c:7) ('saved_11_load', Mem/.settings/mem.c:7) ('saved_10_load', Mem/.settings/mem.c:7) ('saved_9_load', Mem/.settings/mem.c:7) ('saved_8_load', Mem/.settings/mem.c:7) ('saved_7_load', Mem/.settings/mem.c:7) ('saved_6_load', Mem/.settings/mem.c:7) ('saved_5_load', Mem/.settings/mem.c:7) ('saved_4_load', Mem/.settings/mem.c:7) ('saved_3_load', Mem/.settings/mem.c:7) ('saved_2_load', Mem/.settings/mem.c:7) ('saved_1_load', Mem/.settings/mem.c:7) ('saved_0_load', Mem/.settings/mem.c:7) ('saved_63_load', Mem/.settings/mem.c:7) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [275]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:10) [276]  (0.475 ns)
	'icmp' operation ('icmp_ln17', Mem/.settings/mem.c:17) [472]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78703 ; free virtual = 172437
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78703 ; free virtual = 172437
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78703 ; free virtual = 172437
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78703 ; free virtual = 172437
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:7:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78686 ; free virtual = 172420
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78676 ; free virtual = 172410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (5.337ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'load' operation ('saved_62_load', Mem/.settings/mem.c:7) on static variable 'saved_62' [81]  (0 ns)
	multiplexor before 'phi' operation ('temp1', Mem/.settings/mem.c:7) with incoming values : ('saved_62_load', Mem/.settings/mem.c:7) ('saved_61_load', Mem/.settings/mem.c:7) ('saved_60_load', Mem/.settings/mem.c:7) ('saved_59_load', Mem/.settings/mem.c:7) ('saved_58_load', Mem/.settings/mem.c:7) ('saved_57_load', Mem/.settings/mem.c:7) ('saved_56_load', Mem/.settings/mem.c:7) ('saved_55_load', Mem/.settings/mem.c:7) ('saved_54_load', Mem/.settings/mem.c:7) ('saved_53_load', Mem/.settings/mem.c:7) ('saved_52_load', Mem/.settings/mem.c:7) ('saved_51_load', Mem/.settings/mem.c:7) ('saved_50_load', Mem/.settings/mem.c:7) ('saved_49_load', Mem/.settings/mem.c:7) ('saved_48_load', Mem/.settings/mem.c:7) ('saved_47_load', Mem/.settings/mem.c:7) ('saved_46_load', Mem/.settings/mem.c:7) ('saved_45_load', Mem/.settings/mem.c:7) ('saved_44_load', Mem/.settings/mem.c:7) ('saved_43_load', Mem/.settings/mem.c:7) ('saved_42_load', Mem/.settings/mem.c:7) ('saved_41_load', Mem/.settings/mem.c:7) ('saved_40_load', Mem/.settings/mem.c:7) ('saved_39_load', Mem/.settings/mem.c:7) ('saved_38_load', Mem/.settings/mem.c:7) ('saved_37_load', Mem/.settings/mem.c:7) ('saved_36_load', Mem/.settings/mem.c:7) ('saved_35_load', Mem/.settings/mem.c:7) ('saved_34_load', Mem/.settings/mem.c:7) ('saved_33_load', Mem/.settings/mem.c:7) ('saved_32_load', Mem/.settings/mem.c:7) ('saved_31_load', Mem/.settings/mem.c:7) ('saved_30_load', Mem/.settings/mem.c:7) ('saved_29_load', Mem/.settings/mem.c:7) ('saved_28_load', Mem/.settings/mem.c:7) ('saved_27_load', Mem/.settings/mem.c:7) ('saved_26_load', Mem/.settings/mem.c:7) ('saved_25_load', Mem/.settings/mem.c:7) ('saved_24_load', Mem/.settings/mem.c:7) ('saved_23_load', Mem/.settings/mem.c:7) ('saved_22_load', Mem/.settings/mem.c:7) ('saved_21_load', Mem/.settings/mem.c:7) ('saved_20_load', Mem/.settings/mem.c:7) ('saved_19_load', Mem/.settings/mem.c:7) ('saved_18_load', Mem/.settings/mem.c:7) ('saved_17_load', Mem/.settings/mem.c:7) ('saved_16_load', Mem/.settings/mem.c:7) ('saved_15_load', Mem/.settings/mem.c:7) ('saved_14_load', Mem/.settings/mem.c:7) ('saved_13_load', Mem/.settings/mem.c:7) ('saved_12_load', Mem/.settings/mem.c:7) ('saved_11_load', Mem/.settings/mem.c:7) ('saved_10_load', Mem/.settings/mem.c:7) ('saved_9_load', Mem/.settings/mem.c:7) ('saved_8_load', Mem/.settings/mem.c:7) ('saved_7_load', Mem/.settings/mem.c:7) ('saved_6_load', Mem/.settings/mem.c:7) ('saved_5_load', Mem/.settings/mem.c:7) ('saved_4_load', Mem/.settings/mem.c:7) ('saved_3_load', Mem/.settings/mem.c:7) ('saved_2_load', Mem/.settings/mem.c:7) ('saved_1_load', Mem/.settings/mem.c:7) ('saved_0_load', Mem/.settings/mem.c:7) ('saved_63_load', Mem/.settings/mem.c:7) [273]  (2.35 ns)
	'phi' operation ('temp1', Mem/.settings/mem.c:7) with incoming values : ('saved_62_load', Mem/.settings/mem.c:7) ('saved_61_load', Mem/.settings/mem.c:7) ('saved_60_load', Mem/.settings/mem.c:7) ('saved_59_load', Mem/.settings/mem.c:7) ('saved_58_load', Mem/.settings/mem.c:7) ('saved_57_load', Mem/.settings/mem.c:7) ('saved_56_load', Mem/.settings/mem.c:7) ('saved_55_load', Mem/.settings/mem.c:7) ('saved_54_load', Mem/.settings/mem.c:7) ('saved_53_load', Mem/.settings/mem.c:7) ('saved_52_load', Mem/.settings/mem.c:7) ('saved_51_load', Mem/.settings/mem.c:7) ('saved_50_load', Mem/.settings/mem.c:7) ('saved_49_load', Mem/.settings/mem.c:7) ('saved_48_load', Mem/.settings/mem.c:7) ('saved_47_load', Mem/.settings/mem.c:7) ('saved_46_load', Mem/.settings/mem.c:7) ('saved_45_load', Mem/.settings/mem.c:7) ('saved_44_load', Mem/.settings/mem.c:7) ('saved_43_load', Mem/.settings/mem.c:7) ('saved_42_load', Mem/.settings/mem.c:7) ('saved_41_load', Mem/.settings/mem.c:7) ('saved_40_load', Mem/.settings/mem.c:7) ('saved_39_load', Mem/.settings/mem.c:7) ('saved_38_load', Mem/.settings/mem.c:7) ('saved_37_load', Mem/.settings/mem.c:7) ('saved_36_load', Mem/.settings/mem.c:7) ('saved_35_load', Mem/.settings/mem.c:7) ('saved_34_load', Mem/.settings/mem.c:7) ('saved_33_load', Mem/.settings/mem.c:7) ('saved_32_load', Mem/.settings/mem.c:7) ('saved_31_load', Mem/.settings/mem.c:7) ('saved_30_load', Mem/.settings/mem.c:7) ('saved_29_load', Mem/.settings/mem.c:7) ('saved_28_load', Mem/.settings/mem.c:7) ('saved_27_load', Mem/.settings/mem.c:7) ('saved_26_load', Mem/.settings/mem.c:7) ('saved_25_load', Mem/.settings/mem.c:7) ('saved_24_load', Mem/.settings/mem.c:7) ('saved_23_load', Mem/.settings/mem.c:7) ('saved_22_load', Mem/.settings/mem.c:7) ('saved_21_load', Mem/.settings/mem.c:7) ('saved_20_load', Mem/.settings/mem.c:7) ('saved_19_load', Mem/.settings/mem.c:7) ('saved_18_load', Mem/.settings/mem.c:7) ('saved_17_load', Mem/.settings/mem.c:7) ('saved_16_load', Mem/.settings/mem.c:7) ('saved_15_load', Mem/.settings/mem.c:7) ('saved_14_load', Mem/.settings/mem.c:7) ('saved_13_load', Mem/.settings/mem.c:7) ('saved_12_load', Mem/.settings/mem.c:7) ('saved_11_load', Mem/.settings/mem.c:7) ('saved_10_load', Mem/.settings/mem.c:7) ('saved_9_load', Mem/.settings/mem.c:7) ('saved_8_load', Mem/.settings/mem.c:7) ('saved_7_load', Mem/.settings/mem.c:7) ('saved_6_load', Mem/.settings/mem.c:7) ('saved_5_load', Mem/.settings/mem.c:7) ('saved_4_load', Mem/.settings/mem.c:7) ('saved_3_load', Mem/.settings/mem.c:7) ('saved_2_load', Mem/.settings/mem.c:7) ('saved_1_load', Mem/.settings/mem.c:7) ('saved_0_load', Mem/.settings/mem.c:7) ('saved_63_load', Mem/.settings/mem.c:7) [273]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [274]  (1.39 ns)
	'select' operation ('temp1', Mem/.settings/mem.c:10) [275]  (0.475 ns)
	'icmp' operation ('icmp_ln17', Mem/.settings/mem.c:17) [471]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78704 ; free virtual = 172438
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78704 ; free virtual = 172438
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78704 ; free virtual = 172438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78706 ; free virtual = 172440
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:7:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78686 ; free virtual = 172420
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78682 ; free virtual = 172416
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.576ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:7) with incoming values : ('saved_62_load', Mem/.settings/mem.c:7) ('saved_61_load', Mem/.settings/mem.c:7) ('saved_60_load', Mem/.settings/mem.c:7) ('saved_59_load', Mem/.settings/mem.c:7) ('saved_58_load', Mem/.settings/mem.c:7) ('saved_57_load', Mem/.settings/mem.c:7) ('saved_56_load', Mem/.settings/mem.c:7) ('saved_55_load', Mem/.settings/mem.c:7) ('saved_54_load', Mem/.settings/mem.c:7) ('saved_53_load', Mem/.settings/mem.c:7) ('saved_52_load', Mem/.settings/mem.c:7) ('saved_51_load', Mem/.settings/mem.c:7) ('saved_50_load', Mem/.settings/mem.c:7) ('saved_49_load', Mem/.settings/mem.c:7) ('saved_48_load', Mem/.settings/mem.c:7) ('saved_47_load', Mem/.settings/mem.c:7) ('saved_46_load', Mem/.settings/mem.c:7) ('saved_45_load', Mem/.settings/mem.c:7) ('saved_44_load', Mem/.settings/mem.c:7) ('saved_43_load', Mem/.settings/mem.c:7) ('saved_42_load', Mem/.settings/mem.c:7) ('saved_41_load', Mem/.settings/mem.c:7) ('saved_40_load', Mem/.settings/mem.c:7) ('saved_39_load', Mem/.settings/mem.c:7) ('saved_38_load', Mem/.settings/mem.c:7) ('saved_37_load', Mem/.settings/mem.c:7) ('saved_36_load', Mem/.settings/mem.c:7) ('saved_35_load', Mem/.settings/mem.c:7) ('saved_34_load', Mem/.settings/mem.c:7) ('saved_33_load', Mem/.settings/mem.c:7) ('saved_32_load', Mem/.settings/mem.c:7) ('saved_31_load', Mem/.settings/mem.c:7) ('saved_30_load', Mem/.settings/mem.c:7) ('saved_29_load', Mem/.settings/mem.c:7) ('saved_28_load', Mem/.settings/mem.c:7) ('saved_27_load', Mem/.settings/mem.c:7) ('saved_26_load', Mem/.settings/mem.c:7) ('saved_25_load', Mem/.settings/mem.c:7) ('saved_24_load', Mem/.settings/mem.c:7) ('saved_23_load', Mem/.settings/mem.c:7) ('saved_22_load', Mem/.settings/mem.c:7) ('saved_21_load', Mem/.settings/mem.c:7) ('saved_20_load', Mem/.settings/mem.c:7) ('saved_19_load', Mem/.settings/mem.c:7) ('saved_18_load', Mem/.settings/mem.c:7) ('saved_17_load', Mem/.settings/mem.c:7) ('saved_16_load', Mem/.settings/mem.c:7) ('saved_15_load', Mem/.settings/mem.c:7) ('saved_14_load', Mem/.settings/mem.c:7) ('saved_13_load', Mem/.settings/mem.c:7) ('saved_12_load', Mem/.settings/mem.c:7) ('saved_11_load', Mem/.settings/mem.c:7) ('saved_10_load', Mem/.settings/mem.c:7) ('saved_9_load', Mem/.settings/mem.c:7) ('saved_8_load', Mem/.settings/mem.c:7) ('saved_7_load', Mem/.settings/mem.c:7) ('saved_6_load', Mem/.settings/mem.c:7) ('saved_5_load', Mem/.settings/mem.c:7) ('saved_4_load', Mem/.settings/mem.c:7) ('saved_3_load', Mem/.settings/mem.c:7) ('saved_2_load', Mem/.settings/mem.c:7) ('saved_1_load', Mem/.settings/mem.c:7) ('saved_0_load', Mem/.settings/mem.c:7) ('saved_63_load', Mem/.settings/mem.c:7) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:11) [480]  (1.39 ns)
	'store' operation ('saved_63_write_ln12', Mem/.settings/mem.c:12) of variable 'temp1', Mem/.settings/mem.c:11 on static variable 'saved_63' [672]  (1.18 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78516 ; free virtual = 172222
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78515 ; free virtual = 172221
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78444 ; free virtual = 172154
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78367 ; free virtual = 172077
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78412 ; free virtual = 172122
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78386 ; free virtual = 172097
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.576ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [480]  (1.39 ns)
	'store' operation ('saved_62_write_ln13', Mem/.settings/mem.c:13) of variable 'temp1', Mem/.settings/mem.c:12 on static variable 'saved_62' [483]  (1.18 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78638 ; free virtual = 172368
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78627 ; free virtual = 172358
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78643 ; free virtual = 172374
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78644 ; free virtual = 172374
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78627 ; free virtual = 172358
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78624 ; free virtual = 172355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.82 seconds; current allocated memory: 113.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 115.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'tempOutVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tempOutAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78645 ; free virtual = 172376
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78645 ; free virtual = 172376
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78645 ; free virtual = 172376
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78646 ; free virtual = 172377
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:12:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78628 ; free virtual = 172359
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78619 ; free virtual = 172350
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('phi_ln12', Mem/.settings/mem.c:12) with incoming values : ('saved_62_load', Mem/.settings/mem.c:12) ('saved_61_load', Mem/.settings/mem.c:12) ('saved_60_load', Mem/.settings/mem.c:12) ('saved_59_load', Mem/.settings/mem.c:12) ('saved_58_load', Mem/.settings/mem.c:12) ('saved_57_load', Mem/.settings/mem.c:12) ('saved_56_load', Mem/.settings/mem.c:12) ('saved_55_load', Mem/.settings/mem.c:12) ('saved_54_load', Mem/.settings/mem.c:12) ('saved_53_load', Mem/.settings/mem.c:12) ('saved_52_load', Mem/.settings/mem.c:12) ('saved_51_load', Mem/.settings/mem.c:12) ('saved_50_load', Mem/.settings/mem.c:12) ('saved_49_load', Mem/.settings/mem.c:12) ('saved_48_load', Mem/.settings/mem.c:12) ('saved_47_load', Mem/.settings/mem.c:12) ('saved_46_load', Mem/.settings/mem.c:12) ('saved_45_load', Mem/.settings/mem.c:12) ('saved_44_load', Mem/.settings/mem.c:12) ('saved_43_load', Mem/.settings/mem.c:12) ('saved_42_load', Mem/.settings/mem.c:12) ('saved_41_load', Mem/.settings/mem.c:12) ('saved_40_load', Mem/.settings/mem.c:12) ('saved_39_load', Mem/.settings/mem.c:12) ('saved_38_load', Mem/.settings/mem.c:12) ('saved_37_load', Mem/.settings/mem.c:12) ('saved_36_load', Mem/.settings/mem.c:12) ('saved_35_load', Mem/.settings/mem.c:12) ('saved_34_load', Mem/.settings/mem.c:12) ('saved_33_load', Mem/.settings/mem.c:12) ('saved_32_load', Mem/.settings/mem.c:12) ('saved_31_load', Mem/.settings/mem.c:12) ('saved_30_load', Mem/.settings/mem.c:12) ('saved_29_load', Mem/.settings/mem.c:12) ('saved_28_load', Mem/.settings/mem.c:12) ('saved_27_load', Mem/.settings/mem.c:12) ('saved_26_load', Mem/.settings/mem.c:12) ('saved_25_load', Mem/.settings/mem.c:12) ('saved_24_load', Mem/.settings/mem.c:12) ('saved_23_load', Mem/.settings/mem.c:12) ('saved_22_load', Mem/.settings/mem.c:12) ('saved_21_load', Mem/.settings/mem.c:12) ('saved_20_load', Mem/.settings/mem.c:12) ('saved_19_load', Mem/.settings/mem.c:12) ('saved_18_load', Mem/.settings/mem.c:12) ('saved_17_load', Mem/.settings/mem.c:12) ('saved_16_load', Mem/.settings/mem.c:12) ('saved_15_load', Mem/.settings/mem.c:12) ('saved_14_load', Mem/.settings/mem.c:12) ('saved_13_load', Mem/.settings/mem.c:12) ('saved_12_load', Mem/.settings/mem.c:12) ('saved_11_load', Mem/.settings/mem.c:12) ('saved_10_load', Mem/.settings/mem.c:12) ('saved_9_load', Mem/.settings/mem.c:12) ('saved_8_load', Mem/.settings/mem.c:12) ('saved_7_load', Mem/.settings/mem.c:12) ('saved_6_load', Mem/.settings/mem.c:12) ('saved_5_load', Mem/.settings/mem.c:12) ('saved_4_load', Mem/.settings/mem.c:12) ('saved_3_load', Mem/.settings/mem.c:12) ('saved_2_load', Mem/.settings/mem.c:12) ('saved_1_load', Mem/.settings/mem.c:12) ('saved_0_load', Mem/.settings/mem.c:12) ('saved_63_load', Mem/.settings/mem.c:12) [285]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78634 ; free virtual = 172365
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78634 ; free virtual = 172365
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78632 ; free virtual = 172363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78632 ; free virtual = 172363
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78615 ; free virtual = 172346
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78603 ; free virtual = 172334
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.576ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [480]  (1.39 ns)
	'store' operation ('saved_62_write_ln13', Mem/.settings/mem.c:13) of variable 'temp1', Mem/.settings/mem.c:12 on static variable 'saved_62' [483]  (1.18 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78617 ; free virtual = 172348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78617 ; free virtual = 172348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78617 ; free virtual = 172348
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78617 ; free virtual = 172348
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78600 ; free virtual = 172331
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78599 ; free virtual = 172330
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [482]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78441 ; free virtual = 172176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78441 ; free virtual = 172176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78439 ; free virtual = 172174
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78439 ; free virtual = 172174
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78421 ; free virtual = 172157
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 78418 ; free virtual = 172153
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78152 ; free virtual = 171642
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78154 ; free virtual = 171645
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78005 ; free virtual = 171616
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 77997 ; free virtual = 171615
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 77963 ; free virtual = 171586
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 77939 ; free virtual = 171568
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 77587 ; free virtual = 171362
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 77589 ; free virtual = 171364
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78128 ; free virtual = 171903
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78131 ; free virtual = 171906
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78113 ; free virtual = 171888
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78112 ; free virtual = 171887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78124 ; free virtual = 171899
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78124 ; free virtual = 171899
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78126 ; free virtual = 171902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78126 ; free virtual = 171902
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78109 ; free virtual = 171884
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 78106 ; free virtual = 171881
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69313 ; free virtual = 163726
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69313 ; free virtual = 163726
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69289 ; free virtual = 163722
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69289 ; free virtual = 163722
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69267 ; free virtual = 163705
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 69254 ; free virtual = 163699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74950 ; free virtual = 170485
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74950 ; free virtual = 170485
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74924 ; free virtual = 170460
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74920 ; free virtual = 170456
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74892 ; free virtual = 170428
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 74881 ; free virtual = 170417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76129 ; free virtual = 171643
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76130 ; free virtual = 171644
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76128 ; free virtual = 171642
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76128 ; free virtual = 171642
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76114 ; free virtual = 171628
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76110 ; free virtual = 171624
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (3.697ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
	multiplexor before 'phi' operation ('tempOutAddr_loc_0', Mem/.settings/mem.c:22) with incoming values : ('addr', Mem/.settings/mem.c:3) ('tempOutAddr_load', Mem/.settings/mem.c:22) [295]  (1.18 ns)
	'phi' operation ('tempOutAddr_loc_0', Mem/.settings/mem.c:22) with incoming values : ('addr', Mem/.settings/mem.c:3) ('tempOutAddr_load', Mem/.settings/mem.c:22) [295]  (0 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76119 ; free virtual = 171633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76119 ; free virtual = 171633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76119 ; free virtual = 171633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76119 ; free virtual = 171633
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76104 ; free virtual = 171618
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 76093 ; free virtual = 171607
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76117 ; free virtual = 171631
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76117 ; free virtual = 171631
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76108 ; free virtual = 171622
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76114 ; free virtual = 171628
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76097 ; free virtual = 171611
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 76095 ; free virtual = 171610
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75556 ; free virtual = 171059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75556 ; free virtual = 171059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75514 ; free virtual = 171018
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75513 ; free virtual = 171017
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75454 ; free virtual = 170958
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 75467 ; free virtual = 170971
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', Mem/.settings/mem.c:8) with incoming values : ('saved_62_load', Mem/.settings/mem.c:8) ('saved_61_load', Mem/.settings/mem.c:8) ('saved_60_load', Mem/.settings/mem.c:8) ('saved_59_load', Mem/.settings/mem.c:8) ('saved_58_load', Mem/.settings/mem.c:8) ('saved_57_load', Mem/.settings/mem.c:8) ('saved_56_load', Mem/.settings/mem.c:8) ('saved_55_load', Mem/.settings/mem.c:8) ('saved_54_load', Mem/.settings/mem.c:8) ('saved_53_load', Mem/.settings/mem.c:8) ('saved_52_load', Mem/.settings/mem.c:8) ('saved_51_load', Mem/.settings/mem.c:8) ('saved_50_load', Mem/.settings/mem.c:8) ('saved_49_load', Mem/.settings/mem.c:8) ('saved_48_load', Mem/.settings/mem.c:8) ('saved_47_load', Mem/.settings/mem.c:8) ('saved_46_load', Mem/.settings/mem.c:8) ('saved_45_load', Mem/.settings/mem.c:8) ('saved_44_load', Mem/.settings/mem.c:8) ('saved_43_load', Mem/.settings/mem.c:8) ('saved_42_load', Mem/.settings/mem.c:8) ('saved_41_load', Mem/.settings/mem.c:8) ('saved_40_load', Mem/.settings/mem.c:8) ('saved_39_load', Mem/.settings/mem.c:8) ('saved_38_load', Mem/.settings/mem.c:8) ('saved_37_load', Mem/.settings/mem.c:8) ('saved_36_load', Mem/.settings/mem.c:8) ('saved_35_load', Mem/.settings/mem.c:8) ('saved_34_load', Mem/.settings/mem.c:8) ('saved_33_load', Mem/.settings/mem.c:8) ('saved_32_load', Mem/.settings/mem.c:8) ('saved_31_load', Mem/.settings/mem.c:8) ('saved_30_load', Mem/.settings/mem.c:8) ('saved_29_load', Mem/.settings/mem.c:8) ('saved_28_load', Mem/.settings/mem.c:8) ('saved_27_load', Mem/.settings/mem.c:8) ('saved_26_load', Mem/.settings/mem.c:8) ('saved_25_load', Mem/.settings/mem.c:8) ('saved_24_load', Mem/.settings/mem.c:8) ('saved_23_load', Mem/.settings/mem.c:8) ('saved_22_load', Mem/.settings/mem.c:8) ('saved_21_load', Mem/.settings/mem.c:8) ('saved_20_load', Mem/.settings/mem.c:8) ('saved_19_load', Mem/.settings/mem.c:8) ('saved_18_load', Mem/.settings/mem.c:8) ('saved_17_load', Mem/.settings/mem.c:8) ('saved_16_load', Mem/.settings/mem.c:8) ('saved_15_load', Mem/.settings/mem.c:8) ('saved_14_load', Mem/.settings/mem.c:8) ('saved_13_load', Mem/.settings/mem.c:8) ('saved_12_load', Mem/.settings/mem.c:8) ('saved_11_load', Mem/.settings/mem.c:8) ('saved_10_load', Mem/.settings/mem.c:8) ('saved_9_load', Mem/.settings/mem.c:8) ('saved_8_load', Mem/.settings/mem.c:8) ('saved_7_load', Mem/.settings/mem.c:8) ('saved_6_load', Mem/.settings/mem.c:8) ('saved_5_load', Mem/.settings/mem.c:8) ('saved_4_load', Mem/.settings/mem.c:8) ('saved_3_load', Mem/.settings/mem.c:8) ('saved_2_load', Mem/.settings/mem.c:8) ('saved_1_load', Mem/.settings/mem.c:8) ('saved_0_load', Mem/.settings/mem.c:8) ('saved_63_load', Mem/.settings/mem.c:8) [274]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [286]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [288]  (1.12 ns)
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79907 ; free virtual = 173250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79907 ; free virtual = 173251
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79907 ; free virtual = 173250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79907 ; free virtual = 173250
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79890 ; free virtual = 173234
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 79876 ; free virtual = 173220
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.4 seconds; current allocated memory: 118.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 115.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_97' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73044 ; free virtual = 167167
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73044 ; free virtual = 167167
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73042 ; free virtual = 167165
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73040 ; free virtual = 167163
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73022 ; free virtual = 167146
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 73018 ; free virtual = 167141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.62 seconds; current allocated memory: 118.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 115.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72990 ; free virtual = 167113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72990 ; free virtual = 167113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72990 ; free virtual = 167113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72990 ; free virtual = 167113
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72972 ; free virtual = 167096
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 72967 ; free virtual = 167090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.8 seconds; current allocated memory: 118.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 115.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_97' is power-on initialization.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70732 ; free virtual = 166508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70732 ; free virtual = 166508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70718 ; free virtual = 166495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70731 ; free virtual = 166508
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70713 ; free virtual = 166490
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 70709 ; free virtual = 166486
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.47 seconds; current allocated memory: 118.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 115.968 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69822 ; free virtual = 165778
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69820 ; free virtual = 165777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69819 ; free virtual = 165776
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69821 ; free virtual = 165777
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69803 ; free virtual = 165760
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69799 ; free virtual = 165755
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.13 seconds; current allocated memory: 118.396 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 115.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69284 ; free virtual = 165272
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69196 ; free virtual = 165184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69383 ; free virtual = 165371
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69379 ; free virtual = 165367
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:27), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69359 ; free virtual = 165347
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 883.191 ; gain = 195.961 ; free physical = 69359 ; free virtual = 165347
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.514ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp1', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [530]  (0 ns)
	'add' operation ('temp1', Mem/.settings/mem.c:12) [542]  (1.39 ns)
	'icmp' operation ('icmp_ln15', Mem/.settings/mem.c:15) [544]  (1.12 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.23 seconds; current allocated memory: 118.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 115.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52075 ; free virtual = 146717
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52075 ; free virtual = 146717
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52075 ; free virtual = 146718
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52075 ; free virtual = 146718
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52061 ; free virtual = 146704
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 52053 ; free virtual = 146696
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mem'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (2.908ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'load' operation ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) on static variable 'saved_126' [145]  (0 ns)
	multiplexor before 'phi' operation ('temp', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [529]  (2.43 ns)
	'phi' operation ('temp', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [529]  (0 ns)
	'select' operation ('temp', Mem/.settings/mem.c:12) [543]  (0.475 ns)
	'store' operation ('saved_71_write_ln23', Mem/.settings/mem.c:23) of variable 'temp', Mem/.settings/mem.c:12 on static variable 'saved_71' [719]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.18 seconds; current allocated memory: 119.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 123.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.78ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.347ns.
WARNING: [HLS 200-40] Cannot find library '/state/opt/Xilinx/Vivado/2019.1/common/technology/xilinx/Virtex-7/Virtex-7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/Virtex-7/Virtex-7'.
INFO: [HLS 200-10] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'Mem/.settings/mem.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41331 ; free virtual = 136738
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41332 ; free virtual = 136738
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41331 ; free virtual = 136737
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41354 ; free virtual = 136760
WARNING: [XFORM 203-104] Completely partitioning array 'saved'  accessed through non-constant indices on dimension 1 (Mem/.settings/mem.c:8:26), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'saved'  in dimension 1 completely.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.128i8P.i7' into 'mem' (Mem/.settings/mem.c:8).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41332 ; free virtual = 136739
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 882.203 ; gain = 194.973 ; free physical = 41321 ; free virtual = 136728
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem' ...
WARNING: [SYN 201-107] Renaming port name 'mem/out' to 'mem/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (2.779ns) exceeds the target (target clock period: 2.78ns, clock uncertainty: 0.347ns, effective delay budget: 2.433ns).
WARNING: [SCHED 204-21] The critical path in module 'mem' consists of the following:
	'phi' operation ('temp', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) with incoming values : ('saved_126_load', aesl_mux_load.128i8P.i7:253->Mem/.settings/mem.c:8) ('saved_127_load', aesl_mux_load.128i8P.i7:251->Mem/.settings/mem.c:8) ('saved_128_load', aesl_mux_load.128i8P.i7:249->Mem/.settings/mem.c:8) ('saved_129_load', aesl_mux_load.128i8P.i7:247->Mem/.settings/mem.c:8) ('saved_130_load', aesl_mux_load.128i8P.i7:245->Mem/.settings/mem.c:8) ('saved_131_load', aesl_mux_load.128i8P.i7:243->Mem/.settings/mem.c:8) ('saved_132_load', aesl_mux_load.128i8P.i7:241->Mem/.settings/mem.c:8) ('saved_133_load', aesl_mux_load.128i8P.i7:239->Mem/.settings/mem.c:8) ('saved_134_load', aesl_mux_load.128i8P.i7:237->Mem/.settings/mem.c:8) ('saved_135_load', aesl_mux_load.128i8P.i7:235->Mem/.settings/mem.c:8) ('saved_136_load', aesl_mux_load.128i8P.i7:233->Mem/.settings/mem.c:8) ('saved_137_load', aesl_mux_load.128i8P.i7:231->Mem/.settings/mem.c:8) ('saved_138_load', aesl_mux_load.128i8P.i7:229->Mem/.settings/mem.c:8) ('saved_139_load', aesl_mux_load.128i8P.i7:227->Mem/.settings/mem.c:8) ('saved_140_load', aesl_mux_load.128i8P.i7:225->Mem/.settings/mem.c:8) ('saved_141_load', aesl_mux_load.128i8P.i7:223->Mem/.settings/mem.c:8) ('saved_142_load', aesl_mux_load.128i8P.i7:221->Mem/.settings/mem.c:8) ('saved_143_load', aesl_mux_load.128i8P.i7:219->Mem/.settings/mem.c:8) ('saved_144_load', aesl_mux_load.128i8P.i7:217->Mem/.settings/mem.c:8) ('saved_145_load', aesl_mux_load.128i8P.i7:215->Mem/.settings/mem.c:8) ('saved_146_load', aesl_mux_load.128i8P.i7:213->Mem/.settings/mem.c:8) ('saved_147_load', aesl_mux_load.128i8P.i7:211->Mem/.settings/mem.c:8) ('saved_148_load', aesl_mux_load.128i8P.i7:209->Mem/.settings/mem.c:8) ('saved_149_load', aesl_mux_load.128i8P.i7:207->Mem/.settings/mem.c:8) ('saved_150_load', aesl_mux_load.128i8P.i7:205->Mem/.settings/mem.c:8) ('saved_151_load', aesl_mux_load.128i8P.i7:203->Mem/.settings/mem.c:8) ('saved_152_load', aesl_mux_load.128i8P.i7:201->Mem/.settings/mem.c:8) ('saved_99_load', aesl_mux_load.128i8P.i7:199->Mem/.settings/mem.c:8) ('saved_98_load', aesl_mux_load.128i8P.i7:197->Mem/.settings/mem.c:8) ('saved_97_load', aesl_mux_load.128i8P.i7:195->Mem/.settings/mem.c:8) ('saved_96_load', aesl_mux_load.128i8P.i7:193->Mem/.settings/mem.c:8) ('saved_95_load', aesl_mux_load.128i8P.i7:191->Mem/.settings/mem.c:8) ('saved_94_load', aesl_mux_load.128i8P.i7:189->Mem/.settings/mem.c:8) ('saved_93_load', aesl_mux_load.128i8P.i7:187->Mem/.settings/mem.c:8) ('saved_92_load', aesl_mux_load.128i8P.i7:185->Mem/.settings/mem.c:8) ('saved_91_load', aesl_mux_load.128i8P.i7:183->Mem/.settings/mem.c:8) ('saved_90_load', aesl_mux_load.128i8P.i7:181->Mem/.settings/mem.c:8) ('saved_89_load', aesl_mux_load.128i8P.i7:179->Mem/.settings/mem.c:8) ('saved_88_load', aesl_mux_load.128i8P.i7:177->Mem/.settings/mem.c:8) ('saved_87_load', aesl_mux_load.128i8P.i7:175->Mem/.settings/mem.c:8) ('saved_86_load', aesl_mux_load.128i8P.i7:173->Mem/.settings/mem.c:8) ('saved_85_load', aesl_mux_load.128i8P.i7:171->Mem/.settings/mem.c:8) ('saved_84_load', aesl_mux_load.128i8P.i7:169->Mem/.settings/mem.c:8) ('saved_83_load', aesl_mux_load.128i8P.i7:167->Mem/.settings/mem.c:8) ('saved_82_load', aesl_mux_load.128i8P.i7:165->Mem/.settings/mem.c:8) ('saved_81_load', aesl_mux_load.128i8P.i7:163->Mem/.settings/mem.c:8) ('saved_80_load', aesl_mux_load.128i8P.i7:161->Mem/.settings/mem.c:8) ('saved_79_load', aesl_mux_load.128i8P.i7:159->Mem/.settings/mem.c:8) ('saved_78_load', aesl_mux_load.128i8P.i7:157->Mem/.settings/mem.c:8) ('saved_77_load', aesl_mux_load.128i8P.i7:155->Mem/.settings/mem.c:8) ('saved_76_load', aesl_mux_load.128i8P.i7:153->Mem/.settings/mem.c:8) ('saved_75_load', aesl_mux_load.128i8P.i7:151->Mem/.settings/mem.c:8) ('saved_74_load', aesl_mux_load.128i8P.i7:149->Mem/.settings/mem.c:8) ('saved_73_load', aesl_mux_load.128i8P.i7:147->Mem/.settings/mem.c:8) ('saved_72_load', aesl_mux_load.128i8P.i7:145->Mem/.settings/mem.c:8) ('saved_71_load', aesl_mux_load.128i8P.i7:143->Mem/.settings/mem.c:8) ('saved_70_load', aesl_mux_load.128i8P.i7:141->Mem/.settings/mem.c:8) ('saved_69_load', aesl_mux_load.128i8P.i7:139->Mem/.settings/mem.c:8) ('saved_68_load', aesl_mux_load.128i8P.i7:137->Mem/.settings/mem.c:8) ('saved_67_load', aesl_mux_load.128i8P.i7:135->Mem/.settings/mem.c:8) ('saved_66_load', aesl_mux_load.128i8P.i7:133->Mem/.settings/mem.c:8) ('saved_65_load', aesl_mux_load.128i8P.i7:131->Mem/.settings/mem.c:8) ('saved_64_load', aesl_mux_load.128i8P.i7:129->Mem/.settings/mem.c:8) ('saved_63_load', aesl_mux_load.128i8P.i7:127->Mem/.settings/mem.c:8) ('saved_62_load', aesl_mux_load.128i8P.i7:125->Mem/.settings/mem.c:8) ('saved_61_load', aesl_mux_load.128i8P.i7:123->Mem/.settings/mem.c:8) ('saved_60_load', aesl_mux_load.128i8P.i7:121->Mem/.settings/mem.c:8) ('saved_59_load', aesl_mux_load.128i8P.i7:119->Mem/.settings/mem.c:8) ('saved_58_load', aesl_mux_load.128i8P.i7:117->Mem/.settings/mem.c:8) ('saved_57_load', aesl_mux_load.128i8P.i7:115->Mem/.settings/mem.c:8) ('saved_56_load', aesl_mux_load.128i8P.i7:113->Mem/.settings/mem.c:8) ('saved_55_load', aesl_mux_load.128i8P.i7:111->Mem/.settings/mem.c:8) ('saved_54_load', aesl_mux_load.128i8P.i7:109->Mem/.settings/mem.c:8) ('saved_53_load', aesl_mux_load.128i8P.i7:107->Mem/.settings/mem.c:8) ('saved_52_load', aesl_mux_load.128i8P.i7:105->Mem/.settings/mem.c:8) ('saved_51_load', aesl_mux_load.128i8P.i7:103->Mem/.settings/mem.c:8) ('saved_50_load', aesl_mux_load.128i8P.i7:101->Mem/.settings/mem.c:8) ('saved_49_load', aesl_mux_load.128i8P.i7:99->Mem/.settings/mem.c:8) ('saved_48_load', aesl_mux_load.128i8P.i7:97->Mem/.settings/mem.c:8) ('saved_47_load', aesl_mux_load.128i8P.i7:95->Mem/.settings/mem.c:8) ('saved_46_load', aesl_mux_load.128i8P.i7:93->Mem/.settings/mem.c:8) ('saved_45_load', aesl_mux_load.128i8P.i7:91->Mem/.settings/mem.c:8) ('saved_44_load', aesl_mux_load.128i8P.i7:89->Mem/.settings/mem.c:8) ('saved_43_load', aesl_mux_load.128i8P.i7:87->Mem/.settings/mem.c:8) ('saved_42_load', aesl_mux_load.128i8P.i7:85->Mem/.settings/mem.c:8) ('saved_41_load', aesl_mux_load.128i8P.i7:83->Mem/.settings/mem.c:8) ('saved_40_load', aesl_mux_load.128i8P.i7:81->Mem/.settings/mem.c:8) ('saved_39_load', aesl_mux_load.128i8P.i7:79->Mem/.settings/mem.c:8) ('saved_38_load', aesl_mux_load.128i8P.i7:77->Mem/.settings/mem.c:8) ('saved_37_load', aesl_mux_load.128i8P.i7:75->Mem/.settings/mem.c:8) ('saved_36_load', aesl_mux_load.128i8P.i7:73->Mem/.settings/mem.c:8) ('saved_35_load', aesl_mux_load.128i8P.i7:71->Mem/.settings/mem.c:8) ('saved_34_load', aesl_mux_load.128i8P.i7:69->Mem/.settings/mem.c:8) ('saved_33_load', aesl_mux_load.128i8P.i7:67->Mem/.settings/mem.c:8) ('saved_32_load', aesl_mux_load.128i8P.i7:65->Mem/.settings/mem.c:8) ('saved_31_load', aesl_mux_load.128i8P.i7:63->Mem/.settings/mem.c:8) ('saved_30_load', aesl_mux_load.128i8P.i7:61->Mem/.settings/mem.c:8) ('saved_29_load', aesl_mux_load.128i8P.i7:59->Mem/.settings/mem.c:8) ('saved_28_load', aesl_mux_load.128i8P.i7:57->Mem/.settings/mem.c:8) ('saved_27_load', aesl_mux_load.128i8P.i7:55->Mem/.settings/mem.c:8) ('saved_26_load', aesl_mux_load.128i8P.i7:53->Mem/.settings/mem.c:8) ('saved_25_load', aesl_mux_load.128i8P.i7:51->Mem/.settings/mem.c:8) ('saved_24_load', aesl_mux_load.128i8P.i7:49->Mem/.settings/mem.c:8) ('saved_23_load', aesl_mux_load.128i8P.i7:47->Mem/.settings/mem.c:8) ('saved_22_load', aesl_mux_load.128i8P.i7:45->Mem/.settings/mem.c:8) ('saved_21_load', aesl_mux_load.128i8P.i7:43->Mem/.settings/mem.c:8) ('saved_20_load', aesl_mux_load.128i8P.i7:41->Mem/.settings/mem.c:8) ('saved_19_load', aesl_mux_load.128i8P.i7:39->Mem/.settings/mem.c:8) ('saved_18_load', aesl_mux_load.128i8P.i7:37->Mem/.settings/mem.c:8) ('saved_17_load', aesl_mux_load.128i8P.i7:35->Mem/.settings/mem.c:8) ('saved_16_load', aesl_mux_load.128i8P.i7:33->Mem/.settings/mem.c:8) ('saved_15_load', aesl_mux_load.128i8P.i7:31->Mem/.settings/mem.c:8) ('saved_14_load', aesl_mux_load.128i8P.i7:29->Mem/.settings/mem.c:8) ('saved_13_load', aesl_mux_load.128i8P.i7:27->Mem/.settings/mem.c:8) ('saved_12_load', aesl_mux_load.128i8P.i7:25->Mem/.settings/mem.c:8) ('saved_11_load', aesl_mux_load.128i8P.i7:23->Mem/.settings/mem.c:8) ('saved_10_load', aesl_mux_load.128i8P.i7:21->Mem/.settings/mem.c:8) ('saved_9_load', aesl_mux_load.128i8P.i7:19->Mem/.settings/mem.c:8) ('saved_8_load', aesl_mux_load.128i8P.i7:17->Mem/.settings/mem.c:8) ('saved_7_load', aesl_mux_load.128i8P.i7:15->Mem/.settings/mem.c:8) ('saved_6_load', aesl_mux_load.128i8P.i7:13->Mem/.settings/mem.c:8) ('saved_5_load', aesl_mux_load.128i8P.i7:11->Mem/.settings/mem.c:8) ('saved_4_load', aesl_mux_load.128i8P.i7:9->Mem/.settings/mem.c:8) ('saved_3_load', aesl_mux_load.128i8P.i7:7->Mem/.settings/mem.c:8) ('saved_2_load', aesl_mux_load.128i8P.i7:5->Mem/.settings/mem.c:8) ('saved_1_load', aesl_mux_load.128i8P.i7:3->Mem/.settings/mem.c:8) ('saved_0_load', aesl_mux_load.128i8P.i7:1->Mem/.settings/mem.c:8) ('saved_load', aesl_mux_load.128i8P.i7:255->Mem/.settings/mem.c:8) [529]  (0 ns)
	'shl' operation ('temp', Mem/.settings/mem.c:13) [542]  (0 ns)
	'select' operation ('temp', Mem/.settings/mem.c:12) [543]  (0.475 ns)
	'icmp' operation ('icmp_ln18', Mem/.settings/mem.c:18) [545]  (1.12 ns)
	multiplexor before 'phi' operation ('empty', Mem/.settings/mem.c:3) with incoming values : ('addr', Mem/.settings/mem.c:3) ('tempOutAddr_load', Mem/.settings/mem.c:18) [551]  (1.18 ns)
	'phi' operation ('empty', Mem/.settings/mem.c:3) with incoming values : ('addr', Mem/.settings/mem.c:3) ('tempOutAddr_load', Mem/.settings/mem.c:18) [551]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.33 seconds; current allocated memory: 119.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 113.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/addr' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/we' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/re' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem/out_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mem' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'saved_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'saved_96' is power-on initialization.
WARNING: [RTGEN 206-101] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
