
L4S5VI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca4c  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800cc10  0800cc10  0001cc10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0b0  0800d0b0  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0b0  0800d0b0  0001d0b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0b8  0800d0b8  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0b8  0800d0b8  0001d0b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0bc  0800d0bc  0001d0bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800d0c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000149c  200001f8  0800d2b8  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001694  0800d2b8  00021694  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023d0a  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000432d  00000000  00000000  00043f32  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001c58  00000000  00000000  00048260  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001a40  00000000  00000000  00049eb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002f8d6  00000000  00000000  0004b8f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00018053  00000000  00000000  0007b1ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00119824  00000000  00000000  00093221  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001aca45  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086d8  00000000  00000000  001acac0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800cbf4 	.word	0x0800cbf4

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	0800cbf4 	.word	0x0800cbf4

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b972 	b.w	8000ef4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	4688      	mov	r8, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14b      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4615      	mov	r5, r2
 8000c3a:	d967      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0720 	rsb	r7, r2, #32
 8000c46:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c4e:	4095      	lsls	r5, r2
 8000c50:	ea47 0803 	orr.w	r8, r7, r3
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c60:	fa1f fc85 	uxth.w	ip, r5
 8000c64:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18eb      	adds	r3, r5, r3
 8000c76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7a:	f080 811b 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8118 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000c84:	3f02      	subs	r7, #2
 8000c86:	442b      	add	r3, r5
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9c:	45a4      	cmp	ip, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	192c      	adds	r4, r5, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8107 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000caa:	45a4      	cmp	ip, r4
 8000cac:	f240 8104 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	442c      	add	r4, r5
 8000cb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cb8:	eba4 040c 	sub.w	r4, r4, ip
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	b11e      	cbz	r6, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0xbe>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80eb 	beq.w	8000eae <__udivmoddi4+0x286>
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e9c6 0100 	strd	r0, r1, [r6]
 8000cde:	4638      	mov	r0, r7
 8000ce0:	4639      	mov	r1, r7
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f783 	clz	r7, r3
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d147      	bne.n	8000d7e <__udivmoddi4+0x156>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xd0>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80fa 	bhi.w	8000eec <__udivmoddi4+0x2c4>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4698      	mov	r8, r3
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d0e0      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d06:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0a:	e7dd      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d0c:	b902      	cbnz	r2, 8000d10 <__udivmoddi4+0xe8>
 8000d0e:	deff      	udf	#255	; 0xff
 8000d10:	fab2 f282 	clz	r2, r2
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f040 808f 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d1a:	1b49      	subs	r1, r1, r5
 8000d1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d20:	fa1f f885 	uxth.w	r8, r5
 8000d24:	2701      	movs	r7, #1
 8000d26:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb08 f10c 	mul.w	r1, r8, ip
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3c:	18eb      	adds	r3, r5, r3
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4299      	cmp	r1, r3
 8000d46:	f200 80cd 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x14c>
 8000d64:	192c      	adds	r4, r5, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x14a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80b6 	bhi.w	8000ede <__udivmoddi4+0x2b6>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e79f      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d7e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d82:	40bb      	lsls	r3, r7
 8000d84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d88:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d8c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d90:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d94:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d9c:	4325      	orrs	r5, r4
 8000d9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da2:	0c2c      	lsrs	r4, r5, #16
 8000da4:	fb08 3319 	mls	r3, r8, r9, r3
 8000da8:	fa1f fa8e 	uxth.w	sl, lr
 8000dac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db0:	fb09 f40a 	mul.w	r4, r9, sl
 8000db4:	429c      	cmp	r4, r3
 8000db6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dba:	fa00 f107 	lsl.w	r1, r0, r7
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc8:	f080 8087 	bcs.w	8000eda <__udivmoddi4+0x2b2>
 8000dcc:	429c      	cmp	r4, r3
 8000dce:	f240 8084 	bls.w	8000eda <__udivmoddi4+0x2b2>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4473      	add	r3, lr
 8000dd8:	1b1b      	subs	r3, r3, r4
 8000dda:	b2ad      	uxth	r5, r5
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000de8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dec:	45a2      	cmp	sl, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1e 0404 	adds.w	r4, lr, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	d26b      	bcs.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfa:	45a2      	cmp	sl, r4
 8000dfc:	d969      	bls.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4474      	add	r4, lr
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0a:	eba4 040a 	sub.w	r4, r4, sl
 8000e0e:	454c      	cmp	r4, r9
 8000e10:	46c2      	mov	sl, r8
 8000e12:	464b      	mov	r3, r9
 8000e14:	d354      	bcc.n	8000ec0 <__udivmoddi4+0x298>
 8000e16:	d051      	beq.n	8000ebc <__udivmoddi4+0x294>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d069      	beq.n	8000ef0 <__udivmoddi4+0x2c8>
 8000e1c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e20:	eb64 0403 	sbc.w	r4, r4, r3
 8000e24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e28:	40fd      	lsrs	r5, r7
 8000e2a:	40fc      	lsrs	r4, r7
 8000e2c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e30:	e9c6 5400 	strd	r5, r4, [r6]
 8000e34:	2700      	movs	r7, #0
 8000e36:	e747      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000e38:	f1c2 0320 	rsb	r3, r2, #32
 8000e3c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e40:	4095      	lsls	r5, r2
 8000e42:	fa01 f002 	lsl.w	r0, r1, r2
 8000e46:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e4e:	4338      	orrs	r0, r7
 8000e50:	0c01      	lsrs	r1, r0, #16
 8000e52:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e56:	fa1f f885 	uxth.w	r8, r5
 8000e5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb07 f308 	mul.w	r3, r7, r8
 8000e66:	428b      	cmp	r3, r1
 8000e68:	fa04 f402 	lsl.w	r4, r4, r2
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x256>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e74:	d22f      	bcs.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d92d      	bls.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e7a:	3f02      	subs	r7, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1acb      	subs	r3, r1, r3
 8000e80:	b281      	uxth	r1, r0
 8000e82:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e86:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8e:	fb00 f308 	mul.w	r3, r0, r8
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x27e>
 8000e96:	1869      	adds	r1, r5, r1
 8000e98:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e9c:	d217      	bcs.n	8000ece <__udivmoddi4+0x2a6>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d915      	bls.n	8000ece <__udivmoddi4+0x2a6>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4429      	add	r1, r5
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eac:	e73b      	b.n	8000d26 <__udivmoddi4+0xfe>
 8000eae:	4637      	mov	r7, r6
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	e709      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb4:	4607      	mov	r7, r0
 8000eb6:	e6e7      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6fb      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000ebc:	4541      	cmp	r1, r8
 8000ebe:	d2ab      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ec8:	3801      	subs	r0, #1
 8000eca:	4613      	mov	r3, r2
 8000ecc:	e7a4      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ece:	4660      	mov	r0, ip
 8000ed0:	e7e9      	b.n	8000ea6 <__udivmoddi4+0x27e>
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	e795      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed6:	4667      	mov	r7, ip
 8000ed8:	e7d1      	b.n	8000e7e <__udivmoddi4+0x256>
 8000eda:	4681      	mov	r9, r0
 8000edc:	e77c      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	442c      	add	r4, r5
 8000ee2:	e747      	b.n	8000d74 <__udivmoddi4+0x14c>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	442b      	add	r3, r5
 8000eea:	e72f      	b.n	8000d4c <__udivmoddi4+0x124>
 8000eec:	4638      	mov	r0, r7
 8000eee:	e708      	b.n	8000d02 <__udivmoddi4+0xda>
 8000ef0:	4637      	mov	r7, r6
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0xa0>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <displayInit>:
 *  		â€¢ MAX_COLUMNS
 * @param	hi2c 	- pointer to the i2c handler
 * @retval	status 	- 0...OK, other...error
 */
uint8_t displayInit(I2C_HandleTypeDef *hi2c)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af02      	add	r7, sp, #8
 8000efe:	6078      	str	r0, [r7, #4]
	uint8_t retval = LCD_OK;
 8000f00:	2300      	movs	r3, #0
 8000f02:	73fb      	strb	r3, [r7, #15]

	_i2cHandler = hi2c;			// pointer for i2c handler is stored in library
 8000f04:	4a16      	ldr	r2, [pc, #88]	; (8000f60 <displayInit+0x68>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6013      	str	r3, [r2, #0]

	// create i2c data stream
    uint8_t TransmitData[6] = {SPECIAL_COMMAND,									// special command character
 8000f0a:	23fe      	movs	r3, #254	; 0xfe
 8000f0c:	723b      	strb	r3, [r7, #8]
 8000f0e:	4b15      	ldr	r3, [pc, #84]	; (8000f64 <displayInit+0x6c>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	f043 0308 	orr.w	r3, r3, #8
 8000f16:	b2db      	uxtb	r3, r3
 8000f18:	727b      	strb	r3, [r7, #9]
 8000f1a:	23fe      	movs	r3, #254	; 0xfe
 8000f1c:	72bb      	strb	r3, [r7, #10]
 8000f1e:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <displayInit+0x70>)
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	f043 0304 	orr.w	r3, r3, #4
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	72fb      	strb	r3, [r7, #11]
 8000f2a:	237c      	movs	r3, #124	; 0x7c
 8000f2c:	733b      	strb	r3, [r7, #12]
 8000f2e:	232d      	movs	r3, #45	; 0x2d
 8000f30:	737b      	strb	r3, [r7, #13]
							   SETTING_COMMAND, 								// Put LCD into setting mode
							   CLEAR_COMMAND 									// clear display
    						   };

    // transmission of data stream
    if(HAL_I2C_Master_Transmit(_i2cHandler, DISPLAY_ADDRESS1<<1, TransmitData, sizeof(TransmitData), 100) != HAL_OK)		// transmit data
 8000f32:	4b0b      	ldr	r3, [pc, #44]	; (8000f60 <displayInit+0x68>)
 8000f34:	6818      	ldr	r0, [r3, #0]
 8000f36:	f107 0208 	add.w	r2, r7, #8
 8000f3a:	2364      	movs	r3, #100	; 0x64
 8000f3c:	9300      	str	r3, [sp, #0]
 8000f3e:	2306      	movs	r3, #6
 8000f40:	21e4      	movs	r1, #228	; 0xe4
 8000f42:	f002 f9ef 	bl	8003324 <HAL_I2C_Master_Transmit>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <displayInit+0x58>
    	retval = LCD_ERROR;
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(50);
 8000f50:	2032      	movs	r0, #50	; 0x32
 8000f52:	f001 fba5 	bl	80026a0 <HAL_Delay>

    return retval;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	2000118c 	.word	0x2000118c
 8000f64:	20000000 	.word	0x20000000
 8000f68:	20000001 	.word	0x20000001

08000f6c <displaySetCursor>:
 * @param	col 	- column number (0...19)
 * @param	row  	- row number (0...3)
 * @retval	status 	- 0...OK, other...error
 */
uint8_t displaySetCursor(uint8_t col, uint8_t row)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
  uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8000f7c:	4b0c      	ldr	r3, [pc, #48]	; (8000fb0 <displaySetCursor+0x44>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	60fb      	str	r3, [r7, #12]
  //kepp variables in bounds
  //row = max(0, row);            //row cannot be less than 0
  //row = min(row, MAX_ROWS - 1); //row cannot be greater than max rows

  //send the command
  return displaySpecialCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000f82:	79bb      	ldrb	r3, [r7, #6]
 8000f84:	f107 0210 	add.w	r2, r7, #16
 8000f88:	4413      	add	r3, r2
 8000f8a:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	4413      	add	r3, r2
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	b25b      	sxtb	r3, r3
 8000f96:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f9a:	b25b      	sxtb	r3, r3
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f000 f82c 	bl	8000ffc <displaySpecialCommand>
 8000fa4:	4603      	mov	r3, r0
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3710      	adds	r7, #16
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	0800cc10 	.word	0x0800cc10

08000fb4 <displayWriteString>:
 * @param	size  	- length of the string to write
 * @retval	status 	- 0...OK, other...error
 *
 */
uint8_t displayWriteString(char *buffer)
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	6078      	str	r0, [r7, #4]
	uint8_t retval = LCD_OK;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	73fb      	strb	r3, [r7, #15]

	// transmission of data stream
	if(HAL_I2C_Master_Transmit(_i2cHandler, DISPLAY_ADDRESS1<<1, buffer, strlen(buffer), 100) != HAL_OK)		// transmit data
 8000fc0:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <displayWriteString+0x44>)
 8000fc2:	681c      	ldr	r4, [r3, #0]
 8000fc4:	6878      	ldr	r0, [r7, #4]
 8000fc6:	f7ff f925 	bl	8000214 <strlen>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	b29a      	uxth	r2, r3
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	687a      	ldr	r2, [r7, #4]
 8000fd6:	21e4      	movs	r1, #228	; 0xe4
 8000fd8:	4620      	mov	r0, r4
 8000fda:	f002 f9a3 	bl	8003324 <HAL_I2C_Master_Transmit>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <displayWriteString+0x34>
	  retval = LCD_ERROR;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(10); //This takes a bit longer
 8000fe8:	200a      	movs	r0, #10
 8000fea:	f001 fb59 	bl	80026a0 <HAL_Delay>

    return retval;
 8000fee:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3714      	adds	r7, #20
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd90      	pop	{r4, r7, pc}
 8000ff8:	2000118c 	.word	0x2000118c

08000ffc <displaySpecialCommand>:
/**
 * @brief	Send a special command to the display.  Used by other functions.
 * @retval	status (0...OK, other...error)
 */
uint8_t displaySpecialCommand(uint8_t command)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b086      	sub	sp, #24
 8001000:	af02      	add	r7, sp, #8
 8001002:	4603      	mov	r3, r0
 8001004:	71fb      	strb	r3, [r7, #7]
	uint8_t retval = LCD_OK;
 8001006:	2300      	movs	r3, #0
 8001008:	73fb      	strb	r3, [r7, #15]
	uint8_t TransmitData[2] = {SPECIAL_COMMAND, command}; 												// create data stream
 800100a:	23fe      	movs	r3, #254	; 0xfe
 800100c:	733b      	strb	r3, [r7, #12]
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	737b      	strb	r3, [r7, #13]
	if(HAL_I2C_Master_Transmit(_i2cHandler, DISPLAY_ADDRESS1<<1, TransmitData, sizeof(TransmitData), 100) != HAL_OK)		// transmit data
 8001012:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <displaySpecialCommand+0x44>)
 8001014:	6818      	ldr	r0, [r3, #0]
 8001016:	f107 020c 	add.w	r2, r7, #12
 800101a:	2364      	movs	r3, #100	; 0x64
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2302      	movs	r3, #2
 8001020:	21e4      	movs	r1, #228	; 0xe4
 8001022:	f002 f97f 	bl	8003324 <HAL_I2C_Master_Transmit>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <displaySpecialCommand+0x34>
		retval = LCD_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(50); //Wait a bit longer for special display commands
 8001030:	2032      	movs	r0, #50	; 0x32
 8001032:	f001 fb35 	bl	80026a0 <HAL_Delay>
	return retval;
 8001036:	7bfb      	ldrb	r3, [r7, #15]
}
 8001038:	4618      	mov	r0, r3
 800103a:	3710      	adds	r7, #16
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	2000118c 	.word	0x2000118c

08001044 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800104a:	4b1e      	ldr	r3, [pc, #120]	; (80010c4 <MX_DMA_Init+0x80>)
 800104c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800104e:	4a1d      	ldr	r2, [pc, #116]	; (80010c4 <MX_DMA_Init+0x80>)
 8001050:	f043 0304 	orr.w	r3, r3, #4
 8001054:	6493      	str	r3, [r2, #72]	; 0x48
 8001056:	4b1b      	ldr	r3, [pc, #108]	; (80010c4 <MX_DMA_Init+0x80>)
 8001058:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800105a:	f003 0304 	and.w	r3, r3, #4
 800105e:	607b      	str	r3, [r7, #4]
 8001060:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001062:	4b18      	ldr	r3, [pc, #96]	; (80010c4 <MX_DMA_Init+0x80>)
 8001064:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001066:	4a17      	ldr	r2, [pc, #92]	; (80010c4 <MX_DMA_Init+0x80>)
 8001068:	f043 0301 	orr.w	r3, r3, #1
 800106c:	6493      	str	r3, [r2, #72]	; 0x48
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <MX_DMA_Init+0x80>)
 8001070:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001072:	f003 0301 	and.w	r3, r3, #1
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800107a:	2200      	movs	r2, #0
 800107c:	2105      	movs	r1, #5
 800107e:	200b      	movs	r0, #11
 8001080:	f001 fbe8 	bl	8002854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001084:	200b      	movs	r0, #11
 8001086:	f001 fc01 	bl	800288c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800108a:	2200      	movs	r2, #0
 800108c:	2105      	movs	r1, #5
 800108e:	200c      	movs	r0, #12
 8001090:	f001 fbe0 	bl	8002854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001094:	200c      	movs	r0, #12
 8001096:	f001 fbf9 	bl	800288c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800109a:	2200      	movs	r2, #0
 800109c:	2105      	movs	r1, #5
 800109e:	200d      	movs	r0, #13
 80010a0:	f001 fbd8 	bl	8002854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80010a4:	200d      	movs	r0, #13
 80010a6:	f001 fbf1 	bl	800288c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80010aa:	2200      	movs	r2, #0
 80010ac:	2105      	movs	r1, #5
 80010ae:	200e      	movs	r0, #14
 80010b0:	f001 fbd0 	bl	8002854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80010b4:	200e      	movs	r0, #14
 80010b6:	f001 fbe9 	bl	800288c <HAL_NVIC_EnableIRQ>

}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40021000 	.word	0x40021000

080010c8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80010c8:	b480      	push	{r7}
 80010ca:	b085      	sub	sp, #20
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	4a07      	ldr	r2, [pc, #28]	; (80010f4 <vApplicationGetIdleTaskMemory+0x2c>)
 80010d8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	4a06      	ldr	r2, [pc, #24]	; (80010f8 <vApplicationGetIdleTaskMemory+0x30>)
 80010de:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2280      	movs	r2, #128	; 0x80
 80010e4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010e6:	bf00      	nop
 80010e8:	3714      	adds	r7, #20
 80010ea:	46bd      	mov	sp, r7
 80010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f0:	4770      	bx	lr
 80010f2:	bf00      	nop
 80010f4:	20000228 	.word	0x20000228
 80010f8:	2000027c 	.word	0x2000027c

080010fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80010fc:	b5b0      	push	{r4, r5, r7, lr}
 80010fe:	b08a      	sub	sp, #40	; 0x28
 8001100:	af02      	add	r7, sp, #8
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001102:	4b19      	ldr	r3, [pc, #100]	; (8001168 <MX_FREERTOS_Init+0x6c>)
 8001104:	1d3c      	adds	r4, r7, #4
 8001106:	461d      	mov	r5, r3
 8001108:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800110a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800110c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001110:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001114:	1d3b      	adds	r3, r7, #4
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f006 fd9a 	bl	8007c52 <osThreadCreate>
 800111e:	4602      	mov	r2, r0
 8001120:	4b12      	ldr	r3, [pc, #72]	; (800116c <MX_FREERTOS_Init+0x70>)
 8001122:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(vTask1,		/* Pointer to the function that implements the task. */
 8001124:	2300      	movs	r3, #0
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	2303      	movs	r3, #3
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2300      	movs	r3, #0
 800112e:	2280      	movs	r2, #128	; 0x80
 8001130:	490f      	ldr	r1, [pc, #60]	; (8001170 <MX_FREERTOS_Init+0x74>)
 8001132:	4810      	ldr	r0, [pc, #64]	; (8001174 <MX_FREERTOS_Init+0x78>)
 8001134:	f006 fefb 	bl	8007f2e <xTaskCreate>
  				NULL,		/* task parameter. */
  				3,			/* task priority */
  				NULL );		/* task handle. */

  	/* Create the other task in exactly the same way. */
  	xTaskCreate( vTask2, "Task 2", 128, NULL, 3, NULL );
 8001138:	2300      	movs	r3, #0
 800113a:	9301      	str	r3, [sp, #4]
 800113c:	2303      	movs	r3, #3
 800113e:	9300      	str	r3, [sp, #0]
 8001140:	2300      	movs	r3, #0
 8001142:	2280      	movs	r2, #128	; 0x80
 8001144:	490c      	ldr	r1, [pc, #48]	; (8001178 <MX_FREERTOS_Init+0x7c>)
 8001146:	480d      	ldr	r0, [pc, #52]	; (800117c <MX_FREERTOS_Init+0x80>)
 8001148:	f006 fef1 	bl	8007f2e <xTaskCreate>
  	xTaskCreate( vTask3, "Task 3", 128, NULL, 3, NULL );
 800114c:	2300      	movs	r3, #0
 800114e:	9301      	str	r3, [sp, #4]
 8001150:	2303      	movs	r3, #3
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2300      	movs	r3, #0
 8001156:	2280      	movs	r2, #128	; 0x80
 8001158:	4909      	ldr	r1, [pc, #36]	; (8001180 <MX_FREERTOS_Init+0x84>)
 800115a:	480a      	ldr	r0, [pc, #40]	; (8001184 <MX_FREERTOS_Init+0x88>)
 800115c:	f006 fee7 	bl	8007f2e <xTaskCreate>
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001160:	bf00      	nop
 8001162:	3720      	adds	r7, #32
 8001164:	46bd      	mov	sp, r7
 8001166:	bdb0      	pop	{r4, r5, r7, pc}
 8001168:	0800cc4c 	.word	0x0800cc4c
 800116c:	20001190 	.word	0x20001190
 8001170:	0800cc28 	.word	0x0800cc28
 8001174:	080011c5 	.word	0x080011c5
 8001178:	0800cc30 	.word	0x0800cc30
 800117c:	08001215 	.word	0x08001215
 8001180:	0800cc38 	.word	0x0800cc38
 8001184:	080012c1 	.word	0x080012c1

08001188 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	if(HAL_UART_Receive_DMA(&huart3,mise_buffer,32)!=HAL_OK)
 8001190:	2220      	movs	r2, #32
 8001192:	4908      	ldr	r1, [pc, #32]	; (80011b4 <StartDefaultTask+0x2c>)
 8001194:	4808      	ldr	r0, [pc, #32]	; (80011b8 <StartDefaultTask+0x30>)
 8001196:	f005 f9c1 	bl	800651c <HAL_UART_Receive_DMA>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d002      	beq.n	80011a6 <StartDefaultTask+0x1e>
	{
		printf("fail\r\n");
 80011a0:	4806      	ldr	r0, [pc, #24]	; (80011bc <StartDefaultTask+0x34>)
 80011a2:	f008 fc63 	bl	8009a6c <puts>
	}
	write_MISE("Passive");
 80011a6:	4806      	ldr	r0, [pc, #24]	; (80011c0 <StartDefaultTask+0x38>)
 80011a8:	f000 f9aa 	bl	8001500 <write_MISE>
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80011ac:	2001      	movs	r0, #1
 80011ae:	f006 fd9c 	bl	8007cea <osDelay>
 80011b2:	e7fb      	b.n	80011ac <StartDefaultTask+0x24>
 80011b4:	20001194 	.word	0x20001194
 80011b8:	2000139c 	.word	0x2000139c
 80011bc:	0800cc68 	.word	0x0800cc68
 80011c0:	0800cc70 	.word	0x0800cc70

080011c4 <vTask1>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void vTask1( void *pvParameters )
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	/* infinite loop. */
	for( ;; )
	{
		if(pm_flag) {
 80011cc:	4b0b      	ldr	r3, [pc, #44]	; (80011fc <vTask1+0x38>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0fb      	beq.n	80011cc <vTask1+0x8>
			print_MISE();
 80011d4:	f000 f8b0 	bl	8001338 <print_MISE>
			sprintf(s_pm2_5, "%d", pm2_5);
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <vTask1+0x3c>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	461a      	mov	r2, r3
 80011de:	4909      	ldr	r1, [pc, #36]	; (8001204 <vTask1+0x40>)
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <vTask1+0x44>)
 80011e2:	f008 fc4b 	bl	8009a7c <siprintf>
			sprintf(s_pm10, "%d", pm10);
 80011e6:	4b09      	ldr	r3, [pc, #36]	; (800120c <vTask1+0x48>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	461a      	mov	r2, r3
 80011ec:	4905      	ldr	r1, [pc, #20]	; (8001204 <vTask1+0x40>)
 80011ee:	4808      	ldr	r0, [pc, #32]	; (8001210 <vTask1+0x4c>)
 80011f0:	f008 fc44 	bl	8009a7c <siprintf>
			pm_flag = FALSE;
 80011f4:	4b01      	ldr	r3, [pc, #4]	; (80011fc <vTask1+0x38>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	701a      	strb	r2, [r3, #0]
		if(pm_flag) {
 80011fa:	e7e7      	b.n	80011cc <vTask1+0x8>
 80011fc:	20000227 	.word	0x20000227
 8001200:	2000021c 	.word	0x2000021c
 8001204:	0800cc78 	.word	0x0800cc78
 8001208:	20000220 	.word	0x20000220
 800120c:	2000021d 	.word	0x2000021d
 8001210:	20000224 	.word	0x20000224

08001214 <vTask2>:
	}
}


void vTask2( void *pvParameters )
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	/* infinite loop. */
	for( ;; )
	{
		HAL_UART_Receive_IT(&huart4, co2_buffer, 12);
 800121c:	220c      	movs	r2, #12
 800121e:	491d      	ldr	r1, [pc, #116]	; (8001294 <vTask2+0x80>)
 8001220:	481d      	ldr	r0, [pc, #116]	; (8001298 <vTask2+0x84>)
 8001222:	f005 f8a3 	bl	800636c <HAL_UART_Receive_IT>
		displayInit(&hi2c1);
 8001226:	481d      	ldr	r0, [pc, #116]	; (800129c <vTask2+0x88>)
 8001228:	f7ff fe66 	bl	8000ef8 <displayInit>
		if(!pir_status) {
 800122c:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <vTask2+0x8c>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d110      	bne.n	8001256 <vTask2+0x42>
			displayWriteString("PM2.5 : ");
 8001234:	481b      	ldr	r0, [pc, #108]	; (80012a4 <vTask2+0x90>)
 8001236:	f7ff febd 	bl	8000fb4 <displayWriteString>
			displayWriteString(s_pm2_5);
 800123a:	481b      	ldr	r0, [pc, #108]	; (80012a8 <vTask2+0x94>)
 800123c:	f7ff feba 	bl	8000fb4 <displayWriteString>
			displaySetCursor(0, 1);
 8001240:	2101      	movs	r1, #1
 8001242:	2000      	movs	r0, #0
 8001244:	f7ff fe92 	bl	8000f6c <displaySetCursor>
			displayWriteString("PM10  : ");
 8001248:	4818      	ldr	r0, [pc, #96]	; (80012ac <vTask2+0x98>)
 800124a:	f7ff feb3 	bl	8000fb4 <displayWriteString>
			displayWriteString(s_pm10);
 800124e:	4818      	ldr	r0, [pc, #96]	; (80012b0 <vTask2+0x9c>)
 8001250:	f7ff feb0 	bl	8000fb4 <displayWriteString>
 8001254:	e005      	b.n	8001262 <vTask2+0x4e>
		} else {
			displayWriteString("CO2 : ");
 8001256:	4817      	ldr	r0, [pc, #92]	; (80012b4 <vTask2+0xa0>)
 8001258:	f7ff feac 	bl	8000fb4 <displayWriteString>
			displayWriteString(co2_result_buffer);
 800125c:	4816      	ldr	r0, [pc, #88]	; (80012b8 <vTask2+0xa4>)
 800125e:	f7ff fea9 	bl	8000fb4 <displayWriteString>
		}
		counter++;
 8001262:	4b16      	ldr	r3, [pc, #88]	; (80012bc <vTask2+0xa8>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	3301      	adds	r3, #1
 8001268:	b2da      	uxtb	r2, r3
 800126a:	4b14      	ldr	r3, [pc, #80]	; (80012bc <vTask2+0xa8>)
 800126c:	701a      	strb	r2, [r3, #0]
		if(counter >= 5) {
 800126e:	4b13      	ldr	r3, [pc, #76]	; (80012bc <vTask2+0xa8>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	2b04      	cmp	r3, #4
 8001274:	d908      	bls.n	8001288 <vTask2+0x74>
			counter = 0;
 8001276:	4b11      	ldr	r3, [pc, #68]	; (80012bc <vTask2+0xa8>)
 8001278:	2200      	movs	r2, #0
 800127a:	701a      	strb	r2, [r3, #0]
			pir_status = ~pir_status;
 800127c:	4b08      	ldr	r3, [pc, #32]	; (80012a0 <vTask2+0x8c>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	43db      	mvns	r3, r3
 8001282:	b2da      	uxtb	r2, r3
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <vTask2+0x8c>)
 8001286:	701a      	strb	r2, [r3, #0]
		}

		HAL_Delay(1000);
 8001288:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800128c:	f001 fa08 	bl	80026a0 <HAL_Delay>
		HAL_UART_Receive_IT(&huart4, co2_buffer, 12);
 8001290:	e7c4      	b.n	800121c <vTask2+0x8>
 8001292:	bf00      	nop
 8001294:	200011b4 	.word	0x200011b4
 8001298:	20001514 	.word	0x20001514
 800129c:	200011e0 	.word	0x200011e0
 80012a0:	20000214 	.word	0x20000214
 80012a4:	0800cc7c 	.word	0x0800cc7c
 80012a8:	20000220 	.word	0x20000220
 80012ac:	0800cc88 	.word	0x0800cc88
 80012b0:	20000224 	.word	0x20000224
 80012b4:	0800cc94 	.word	0x0800cc94
 80012b8:	200011c4 	.word	0x200011c4
 80012bc:	20000215 	.word	0x20000215

080012c0 <vTask3>:
	}
}

void vTask3( void *pvParameters ) {
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b086      	sub	sp, #24
 80012c4:	af02      	add	r7, sp, #8
 80012c6:	6078      	str	r0, [r7, #4]
//			printf("DETECTED!!!\r\n");
//		else
//			printf("NO DETECTION...\r\n");
//		HAL_Delay(1000);

		HAL_GPIO_WritePin(SCE_GPIO_Port, SCE_Pin, RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2110      	movs	r1, #16
 80012cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d0:	f001 ff4e 	bl	8003170 <HAL_GPIO_WritePin>
		HAL_Delay(1);
 80012d4:	2001      	movs	r0, #1
 80012d6:	f001 f9e3 	bl	80026a0 <HAL_Delay>
		HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, 6, 100);
 80012da:	2364      	movs	r3, #100	; 0x64
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2306      	movs	r3, #6
 80012e0:	4a11      	ldr	r2, [pc, #68]	; (8001328 <vTask3+0x68>)
 80012e2:	4912      	ldr	r1, [pc, #72]	; (800132c <vTask3+0x6c>)
 80012e4:	4812      	ldr	r0, [pc, #72]	; (8001330 <vTask3+0x70>)
 80012e6:	f004 f894 	bl	8005412 <HAL_SPI_TransmitReceive>
		HAL_Delay(1);
 80012ea:	2001      	movs	r0, #1
 80012ec:	f001 f9d8 	bl	80026a0 <HAL_Delay>
		HAL_GPIO_WritePin(SCE_GPIO_Port, SCE_Pin, SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	2110      	movs	r1, #16
 80012f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012f8:	f001 ff3a 	bl	8003170 <HAL_GPIO_WritePin>
		for(int i=0; i<6; i++)
 80012fc:	2300      	movs	r3, #0
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	e00a      	b.n	8001318 <vTask3+0x58>
			printf("%2X\r\n", rx_data[i]);
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <vTask3+0x68>)
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4413      	add	r3, r2
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	4619      	mov	r1, r3
 800130c:	4809      	ldr	r0, [pc, #36]	; (8001334 <vTask3+0x74>)
 800130e:	f008 fb39 	bl	8009984 <iprintf>
		for(int i=0; i<6; i++)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	3301      	adds	r3, #1
 8001316:	60fb      	str	r3, [r7, #12]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	2b05      	cmp	r3, #5
 800131c:	ddf1      	ble.n	8001302 <vTask3+0x42>
		HAL_Delay(1000);
 800131e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001322:	f001 f9bd 	bl	80026a0 <HAL_Delay>
		HAL_GPIO_WritePin(SCE_GPIO_Port, SCE_Pin, RESET);
 8001326:	e7cf      	b.n	80012c8 <vTask3+0x8>
 8001328:	200011d0 	.word	0x200011d0
 800132c:	2000000c 	.word	0x2000000c
 8001330:	2000122c 	.word	0x2000122c
 8001334:	0800cc9c 	.word	0x0800cc9c

08001338 <print_MISE>:
	}
}

void print_MISE(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
	uint16_t combine_value, check_byte_receive, check_byte_calculate=0;
 800133e:	2300      	movs	r3, #0
 8001340:	80fb      	strh	r3, [r7, #6]

	check_byte_receive=mise_buffer[30]<<8|mise_buffer[31];
 8001342:	4b63      	ldr	r3, [pc, #396]	; (80014d0 <print_MISE+0x198>)
 8001344:	7f9b      	ldrb	r3, [r3, #30]
 8001346:	021b      	lsls	r3, r3, #8
 8001348:	b21a      	sxth	r2, r3
 800134a:	4b61      	ldr	r3, [pc, #388]	; (80014d0 <print_MISE+0x198>)
 800134c:	7fdb      	ldrb	r3, [r3, #31]
 800134e:	b21b      	sxth	r3, r3
 8001350:	4313      	orrs	r3, r2
 8001352:	b21b      	sxth	r3, r3
 8001354:	807b      	strh	r3, [r7, #2]
	for(uint8_t i=0;i<30;i++)
 8001356:	2300      	movs	r3, #0
 8001358:	717b      	strb	r3, [r7, #5]
 800135a:	e009      	b.n	8001370 <print_MISE+0x38>
	{
		check_byte_calculate+=mise_buffer[i];
 800135c:	797b      	ldrb	r3, [r7, #5]
 800135e:	4a5c      	ldr	r2, [pc, #368]	; (80014d0 <print_MISE+0x198>)
 8001360:	5cd3      	ldrb	r3, [r2, r3]
 8001362:	b29a      	uxth	r2, r3
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	4413      	add	r3, r2
 8001368:	80fb      	strh	r3, [r7, #6]
	for(uint8_t i=0;i<30;i++)
 800136a:	797b      	ldrb	r3, [r7, #5]
 800136c:	3301      	adds	r3, #1
 800136e:	717b      	strb	r3, [r7, #5]
 8001370:	797b      	ldrb	r3, [r7, #5]
 8001372:	2b1d      	cmp	r3, #29
 8001374:	d9f2      	bls.n	800135c <print_MISE+0x24>
	}

	if(check_byte_receive==check_byte_calculate)
 8001376:	887a      	ldrh	r2, [r7, #2]
 8001378:	88fb      	ldrh	r3, [r7, #6]
 800137a:	429a      	cmp	r2, r3
 800137c:	f040 80a3 	bne.w	80014c6 <print_MISE+0x18e>
	{
		printf("PM1.0 : %d	",(combine_value=(mise_buffer[10]<<8)|mise_buffer[11]));
 8001380:	4b53      	ldr	r3, [pc, #332]	; (80014d0 <print_MISE+0x198>)
 8001382:	7a9b      	ldrb	r3, [r3, #10]
 8001384:	021b      	lsls	r3, r3, #8
 8001386:	b21a      	sxth	r2, r3
 8001388:	4b51      	ldr	r3, [pc, #324]	; (80014d0 <print_MISE+0x198>)
 800138a:	7adb      	ldrb	r3, [r3, #11]
 800138c:	b21b      	sxth	r3, r3
 800138e:	4313      	orrs	r3, r2
 8001390:	b21b      	sxth	r3, r3
 8001392:	803b      	strh	r3, [r7, #0]
 8001394:	883b      	ldrh	r3, [r7, #0]
 8001396:	4619      	mov	r1, r3
 8001398:	484e      	ldr	r0, [pc, #312]	; (80014d4 <print_MISE+0x19c>)
 800139a:	f008 faf3 	bl	8009984 <iprintf>
		printf("PM2.5 : %d	",(combine_value=(mise_buffer[12]<<8)|mise_buffer[13]));
 800139e:	4b4c      	ldr	r3, [pc, #304]	; (80014d0 <print_MISE+0x198>)
 80013a0:	7b1b      	ldrb	r3, [r3, #12]
 80013a2:	021b      	lsls	r3, r3, #8
 80013a4:	b21a      	sxth	r2, r3
 80013a6:	4b4a      	ldr	r3, [pc, #296]	; (80014d0 <print_MISE+0x198>)
 80013a8:	7b5b      	ldrb	r3, [r3, #13]
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	4313      	orrs	r3, r2
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	803b      	strh	r3, [r7, #0]
 80013b2:	883b      	ldrh	r3, [r7, #0]
 80013b4:	4619      	mov	r1, r3
 80013b6:	4848      	ldr	r0, [pc, #288]	; (80014d8 <print_MISE+0x1a0>)
 80013b8:	f008 fae4 	bl	8009984 <iprintf>
		printf("PM10 : %d	",(combine_value=(mise_buffer[14]<<8)|mise_buffer[15]));
 80013bc:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <print_MISE+0x198>)
 80013be:	7b9b      	ldrb	r3, [r3, #14]
 80013c0:	021b      	lsls	r3, r3, #8
 80013c2:	b21a      	sxth	r2, r3
 80013c4:	4b42      	ldr	r3, [pc, #264]	; (80014d0 <print_MISE+0x198>)
 80013c6:	7bdb      	ldrb	r3, [r3, #15]
 80013c8:	b21b      	sxth	r3, r3
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b21b      	sxth	r3, r3
 80013ce:	803b      	strh	r3, [r7, #0]
 80013d0:	883b      	ldrh	r3, [r7, #0]
 80013d2:	4619      	mov	r1, r3
 80013d4:	4841      	ldr	r0, [pc, #260]	; (80014dc <print_MISE+0x1a4>)
 80013d6:	f008 fad5 	bl	8009984 <iprintf>
		printf("0.3um : %d	",(combine_value=(mise_buffer[16]<<8)|mise_buffer[17]));
 80013da:	4b3d      	ldr	r3, [pc, #244]	; (80014d0 <print_MISE+0x198>)
 80013dc:	7c1b      	ldrb	r3, [r3, #16]
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b21a      	sxth	r2, r3
 80013e2:	4b3b      	ldr	r3, [pc, #236]	; (80014d0 <print_MISE+0x198>)
 80013e4:	7c5b      	ldrb	r3, [r3, #17]
 80013e6:	b21b      	sxth	r3, r3
 80013e8:	4313      	orrs	r3, r2
 80013ea:	b21b      	sxth	r3, r3
 80013ec:	803b      	strh	r3, [r7, #0]
 80013ee:	883b      	ldrh	r3, [r7, #0]
 80013f0:	4619      	mov	r1, r3
 80013f2:	483b      	ldr	r0, [pc, #236]	; (80014e0 <print_MISE+0x1a8>)
 80013f4:	f008 fac6 	bl	8009984 <iprintf>
		printf("0.5um : %d	",(combine_value=(mise_buffer[18]<<8)|mise_buffer[19]));
 80013f8:	4b35      	ldr	r3, [pc, #212]	; (80014d0 <print_MISE+0x198>)
 80013fa:	7c9b      	ldrb	r3, [r3, #18]
 80013fc:	021b      	lsls	r3, r3, #8
 80013fe:	b21a      	sxth	r2, r3
 8001400:	4b33      	ldr	r3, [pc, #204]	; (80014d0 <print_MISE+0x198>)
 8001402:	7cdb      	ldrb	r3, [r3, #19]
 8001404:	b21b      	sxth	r3, r3
 8001406:	4313      	orrs	r3, r2
 8001408:	b21b      	sxth	r3, r3
 800140a:	803b      	strh	r3, [r7, #0]
 800140c:	883b      	ldrh	r3, [r7, #0]
 800140e:	4619      	mov	r1, r3
 8001410:	4834      	ldr	r0, [pc, #208]	; (80014e4 <print_MISE+0x1ac>)
 8001412:	f008 fab7 	bl	8009984 <iprintf>
		printf("1.0um : %d	",(combine_value=(mise_buffer[20]<<8)|mise_buffer[21]));
 8001416:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <print_MISE+0x198>)
 8001418:	7d1b      	ldrb	r3, [r3, #20]
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	4b2c      	ldr	r3, [pc, #176]	; (80014d0 <print_MISE+0x198>)
 8001420:	7d5b      	ldrb	r3, [r3, #21]
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21b      	sxth	r3, r3
 8001428:	803b      	strh	r3, [r7, #0]
 800142a:	883b      	ldrh	r3, [r7, #0]
 800142c:	4619      	mov	r1, r3
 800142e:	482e      	ldr	r0, [pc, #184]	; (80014e8 <print_MISE+0x1b0>)
 8001430:	f008 faa8 	bl	8009984 <iprintf>
		printf("2.5um : %d	",(combine_value=(mise_buffer[22]<<8)|mise_buffer[23]));
 8001434:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <print_MISE+0x198>)
 8001436:	7d9b      	ldrb	r3, [r3, #22]
 8001438:	021b      	lsls	r3, r3, #8
 800143a:	b21a      	sxth	r2, r3
 800143c:	4b24      	ldr	r3, [pc, #144]	; (80014d0 <print_MISE+0x198>)
 800143e:	7ddb      	ldrb	r3, [r3, #23]
 8001440:	b21b      	sxth	r3, r3
 8001442:	4313      	orrs	r3, r2
 8001444:	b21b      	sxth	r3, r3
 8001446:	803b      	strh	r3, [r7, #0]
 8001448:	883b      	ldrh	r3, [r7, #0]
 800144a:	4619      	mov	r1, r3
 800144c:	4827      	ldr	r0, [pc, #156]	; (80014ec <print_MISE+0x1b4>)
 800144e:	f008 fa99 	bl	8009984 <iprintf>
		printf("5.0um : %d	",(combine_value=(mise_buffer[24]<<8)|mise_buffer[25]));
 8001452:	4b1f      	ldr	r3, [pc, #124]	; (80014d0 <print_MISE+0x198>)
 8001454:	7e1b      	ldrb	r3, [r3, #24]
 8001456:	021b      	lsls	r3, r3, #8
 8001458:	b21a      	sxth	r2, r3
 800145a:	4b1d      	ldr	r3, [pc, #116]	; (80014d0 <print_MISE+0x198>)
 800145c:	7e5b      	ldrb	r3, [r3, #25]
 800145e:	b21b      	sxth	r3, r3
 8001460:	4313      	orrs	r3, r2
 8001462:	b21b      	sxth	r3, r3
 8001464:	803b      	strh	r3, [r7, #0]
 8001466:	883b      	ldrh	r3, [r7, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	4821      	ldr	r0, [pc, #132]	; (80014f0 <print_MISE+0x1b8>)
 800146c:	f008 fa8a 	bl	8009984 <iprintf>
		printf("10.0um : %d\r\n",(combine_value=(mise_buffer[26]<<8)|mise_buffer[27]));
 8001470:	4b17      	ldr	r3, [pc, #92]	; (80014d0 <print_MISE+0x198>)
 8001472:	7e9b      	ldrb	r3, [r3, #26]
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b21a      	sxth	r2, r3
 8001478:	4b15      	ldr	r3, [pc, #84]	; (80014d0 <print_MISE+0x198>)
 800147a:	7edb      	ldrb	r3, [r3, #27]
 800147c:	b21b      	sxth	r3, r3
 800147e:	4313      	orrs	r3, r2
 8001480:	b21b      	sxth	r3, r3
 8001482:	803b      	strh	r3, [r7, #0]
 8001484:	883b      	ldrh	r3, [r7, #0]
 8001486:	4619      	mov	r1, r3
 8001488:	481a      	ldr	r0, [pc, #104]	; (80014f4 <print_MISE+0x1bc>)
 800148a:	f008 fa7b 	bl	8009984 <iprintf>
		pm2_5 = combine_value=((mise_buffer[12]<<8)|mise_buffer[13]);
 800148e:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <print_MISE+0x198>)
 8001490:	7b1b      	ldrb	r3, [r3, #12]
 8001492:	021b      	lsls	r3, r3, #8
 8001494:	b21a      	sxth	r2, r3
 8001496:	4b0e      	ldr	r3, [pc, #56]	; (80014d0 <print_MISE+0x198>)
 8001498:	7b5b      	ldrb	r3, [r3, #13]
 800149a:	b21b      	sxth	r3, r3
 800149c:	4313      	orrs	r3, r2
 800149e:	b21b      	sxth	r3, r3
 80014a0:	803b      	strh	r3, [r7, #0]
 80014a2:	883b      	ldrh	r3, [r7, #0]
 80014a4:	b2da      	uxtb	r2, r3
 80014a6:	4b14      	ldr	r3, [pc, #80]	; (80014f8 <print_MISE+0x1c0>)
 80014a8:	701a      	strb	r2, [r3, #0]
		pm10 = combine_value=((mise_buffer[14]<<8)|mise_buffer[15]);
 80014aa:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <print_MISE+0x198>)
 80014ac:	7b9b      	ldrb	r3, [r3, #14]
 80014ae:	021b      	lsls	r3, r3, #8
 80014b0:	b21a      	sxth	r2, r3
 80014b2:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <print_MISE+0x198>)
 80014b4:	7bdb      	ldrb	r3, [r3, #15]
 80014b6:	b21b      	sxth	r3, r3
 80014b8:	4313      	orrs	r3, r2
 80014ba:	b21b      	sxth	r3, r3
 80014bc:	803b      	strh	r3, [r7, #0]
 80014be:	883b      	ldrh	r3, [r7, #0]
 80014c0:	b2da      	uxtb	r2, r3
 80014c2:	4b0e      	ldr	r3, [pc, #56]	; (80014fc <print_MISE+0x1c4>)
 80014c4:	701a      	strb	r2, [r3, #0]
	}
	else
	{
	}
}
 80014c6:	bf00      	nop
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20001194 	.word	0x20001194
 80014d4:	0800cca4 	.word	0x0800cca4
 80014d8:	0800ccb0 	.word	0x0800ccb0
 80014dc:	0800ccbc 	.word	0x0800ccbc
 80014e0:	0800ccc8 	.word	0x0800ccc8
 80014e4:	0800ccd4 	.word	0x0800ccd4
 80014e8:	0800cce0 	.word	0x0800cce0
 80014ec:	0800ccec 	.word	0x0800ccec
 80014f0:	0800ccf8 	.word	0x0800ccf8
 80014f4:	0800cd04 	.word	0x0800cd04
 80014f8:	2000021c 	.word	0x2000021c
 80014fc:	2000021d 	.word	0x2000021d

08001500 <write_MISE>:

void write_MISE(char* cmd)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	uint16_t verify_byte=0;
 8001508:	2300      	movs	r3, #0
 800150a:	81fb      	strh	r3, [r7, #14]
//	{
//		mise_send_buffer[2]=0xe2;
//		mise_send_buffer[3]=0x00;
//		mise_send_buffer[4]=0x00;
//	}
	if(strcmp(cmd,"Passive")==0)
 800150c:	4928      	ldr	r1, [pc, #160]	; (80015b0 <write_MISE+0xb0>)
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7fe fe76 	bl	8000200 <strcmp>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d108      	bne.n	800152c <write_MISE+0x2c>
	{
		mise_send_buffer[2]=0xe1;
 800151a:	4b26      	ldr	r3, [pc, #152]	; (80015b4 <write_MISE+0xb4>)
 800151c:	22e1      	movs	r2, #225	; 0xe1
 800151e:	709a      	strb	r2, [r3, #2]
		mise_send_buffer[3]=0x00;
 8001520:	4b24      	ldr	r3, [pc, #144]	; (80015b4 <write_MISE+0xb4>)
 8001522:	2200      	movs	r2, #0
 8001524:	70da      	strb	r2, [r3, #3]
		mise_send_buffer[4]=0x00;
 8001526:	4b23      	ldr	r3, [pc, #140]	; (80015b4 <write_MISE+0xb4>)
 8001528:	2200      	movs	r2, #0
 800152a:	711a      	strb	r2, [r3, #4]
//	{
//		mise_send_buffer[2]=0xe4;
//		mise_send_buffer[3]=0x00;
//		mise_send_buffer[4]=0x01;
//	}
	for(uint8_t i=0;i<5;i++)
 800152c:	2300      	movs	r3, #0
 800152e:	737b      	strb	r3, [r7, #13]
 8001530:	e009      	b.n	8001546 <write_MISE+0x46>
	{
		verify_byte+=mise_send_buffer[i];
 8001532:	7b7b      	ldrb	r3, [r7, #13]
 8001534:	4a1f      	ldr	r2, [pc, #124]	; (80015b4 <write_MISE+0xb4>)
 8001536:	5cd3      	ldrb	r3, [r2, r3]
 8001538:	b29a      	uxth	r2, r3
 800153a:	89fb      	ldrh	r3, [r7, #14]
 800153c:	4413      	add	r3, r2
 800153e:	81fb      	strh	r3, [r7, #14]
	for(uint8_t i=0;i<5;i++)
 8001540:	7b7b      	ldrb	r3, [r7, #13]
 8001542:	3301      	adds	r3, #1
 8001544:	737b      	strb	r3, [r7, #13]
 8001546:	7b7b      	ldrb	r3, [r7, #13]
 8001548:	2b04      	cmp	r3, #4
 800154a:	d9f2      	bls.n	8001532 <write_MISE+0x32>
	}
	mise_send_buffer[5]=verify_byte>>8;
 800154c:	89fb      	ldrh	r3, [r7, #14]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b29b      	uxth	r3, r3
 8001552:	b2da      	uxtb	r2, r3
 8001554:	4b17      	ldr	r3, [pc, #92]	; (80015b4 <write_MISE+0xb4>)
 8001556:	715a      	strb	r2, [r3, #5]
	mise_send_buffer[6]=verify_byte;
 8001558:	89fb      	ldrh	r3, [r7, #14]
 800155a:	b2da      	uxtb	r2, r3
 800155c:	4b15      	ldr	r3, [pc, #84]	; (80015b4 <write_MISE+0xb4>)
 800155e:	719a      	strb	r2, [r3, #6]

	while(HAL_UART_GetState(&huart3)!=HAL_UART_STATE_READY)
 8001560:	bf00      	nop
 8001562:	4815      	ldr	r0, [pc, #84]	; (80015b8 <write_MISE+0xb8>)
 8001564:	f005 fa00 	bl	8006968 <HAL_UART_GetState>
 8001568:	4603      	mov	r3, r0
 800156a:	2b20      	cmp	r3, #32
 800156c:	d1f9      	bne.n	8001562 <write_MISE+0x62>
	{
	}

	if(HAL_UART_Transmit_IT(&huart3,(uint8_t*)mise_send_buffer,7)!=HAL_OK)
 800156e:	2207      	movs	r2, #7
 8001570:	4910      	ldr	r1, [pc, #64]	; (80015b4 <write_MISE+0xb4>)
 8001572:	4811      	ldr	r0, [pc, #68]	; (80015b8 <write_MISE+0xb8>)
 8001574:	f004 fe76 	bl	8006264 <HAL_UART_Transmit_IT>
	{

	}
	if(strcmp(cmd,"Read")==0)
 8001578:	4910      	ldr	r1, [pc, #64]	; (80015bc <write_MISE+0xbc>)
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7fe fe40 	bl	8000200 <strcmp>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d10b      	bne.n	800159e <write_MISE+0x9e>
	{
		while(HAL_UART_GetState(&huart3)!=HAL_UART_STATE_READY)
 8001586:	bf00      	nop
 8001588:	480b      	ldr	r0, [pc, #44]	; (80015b8 <write_MISE+0xb8>)
 800158a:	f005 f9ed 	bl	8006968 <HAL_UART_GetState>
 800158e:	4603      	mov	r3, r0
 8001590:	2b20      	cmp	r3, #32
 8001592:	d1f9      	bne.n	8001588 <write_MISE+0x88>
		{
		}
		if(HAL_UART_Receive_IT(&huart3,mise_send_buffer, 32)!=HAL_OK)
 8001594:	2220      	movs	r2, #32
 8001596:	4907      	ldr	r1, [pc, #28]	; (80015b4 <write_MISE+0xb4>)
 8001598:	4807      	ldr	r0, [pc, #28]	; (80015b8 <write_MISE+0xb8>)
 800159a:	f004 fee7 	bl	800636c <HAL_UART_Receive_IT>
		{

		}
	}

	printf("%d\r\n", mise_send_buffer);
 800159e:	4905      	ldr	r1, [pc, #20]	; (80015b4 <write_MISE+0xb4>)
 80015a0:	4807      	ldr	r0, [pc, #28]	; (80015c0 <write_MISE+0xc0>)
 80015a2:	f008 f9ef 	bl	8009984 <iprintf>
}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	0800cc70 	.word	0x0800cc70
 80015b4:	20000004 	.word	0x20000004
 80015b8:	2000139c 	.word	0x2000139c
 80015bc:	0800cd14 	.word	0x0800cd14
 80015c0:	0800cd1c 	.word	0x0800cd1c
 80015c4:	00000000 	.word	0x00000000

080015c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015c8:	b590      	push	{r4, r7, lr}
 80015ca:	b089      	sub	sp, #36	; 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART3) {
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	4a44      	ldr	r2, [pc, #272]	; (80016e8 <HAL_UART_RxCpltCallback+0x120>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d102      	bne.n	80015e0 <HAL_UART_RxCpltCallback+0x18>
//		print_MISE();
//		sprintf(s_pm2_5, "%d", pm2_5);
//		sprintf(s_pm10, "%d", pm10);
		pm_flag = TRUE;
 80015da:	4b44      	ldr	r3, [pc, #272]	; (80016ec <HAL_UART_RxCpltCallback+0x124>)
 80015dc:	2201      	movs	r2, #1
 80015de:	701a      	strb	r2, [r3, #0]
	}
	if(huart->Instance == UART4) {
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a42      	ldr	r2, [pc, #264]	; (80016f0 <HAL_UART_RxCpltCallback+0x128>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d174      	bne.n	80016d4 <HAL_UART_RxCpltCallback+0x10c>
//		co2_flag = TRUE;
		i_co2 = 0;
 80015ea:	4b42      	ldr	r3, [pc, #264]	; (80016f4 <HAL_UART_RxCpltCallback+0x12c>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	601a      	str	r2, [r3, #0]
		for(int i=0; i<9; i++) {
 80015f0:	2300      	movs	r3, #0
 80015f2:	61fb      	str	r3, [r7, #28]
 80015f4:	e00b      	b.n	800160e <HAL_UART_RxCpltCallback+0x46>
			co2_result_buffer[i] = co2_buffer[i+1];
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	3301      	adds	r3, #1
 80015fa:	4a3f      	ldr	r2, [pc, #252]	; (80016f8 <HAL_UART_RxCpltCallback+0x130>)
 80015fc:	5cd1      	ldrb	r1, [r2, r3]
 80015fe:	4a3f      	ldr	r2, [pc, #252]	; (80016fc <HAL_UART_RxCpltCallback+0x134>)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	4413      	add	r3, r2
 8001604:	460a      	mov	r2, r1
 8001606:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<9; i++) {
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	3301      	adds	r3, #1
 800160c:	61fb      	str	r3, [r7, #28]
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	2b08      	cmp	r3, #8
 8001612:	ddf0      	ble.n	80015f6 <HAL_UART_RxCpltCallback+0x2e>
		}

		for(int i=0; i<5; i++) {
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
 8001618:	e00b      	b.n	8001632 <HAL_UART_RxCpltCallback+0x6a>
			co2_result_buffer2[i] = co2_buffer[i+1];
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	3301      	adds	r3, #1
 800161e:	4a36      	ldr	r2, [pc, #216]	; (80016f8 <HAL_UART_RxCpltCallback+0x130>)
 8001620:	5cd1      	ldrb	r1, [r2, r3]
 8001622:	4a37      	ldr	r2, [pc, #220]	; (8001700 <HAL_UART_RxCpltCallback+0x138>)
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	4413      	add	r3, r2
 8001628:	460a      	mov	r2, r1
 800162a:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<5; i++) {
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	3301      	adds	r3, #1
 8001630:	61bb      	str	r3, [r7, #24]
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	2b04      	cmp	r3, #4
 8001636:	ddf0      	ble.n	800161a <HAL_UART_RxCpltCallback+0x52>
		}
		printf("%s\r\n", co2_result_buffer);
 8001638:	4930      	ldr	r1, [pc, #192]	; (80016fc <HAL_UART_RxCpltCallback+0x134>)
 800163a:	4832      	ldr	r0, [pc, #200]	; (8001704 <HAL_UART_RxCpltCallback+0x13c>)
 800163c:	f008 f9a2 	bl	8009984 <iprintf>

		for(int i=0; i<5; i++) {
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	e031      	b.n	80016aa <HAL_UART_RxCpltCallback+0xe2>
			int i_pow = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	613b      	str	r3, [r7, #16]
			int number = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
			if(co2_result_buffer2[i] != ' ') {
 800164e:	4a2c      	ldr	r2, [pc, #176]	; (8001700 <HAL_UART_RxCpltCallback+0x138>)
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	4413      	add	r3, r2
 8001654:	781b      	ldrb	r3, [r3, #0]
 8001656:	2b20      	cmp	r3, #32
 8001658:	d024      	beq.n	80016a4 <HAL_UART_RxCpltCallback+0xdc>
				number = co2_result_buffer2[i]-48;
 800165a:	4a29      	ldr	r2, [pc, #164]	; (8001700 <HAL_UART_RxCpltCallback+0x138>)
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	4413      	add	r3, r2
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	3b30      	subs	r3, #48	; 0x30
 8001664:	60fb      	str	r3, [r7, #12]

				i_pow = pow(10, (4-i));
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	f1c3 0304 	rsb	r3, r3, #4
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff81 	bl	8000574 <__aeabi_i2d>
 8001672:	4603      	mov	r3, r0
 8001674:	460c      	mov	r4, r1
 8001676:	ec44 3b11 	vmov	d1, r3, r4
 800167a:	ed9f 0b19 	vldr	d0, [pc, #100]	; 80016e0 <HAL_UART_RxCpltCallback+0x118>
 800167e:	f00a fa61 	bl	800bb44 <pow>
 8001682:	ec54 3b10 	vmov	r3, r4, d0
 8001686:	4618      	mov	r0, r3
 8001688:	4621      	mov	r1, r4
 800168a:	f7ff fa8d 	bl	8000ba8 <__aeabi_d2iz>
 800168e:	4603      	mov	r3, r0
 8001690:	613b      	str	r3, [r7, #16]
				i_co2 += (number * i_pow);
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	693a      	ldr	r2, [r7, #16]
 8001696:	fb02 f203 	mul.w	r2, r2, r3
 800169a:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <HAL_UART_RxCpltCallback+0x12c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4413      	add	r3, r2
 80016a0:	4a14      	ldr	r2, [pc, #80]	; (80016f4 <HAL_UART_RxCpltCallback+0x12c>)
 80016a2:	6013      	str	r3, [r2, #0]
		for(int i=0; i<5; i++) {
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	3301      	adds	r3, #1
 80016a8:	617b      	str	r3, [r7, #20]
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2b04      	cmp	r3, #4
 80016ae:	ddca      	ble.n	8001646 <HAL_UART_RxCpltCallback+0x7e>
			}
		}

		if(i_co2 < 1000) {
 80016b0:	4b10      	ldr	r3, [pc, #64]	; (80016f4 <HAL_UART_RxCpltCallback+0x12c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016b8:	da02      	bge.n	80016c0 <HAL_UART_RxCpltCallback+0xf8>
			turnOnGreen();
 80016ba:	f000 f869 	bl	8001790 <turnOnGreen>
			turnOnYellow();
		} else {
			turnOnRed();
		}
	}
}
 80016be:	e009      	b.n	80016d4 <HAL_UART_RxCpltCallback+0x10c>
		} else if(i_co2 < 2000) {
 80016c0:	4b0c      	ldr	r3, [pc, #48]	; (80016f4 <HAL_UART_RxCpltCallback+0x12c>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80016c8:	da02      	bge.n	80016d0 <HAL_UART_RxCpltCallback+0x108>
			turnOnYellow();
 80016ca:	f000 f849 	bl	8001760 <turnOnYellow>
}
 80016ce:	e001      	b.n	80016d4 <HAL_UART_RxCpltCallback+0x10c>
			turnOnRed();
 80016d0:	f000 f82e 	bl	8001730 <turnOnRed>
}
 80016d4:	bf00      	nop
 80016d6:	3724      	adds	r7, #36	; 0x24
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd90      	pop	{r4, r7, pc}
 80016dc:	f3af 8000 	nop.w
 80016e0:	00000000 	.word	0x00000000
 80016e4:	40240000 	.word	0x40240000
 80016e8:	40004800 	.word	0x40004800
 80016ec:	20000227 	.word	0x20000227
 80016f0:	40004c00 	.word	0x40004c00
 80016f4:	20000218 	.word	0x20000218
 80016f8:	200011b4 	.word	0x200011b4
 80016fc:	200011c4 	.word	0x200011c4
 8001700:	200011d8 	.word	0x200011d8
 8001704:	0800cd24 	.word	0x0800cd24

08001708 <HAL_GPIO_EXTI_Callback>:
//	{
//
//	}
//}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	4603      	mov	r3, r0
 8001710:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == URBTN_Pin) {
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001718:	d104      	bne.n	8001724 <HAL_GPIO_EXTI_Callback+0x1c>
		HAL_GPIO_TogglePin(Relay2_GPIO_Port, Relay2_Pin);
 800171a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800171e:	4803      	ldr	r0, [pc, #12]	; (800172c <HAL_GPIO_EXTI_Callback+0x24>)
 8001720:	f001 fd3e 	bl	80031a0 <HAL_GPIO_TogglePin>
	}
}
 8001724:	bf00      	nop
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	48000c00 	.word	0x48000c00

08001730 <turnOnRed>:

void turnOnRed(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, SET);
 8001734:	2201      	movs	r2, #1
 8001736:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800173a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800173e:	f001 fd17 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_GPIO_Port, YELLOW_Pin, RESET);
 8001742:	2200      	movs	r2, #0
 8001744:	2110      	movs	r1, #16
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <turnOnRed+0x2c>)
 8001748:	f001 fd12 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, RESET);
 800174c:	2200      	movs	r2, #0
 800174e:	2102      	movs	r1, #2
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <turnOnRed+0x2c>)
 8001752:	f001 fd0d 	bl	8003170 <HAL_GPIO_WritePin>
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	48000400 	.word	0x48000400

08001760 <turnOnYellow>:

void turnOnYellow(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, RESET);
 8001764:	2200      	movs	r2, #0
 8001766:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800176a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800176e:	f001 fcff 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_GPIO_Port, YELLOW_Pin, SET);
 8001772:	2201      	movs	r2, #1
 8001774:	2110      	movs	r1, #16
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <turnOnYellow+0x2c>)
 8001778:	f001 fcfa 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, RESET);
 800177c:	2200      	movs	r2, #0
 800177e:	2102      	movs	r1, #2
 8001780:	4802      	ldr	r0, [pc, #8]	; (800178c <turnOnYellow+0x2c>)
 8001782:	f001 fcf5 	bl	8003170 <HAL_GPIO_WritePin>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	48000400 	.word	0x48000400

08001790 <turnOnGreen>:

void turnOnGreen(void) {
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, RESET);
 8001794:	2200      	movs	r2, #0
 8001796:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800179a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800179e:	f001 fce7 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_GPIO_Port, YELLOW_Pin, RESET);
 80017a2:	2200      	movs	r2, #0
 80017a4:	2110      	movs	r1, #16
 80017a6:	4805      	ldr	r0, [pc, #20]	; (80017bc <turnOnGreen+0x2c>)
 80017a8:	f001 fce2 	bl	8003170 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_GPIO_Port, GREEN_Pin, SET);
 80017ac:	2201      	movs	r2, #1
 80017ae:	2102      	movs	r1, #2
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <turnOnGreen+0x2c>)
 80017b2:	f001 fcdd 	bl	8003170 <HAL_GPIO_WritePin>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	48000400 	.word	0x48000400

080017c0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	b08a      	sub	sp, #40	; 0x28
 80017c4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c6:	f107 0314 	add.w	r3, r7, #20
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]
 80017ce:	605a      	str	r2, [r3, #4]
 80017d0:	609a      	str	r2, [r3, #8]
 80017d2:	60da      	str	r2, [r3, #12]
 80017d4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017d6:	4b54      	ldr	r3, [pc, #336]	; (8001928 <MX_GPIO_Init+0x168>)
 80017d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017da:	4a53      	ldr	r2, [pc, #332]	; (8001928 <MX_GPIO_Init+0x168>)
 80017dc:	f043 0304 	orr.w	r3, r3, #4
 80017e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017e2:	4b51      	ldr	r3, [pc, #324]	; (8001928 <MX_GPIO_Init+0x168>)
 80017e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017e6:	f003 0304 	and.w	r3, r3, #4
 80017ea:	613b      	str	r3, [r7, #16]
 80017ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	4b4e      	ldr	r3, [pc, #312]	; (8001928 <MX_GPIO_Init+0x168>)
 80017f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017f2:	4a4d      	ldr	r2, [pc, #308]	; (8001928 <MX_GPIO_Init+0x168>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017fa:	4b4b      	ldr	r3, [pc, #300]	; (8001928 <MX_GPIO_Init+0x168>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017fe:	f003 0301 	and.w	r3, r3, #1
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001806:	4b48      	ldr	r3, [pc, #288]	; (8001928 <MX_GPIO_Init+0x168>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800180a:	4a47      	ldr	r2, [pc, #284]	; (8001928 <MX_GPIO_Init+0x168>)
 800180c:	f043 0302 	orr.w	r3, r3, #2
 8001810:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001812:	4b45      	ldr	r3, [pc, #276]	; (8001928 <MX_GPIO_Init+0x168>)
 8001814:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	60bb      	str	r3, [r7, #8]
 800181c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800181e:	4b42      	ldr	r3, [pc, #264]	; (8001928 <MX_GPIO_Init+0x168>)
 8001820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001822:	4a41      	ldr	r2, [pc, #260]	; (8001928 <MX_GPIO_Init+0x168>)
 8001824:	f043 0308 	orr.w	r3, r3, #8
 8001828:	64d3      	str	r3, [r2, #76]	; 0x4c
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <MX_GPIO_Init+0x168>)
 800182c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800182e:	f003 0308 	and.w	r3, r3, #8
 8001832:	607b      	str	r3, [r7, #4]
 8001834:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SCE_GPIO_Port, SCE_Pin, GPIO_PIN_SET);
 8001836:	2201      	movs	r2, #1
 8001838:	2110      	movs	r1, #16
 800183a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800183e:	f001 fc97 	bl	8003170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_Pin|Relay_Pin|YELLOW_Pin, GPIO_PIN_RESET);
 8001842:	2200      	movs	r2, #0
 8001844:	2116      	movs	r1, #22
 8001846:	4839      	ldr	r0, [pc, #228]	; (800192c <MX_GPIO_Init+0x16c>)
 8001848:	f001 fc92 	bl	8003170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay2_GPIO_Port, Relay2_Pin, GPIO_PIN_RESET);
 800184c:	2200      	movs	r2, #0
 800184e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001852:	4837      	ldr	r0, [pc, #220]	; (8001930 <MX_GPIO_Init+0x170>)
 8001854:	f001 fc8c 	bl	8003170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_GPIO_Port, RED_Pin, GPIO_PIN_RESET);
 8001858:	2200      	movs	r2, #0
 800185a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800185e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001862:	f001 fc85 	bl	8003170 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = URBTN_Pin;
 8001866:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800186a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800186c:	4b31      	ldr	r3, [pc, #196]	; (8001934 <MX_GPIO_Init+0x174>)
 800186e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(URBTN_GPIO_Port, &GPIO_InitStruct);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	482f      	ldr	r0, [pc, #188]	; (8001938 <MX_GPIO_Init+0x178>)
 800187c:	f001 fae6 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SCE_Pin;
 8001880:	2310      	movs	r3, #16
 8001882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001884:	2301      	movs	r3, #1
 8001886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001888:	2301      	movs	r3, #1
 800188a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800188c:	2300      	movs	r3, #0
 800188e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SCE_GPIO_Port, &GPIO_InitStruct);
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	4619      	mov	r1, r3
 8001896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800189a:	f001 fad7 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PIR_Pin;
 800189e:	2301      	movs	r3, #1
 80018a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018a2:	2300      	movs	r3, #0
 80018a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 0314 	add.w	r3, r7, #20
 80018ae:	4619      	mov	r1, r3
 80018b0:	481e      	ldr	r0, [pc, #120]	; (800192c <MX_GPIO_Init+0x16c>)
 80018b2:	f001 facb 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_Pin|Relay_Pin|YELLOW_Pin;
 80018b6:	2316      	movs	r3, #22
 80018b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ba:	2301      	movs	r3, #1
 80018bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018c2:	2300      	movs	r3, #0
 80018c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c6:	f107 0314 	add.w	r3, r7, #20
 80018ca:	4619      	mov	r1, r3
 80018cc:	4817      	ldr	r0, [pc, #92]	; (800192c <MX_GPIO_Init+0x16c>)
 80018ce:	f001 fabd 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Relay2_Pin;
 80018d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80018d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d8:	2301      	movs	r3, #1
 80018da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e0:	2300      	movs	r3, #0
 80018e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Relay2_GPIO_Port, &GPIO_InitStruct);
 80018e4:	f107 0314 	add.w	r3, r7, #20
 80018e8:	4619      	mov	r1, r3
 80018ea:	4811      	ldr	r0, [pc, #68]	; (8001930 <MX_GPIO_Init+0x170>)
 80018ec:	f001 faae 	bl	8002e4c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RED_Pin;
 80018f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f6:	2301      	movs	r3, #1
 80018f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fe:	2300      	movs	r3, #0
 8001900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RED_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800190c:	f001 fa9e 	bl	8002e4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001910:	2200      	movs	r2, #0
 8001912:	2105      	movs	r1, #5
 8001914:	2028      	movs	r0, #40	; 0x28
 8001916:	f000 ff9d 	bl	8002854 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800191a:	2028      	movs	r0, #40	; 0x28
 800191c:	f000 ffb6 	bl	800288c <HAL_NVIC_EnableIRQ>

}
 8001920:	bf00      	nop
 8001922:	3728      	adds	r7, #40	; 0x28
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40021000 	.word	0x40021000
 800192c:	48000400 	.word	0x48000400
 8001930:	48000c00 	.word	0x48000c00
 8001934:	10110000 	.word	0x10110000
 8001938:	48000800 	.word	0x48000800

0800193c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001940:	4b1b      	ldr	r3, [pc, #108]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001942:	4a1c      	ldr	r2, [pc, #112]	; (80019b4 <MX_I2C1_Init+0x78>)
 8001944:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 8001946:	4b1a      	ldr	r3, [pc, #104]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001948:	f640 6214 	movw	r2, #3604	; 0xe14
 800194c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800194e:	4b18      	ldr	r3, [pc, #96]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001954:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001956:	2201      	movs	r2, #1
 8001958:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <MX_I2C1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001960:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001962:	2200      	movs	r2, #0
 8001964:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800196c:	4b10      	ldr	r3, [pc, #64]	; (80019b0 <MX_I2C1_Init+0x74>)
 800196e:	2200      	movs	r2, #0
 8001970:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <MX_I2C1_Init+0x74>)
 8001974:	2200      	movs	r2, #0
 8001976:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001978:	480d      	ldr	r0, [pc, #52]	; (80019b0 <MX_I2C1_Init+0x74>)
 800197a:	f001 fc43 	bl	8003204 <HAL_I2C_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001984:	f000 f908 	bl	8001b98 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001988:	2100      	movs	r1, #0
 800198a:	4809      	ldr	r0, [pc, #36]	; (80019b0 <MX_I2C1_Init+0x74>)
 800198c:	f001 ff32 	bl	80037f4 <HAL_I2CEx_ConfigAnalogFilter>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001996:	f000 f8ff 	bl	8001b98 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800199a:	2100      	movs	r1, #0
 800199c:	4804      	ldr	r0, [pc, #16]	; (80019b0 <MX_I2C1_Init+0x74>)
 800199e:	f001 ff74 	bl	800388a <HAL_I2CEx_ConfigDigitalFilter>
 80019a2:	4603      	mov	r3, r0
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d001      	beq.n	80019ac <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80019a8:	f000 f8f6 	bl	8001b98 <Error_Handler>
  }

}
 80019ac:	bf00      	nop
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	200011e0 	.word	0x200011e0
 80019b4:	40005400 	.word	0x40005400

080019b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b08a      	sub	sp, #40	; 0x28
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c0:	f107 0314 	add.w	r3, r7, #20
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_I2C_MspInit+0x7c>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d128      	bne.n	8001a2c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019da:	4b17      	ldr	r3, [pc, #92]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 80019dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019de:	4a16      	ldr	r2, [pc, #88]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80019e6:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 80019e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80019f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f8:	2312      	movs	r3, #18
 80019fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019fc:	2301      	movs	r3, #1
 80019fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a00:	2303      	movs	r3, #3
 8001a02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a04:	2304      	movs	r3, #4
 8001a06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	480b      	ldr	r0, [pc, #44]	; (8001a3c <HAL_I2C_MspInit+0x84>)
 8001a10:	f001 fa1c 	bl	8002e4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 8001a16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a18:	4a07      	ldr	r2, [pc, #28]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 8001a1a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a1e:	6593      	str	r3, [r2, #88]	; 0x58
 8001a20:	4b05      	ldr	r3, [pc, #20]	; (8001a38 <HAL_I2C_MspInit+0x80>)
 8001a22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001a2c:	bf00      	nop
 8001a2e:	3728      	adds	r7, #40	; 0x28
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40005400 	.word	0x40005400
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	48000400 	.word	0x48000400

08001a40 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b082      	sub	sp, #8
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 10);
 8001a48:	1d39      	adds	r1, r7, #4
 8001a4a:	230a      	movs	r3, #10
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	4804      	ldr	r0, [pc, #16]	; (8001a60 <__io_putchar+0x20>)
 8001a50:	f004 fb70 	bl	8006134 <HAL_UART_Transmit>

	return 1;
 8001a54:	2301      	movs	r3, #1
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20001488 	.word	0x20001488

08001a64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a68:	f000 fde1 	bl	800262e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a6c:	f000 f815 	bl	8001a9a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a70:	f7ff fea6 	bl	80017c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a74:	f7ff fae6 	bl	8001044 <MX_DMA_Init>
  MX_UART4_Init();
 8001a78:	f000 fad8 	bl	800202c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8001a7c:	f000 fb22 	bl	80020c4 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001a80:	f000 fbb8 	bl	80021f4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001a84:	f7ff ff5a 	bl	800193c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001a88:	f000 fb68 	bl	800215c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001a8c:	f000 f888 	bl	8001ba0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 8001a90:	f7ff fb34 	bl	80010fc <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001a94:	f006 f8d6 	bl	8007c44 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <main+0x34>

08001a9a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a9a:	b580      	push	{r7, lr}
 8001a9c:	b0bc      	sub	sp, #240	; 0xf0
 8001a9e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001aa4:	2244      	movs	r2, #68	; 0x44
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f007 fb06 	bl	80090ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001aae:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
 8001ab6:	605a      	str	r2, [r3, #4]
 8001ab8:	609a      	str	r2, [r3, #8]
 8001aba:	60da      	str	r2, [r3, #12]
 8001abc:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2294      	movs	r2, #148	; 0x94
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f007 faf8 	bl	80090ba <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001aca:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ace:	f001 ff49 	bl	8003964 <HAL_PWREx_ControlVoltageScaling>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <SystemClock_Config+0x42>
  {
    Error_Handler();
 8001ad8:	f000 f85e 	bl	8001b98 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001adc:	2310      	movs	r3, #16
 8001ade:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001aee:	2360      	movs	r3, #96	; 0x60
 8001af0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001afa:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001afe:	4618      	mov	r0, r3
 8001b00:	f001 ffd4 	bl	8003aac <HAL_RCC_OscConfig>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001b0a:	f000 f845 	bl	8001b98 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b0e:	230f      	movs	r3, #15
 8001b10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001b14:	2300      	movs	r3, #0
 8001b16:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b20:	2300      	movs	r3, #0
 8001b22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b26:	2300      	movs	r3, #0
 8001b28:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001b2c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001b30:	2100      	movs	r1, #0
 8001b32:	4618      	mov	r0, r3
 8001b34:	f002 fbe0 	bl	80042f8 <HAL_RCC_ClockConfig>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001b3e:	f000 f82b 	bl	8001b98 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8001b42:	234f      	movs	r3, #79	; 0x4f
 8001b44:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_UART4
                              |RCC_PERIPHCLK_I2C1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b46:	2300      	movs	r3, #0
 8001b48:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b56:	2300      	movs	r3, #0
 8001b58:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f002 fead 	bl	80048bc <HAL_RCCEx_PeriphCLKConfig>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001b68:	f000 f816 	bl	8001b98 <Error_Handler>
  }
}
 8001b6c:	bf00      	nop
 8001b6e:	37f0      	adds	r7, #240	; 0xf0
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a04      	ldr	r2, [pc, #16]	; (8001b94 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d101      	bne.n	8001b8a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b86:	f000 fd6b 	bl	8002660 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40001000 	.word	0x40001000

08001b98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b9c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b9e:	e7fe      	b.n	8001b9e <Error_Handler+0x6>

08001ba0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8001ba4:	4b1b      	ldr	r3, [pc, #108]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001ba6:	4a1c      	ldr	r2, [pc, #112]	; (8001c18 <MX_SPI1_Init+0x78>)
 8001ba8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001baa:	4b1a      	ldr	r3, [pc, #104]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001bb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bb2:	4b18      	ldr	r3, [pc, #96]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bba:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001bbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001bc0:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001bd4:	4b0f      	ldr	r3, [pc, #60]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bd6:	2230      	movs	r2, #48	; 0x30
 8001bd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bda:	4b0e      	ldr	r3, [pc, #56]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001be0:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001be6:	4b0b      	ldr	r3, [pc, #44]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bec:	4b09      	ldr	r3, [pc, #36]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bee:	2207      	movs	r2, #7
 8001bf0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bf2:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bfe:	4805      	ldr	r0, [pc, #20]	; (8001c14 <MX_SPI1_Init+0x74>)
 8001c00:	f003 fb64 	bl	80052cc <HAL_SPI_Init>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c0a:	f7ff ffc5 	bl	8001b98 <Error_Handler>
  }

}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	2000122c 	.word	0x2000122c
 8001c18:	40013000 	.word	0x40013000

08001c1c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	; 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a17      	ldr	r2, [pc, #92]	; (8001c98 <HAL_SPI_MspInit+0x7c>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d128      	bne.n	8001c90 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c42:	4a16      	ldr	r2, [pc, #88]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001c48:	6613      	str	r3, [r2, #96]	; 0x60
 8001c4a:	4b14      	ldr	r3, [pc, #80]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c52:	613b      	str	r3, [r7, #16]
 8001c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5a:	4a10      	ldr	r2, [pc, #64]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c5c:	f043 0301 	orr.w	r3, r3, #1
 8001c60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <HAL_SPI_MspInit+0x80>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c6e:	23e0      	movs	r3, #224	; 0xe0
 8001c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c72:	2302      	movs	r3, #2
 8001c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c7e:	2305      	movs	r3, #5
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c82:	f107 0314 	add.w	r3, r7, #20
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c8c:	f001 f8de 	bl	8002e4c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001c90:	bf00      	nop
 8001c92:	3728      	adds	r7, #40	; 0x28
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40013000 	.word	0x40013000
 8001c9c:	40021000 	.word	0x40021000

08001ca0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca6:	4b11      	ldr	r3, [pc, #68]	; (8001cec <HAL_MspInit+0x4c>)
 8001ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001caa:	4a10      	ldr	r2, [pc, #64]	; (8001cec <HAL_MspInit+0x4c>)
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6613      	str	r3, [r2, #96]	; 0x60
 8001cb2:	4b0e      	ldr	r3, [pc, #56]	; (8001cec <HAL_MspInit+0x4c>)
 8001cb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	607b      	str	r3, [r7, #4]
 8001cbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cbe:	4b0b      	ldr	r3, [pc, #44]	; (8001cec <HAL_MspInit+0x4c>)
 8001cc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cc2:	4a0a      	ldr	r2, [pc, #40]	; (8001cec <HAL_MspInit+0x4c>)
 8001cc4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cc8:	6593      	str	r3, [r2, #88]	; 0x58
 8001cca:	4b08      	ldr	r3, [pc, #32]	; (8001cec <HAL_MspInit+0x4c>)
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	210f      	movs	r1, #15
 8001cda:	f06f 0001 	mvn.w	r0, #1
 8001cde:	f000 fdb9 	bl	8002854 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	40021000 	.word	0x40021000

08001cf0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08c      	sub	sp, #48	; 0x30
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001d00:	2200      	movs	r2, #0
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	2036      	movs	r0, #54	; 0x36
 8001d06:	f000 fda5 	bl	8002854 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001d0a:	2036      	movs	r0, #54	; 0x36
 8001d0c:	f000 fdbe 	bl	800288c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001d10:	4b1e      	ldr	r3, [pc, #120]	; (8001d8c <HAL_InitTick+0x9c>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d14:	4a1d      	ldr	r2, [pc, #116]	; (8001d8c <HAL_InitTick+0x9c>)
 8001d16:	f043 0310 	orr.w	r3, r3, #16
 8001d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8001d1c:	4b1b      	ldr	r3, [pc, #108]	; (8001d8c <HAL_InitTick+0x9c>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d28:	f107 0210 	add.w	r2, r7, #16
 8001d2c:	f107 0314 	add.w	r3, r7, #20
 8001d30:	4611      	mov	r1, r2
 8001d32:	4618      	mov	r0, r3
 8001d34:	f002 fcce 	bl	80046d4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001d38:	f002 fca0 	bl	800467c <HAL_RCC_GetPCLK1Freq>
 8001d3c:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d40:	4a13      	ldr	r2, [pc, #76]	; (8001d90 <HAL_InitTick+0xa0>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	0c9b      	lsrs	r3, r3, #18
 8001d48:	3b01      	subs	r3, #1
 8001d4a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d4e:	4a12      	ldr	r2, [pc, #72]	; (8001d98 <HAL_InitTick+0xa8>)
 8001d50:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001d52:	4b10      	ldr	r3, [pc, #64]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d54:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d58:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001d5a:	4a0e      	ldr	r2, [pc, #56]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d5e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001d60:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d66:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001d6c:	4809      	ldr	r0, [pc, #36]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d6e:	f003 febf 	bl	8005af0 <HAL_TIM_Base_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d104      	bne.n	8001d82 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001d78:	4806      	ldr	r0, [pc, #24]	; (8001d94 <HAL_InitTick+0xa4>)
 8001d7a:	f003 ff1b 	bl	8005bb4 <HAL_TIM_Base_Start_IT>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	e000      	b.n	8001d84 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3730      	adds	r7, #48	; 0x30
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000
 8001d90:	431bde83 	.word	0x431bde83
 8001d94:	20001290 	.word	0x20001290
 8001d98:	40001000 	.word	0x40001000

08001d9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001da0:	e7fe      	b.n	8001da0 <NMI_Handler+0x4>

08001da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001da2:	b480      	push	{r7}
 8001da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001da6:	e7fe      	b.n	8001da6 <HardFault_Handler+0x4>

08001da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dac:	e7fe      	b.n	8001dac <MemManage_Handler+0x4>

08001dae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001dae:	b480      	push	{r7}
 8001db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001db2:	e7fe      	b.n	8001db2 <BusFault_Handler+0x4>

08001db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db4:	b480      	push	{r7}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db8:	e7fe      	b.n	8001db8 <UsageFault_Handler+0x4>

08001dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dba:	b480      	push	{r7}
 8001dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001dcc:	4802      	ldr	r0, [pc, #8]	; (8001dd8 <DMA1_Channel1_IRQHandler+0x10>)
 8001dce:	f000 feed 	bl	8002bac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	2000133c 	.word	0x2000133c

08001ddc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001de0:	4802      	ldr	r0, [pc, #8]	; (8001dec <DMA1_Channel2_IRQHandler+0x10>)
 8001de2:	f000 fee3 	bl	8002bac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	20001428 	.word	0x20001428

08001df0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8001df4:	4802      	ldr	r0, [pc, #8]	; (8001e00 <DMA1_Channel3_IRQHandler+0x10>)
 8001df6:	f000 fed9 	bl	8002bac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200012dc 	.word	0x200012dc

08001e04 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8001e08:	4802      	ldr	r0, [pc, #8]	; (8001e14 <DMA1_Channel4_IRQHandler+0x10>)
 8001e0a:	f000 fecf 	bl	8002bac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	2000162c 	.word	0x2000162c

08001e18 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e1c:	4802      	ldr	r0, [pc, #8]	; (8001e28 <USART1_IRQHandler+0x10>)
 8001e1e:	f004 fc05 	bl	800662c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	20001488 	.word	0x20001488

08001e2c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001e30:	4802      	ldr	r0, [pc, #8]	; (8001e3c <USART3_IRQHandler+0x10>)
 8001e32:	f004 fbfb 	bl	800662c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	2000139c 	.word	0x2000139c

08001e40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001e44:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001e48:	f001 f9c4 	bl	80031d4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e54:	4802      	ldr	r0, [pc, #8]	; (8001e60 <UART4_IRQHandler+0x10>)
 8001e56:	f004 fbe9 	bl	800662c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001e5a:	bf00      	nop
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	20001514 	.word	0x20001514

08001e64 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e68:	4802      	ldr	r0, [pc, #8]	; (8001e74 <TIM6_DAC_IRQHandler+0x10>)
 8001e6a:	f003 ff13 	bl	8005c94 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	20001290 	.word	0x20001290

08001e78 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	e00a      	b.n	8001ea0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001e8a:	f3af 8000 	nop.w
 8001e8e:	4601      	mov	r1, r0
 8001e90:	68bb      	ldr	r3, [r7, #8]
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	60ba      	str	r2, [r7, #8]
 8001e96:	b2ca      	uxtb	r2, r1
 8001e98:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	697a      	ldr	r2, [r7, #20]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	dbf0      	blt.n	8001e8a <_read+0x12>
	}

return len;
 8001ea8:	687b      	ldr	r3, [r7, #4]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3718      	adds	r7, #24
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b086      	sub	sp, #24
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	60f8      	str	r0, [r7, #12]
 8001eba:	60b9      	str	r1, [r7, #8]
 8001ebc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	e009      	b.n	8001ed8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	60ba      	str	r2, [r7, #8]
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff fdb7 	bl	8001a40 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	dbf1      	blt.n	8001ec4 <_write+0x12>
	}
	return len;
 8001ee0:	687b      	ldr	r3, [r7, #4]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <_close>:

int _close(int file)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
	return -1;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f12:	605a      	str	r2, [r3, #4]
	return 0;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_isatty>:

int _isatty(int file)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
	return 1;
 8001f2a:	2301      	movs	r3, #1
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
	return 0;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
	...

08001f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <_sbrk+0x5c>)
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <_sbrk+0x60>)
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <_sbrk+0x64>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <_sbrk+0x68>)
 8001f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f76:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <_sbrk+0x64>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d207      	bcs.n	8001f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f84:	f007 f864 	bl	8009050 <__errno>
 8001f88:	4602      	mov	r2, r0
 8001f8a:	230c      	movs	r3, #12
 8001f8c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f92:	e009      	b.n	8001fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <_sbrk+0x64>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9a:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4a05      	ldr	r2, [pc, #20]	; (8001fb8 <_sbrk+0x64>)
 8001fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	200a0000 	.word	0x200a0000
 8001fb4:	00000400 	.word	0x00000400
 8001fb8:	2000047c 	.word	0x2000047c
 8001fbc:	20001698 	.word	0x20001698

08001fc0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fc4:	4b17      	ldr	r3, [pc, #92]	; (8002024 <SystemInit+0x64>)
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fca:	4a16      	ldr	r2, [pc, #88]	; (8002024 <SystemInit+0x64>)
 8001fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001fd4:	4b14      	ldr	r3, [pc, #80]	; (8002028 <SystemInit+0x68>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a13      	ldr	r2, [pc, #76]	; (8002028 <SystemInit+0x68>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001fe0:	4b11      	ldr	r3, [pc, #68]	; (8002028 <SystemInit+0x68>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001fe6:	4b10      	ldr	r3, [pc, #64]	; (8002028 <SystemInit+0x68>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a0f      	ldr	r2, [pc, #60]	; (8002028 <SystemInit+0x68>)
 8001fec:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8001ff0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001ff4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001ff6:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <SystemInit+0x68>)
 8001ff8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ffc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <SystemInit+0x68>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a09      	ldr	r2, [pc, #36]	; (8002028 <SystemInit+0x68>)
 8002004:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002008:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800200a:	4b07      	ldr	r3, [pc, #28]	; (8002028 <SystemInit+0x68>)
 800200c:	2200      	movs	r2, #0
 800200e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <SystemInit+0x64>)
 8002012:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002016:	609a      	str	r2, [r3, #8]
#endif
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	e000ed00 	.word	0xe000ed00
 8002028:	40021000 	.word	0x40021000

0800202c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0

  huart4.Instance = UART4;
 8002030:	4b22      	ldr	r3, [pc, #136]	; (80020bc <MX_UART4_Init+0x90>)
 8002032:	4a23      	ldr	r2, [pc, #140]	; (80020c0 <MX_UART4_Init+0x94>)
 8002034:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 38400;
 8002036:	4b21      	ldr	r3, [pc, #132]	; (80020bc <MX_UART4_Init+0x90>)
 8002038:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800203c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800203e:	4b1f      	ldr	r3, [pc, #124]	; (80020bc <MX_UART4_Init+0x90>)
 8002040:	2200      	movs	r2, #0
 8002042:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002044:	4b1d      	ldr	r3, [pc, #116]	; (80020bc <MX_UART4_Init+0x90>)
 8002046:	2200      	movs	r2, #0
 8002048:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800204a:	4b1c      	ldr	r3, [pc, #112]	; (80020bc <MX_UART4_Init+0x90>)
 800204c:	2200      	movs	r2, #0
 800204e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002050:	4b1a      	ldr	r3, [pc, #104]	; (80020bc <MX_UART4_Init+0x90>)
 8002052:	220c      	movs	r2, #12
 8002054:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002056:	4b19      	ldr	r3, [pc, #100]	; (80020bc <MX_UART4_Init+0x90>)
 8002058:	2200      	movs	r2, #0
 800205a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800205c:	4b17      	ldr	r3, [pc, #92]	; (80020bc <MX_UART4_Init+0x90>)
 800205e:	2200      	movs	r2, #0
 8002060:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002062:	4b16      	ldr	r3, [pc, #88]	; (80020bc <MX_UART4_Init+0x90>)
 8002064:	2200      	movs	r2, #0
 8002066:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002068:	4b14      	ldr	r3, [pc, #80]	; (80020bc <MX_UART4_Init+0x90>)
 800206a:	2200      	movs	r2, #0
 800206c:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800206e:	4b13      	ldr	r3, [pc, #76]	; (80020bc <MX_UART4_Init+0x90>)
 8002070:	2200      	movs	r2, #0
 8002072:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002074:	4811      	ldr	r0, [pc, #68]	; (80020bc <MX_UART4_Init+0x90>)
 8002076:	f004 f80d 	bl	8006094 <HAL_UART_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002080:	f7ff fd8a 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002084:	2100      	movs	r1, #0
 8002086:	480d      	ldr	r0, [pc, #52]	; (80020bc <MX_UART4_Init+0x90>)
 8002088:	f005 fcdf 	bl	8007a4a <HAL_UARTEx_SetTxFifoThreshold>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002092:	f7ff fd81 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002096:	2100      	movs	r1, #0
 8002098:	4808      	ldr	r0, [pc, #32]	; (80020bc <MX_UART4_Init+0x90>)
 800209a:	f005 fd14 	bl	8007ac6 <HAL_UARTEx_SetRxFifoThreshold>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d001      	beq.n	80020a8 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80020a4:	f7ff fd78 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 80020a8:	4804      	ldr	r0, [pc, #16]	; (80020bc <MX_UART4_Init+0x90>)
 80020aa:	f005 fc95 	bl	80079d8 <HAL_UARTEx_DisableFifoMode>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 80020b4:	f7ff fd70 	bl	8001b98 <Error_Handler>
  }

}
 80020b8:	bf00      	nop
 80020ba:	bd80      	pop	{r7, pc}
 80020bc:	20001514 	.word	0x20001514
 80020c0:	40004c00 	.word	0x40004c00

080020c4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80020c8:	4b22      	ldr	r3, [pc, #136]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020ca:	4a23      	ldr	r2, [pc, #140]	; (8002158 <MX_USART1_UART_Init+0x94>)
 80020cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020ce:	4b21      	ldr	r3, [pc, #132]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020d6:	4b1f      	ldr	r3, [pc, #124]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020d8:	2200      	movs	r2, #0
 80020da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80020dc:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020de:	2200      	movs	r2, #0
 80020e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80020e2:	4b1c      	ldr	r3, [pc, #112]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80020e8:	4b1a      	ldr	r3, [pc, #104]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020ea:	220c      	movs	r2, #12
 80020ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ee:	4b19      	ldr	r3, [pc, #100]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f4:	4b17      	ldr	r3, [pc, #92]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020fa:	4b16      	ldr	r3, [pc, #88]	; (8002154 <MX_USART1_UART_Init+0x90>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002100:	4b14      	ldr	r3, [pc, #80]	; (8002154 <MX_USART1_UART_Init+0x90>)
 8002102:	2200      	movs	r2, #0
 8002104:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002106:	4b13      	ldr	r3, [pc, #76]	; (8002154 <MX_USART1_UART_Init+0x90>)
 8002108:	2200      	movs	r2, #0
 800210a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800210c:	4811      	ldr	r0, [pc, #68]	; (8002154 <MX_USART1_UART_Init+0x90>)
 800210e:	f003 ffc1 	bl	8006094 <HAL_UART_Init>
 8002112:	4603      	mov	r3, r0
 8002114:	2b00      	cmp	r3, #0
 8002116:	d001      	beq.n	800211c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002118:	f7ff fd3e 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800211c:	2100      	movs	r1, #0
 800211e:	480d      	ldr	r0, [pc, #52]	; (8002154 <MX_USART1_UART_Init+0x90>)
 8002120:	f005 fc93 	bl	8007a4a <HAL_UARTEx_SetTxFifoThreshold>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800212a:	f7ff fd35 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800212e:	2100      	movs	r1, #0
 8002130:	4808      	ldr	r0, [pc, #32]	; (8002154 <MX_USART1_UART_Init+0x90>)
 8002132:	f005 fcc8 	bl	8007ac6 <HAL_UARTEx_SetRxFifoThreshold>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800213c:	f7ff fd2c 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002140:	4804      	ldr	r0, [pc, #16]	; (8002154 <MX_USART1_UART_Init+0x90>)
 8002142:	f005 fc49 	bl	80079d8 <HAL_UARTEx_DisableFifoMode>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800214c:	f7ff fd24 	bl	8001b98 <Error_Handler>
  }

}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20001488 	.word	0x20001488
 8002158:	40013800 	.word	0x40013800

0800215c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002160:	4b22      	ldr	r3, [pc, #136]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002162:	4a23      	ldr	r2, [pc, #140]	; (80021f0 <MX_USART2_UART_Init+0x94>)
 8002164:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002166:	4b21      	ldr	r3, [pc, #132]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002168:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800216c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800216e:	4b1f      	ldr	r3, [pc, #124]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800217a:	4b1c      	ldr	r3, [pc, #112]	; (80021ec <MX_USART2_UART_Init+0x90>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002180:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002182:	220c      	movs	r2, #12
 8002184:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002186:	4b19      	ldr	r3, [pc, #100]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800218c:	4b17      	ldr	r3, [pc, #92]	; (80021ec <MX_USART2_UART_Init+0x90>)
 800218e:	2200      	movs	r2, #0
 8002190:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002192:	4b16      	ldr	r3, [pc, #88]	; (80021ec <MX_USART2_UART_Init+0x90>)
 8002194:	2200      	movs	r2, #0
 8002196:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002198:	4b14      	ldr	r3, [pc, #80]	; (80021ec <MX_USART2_UART_Init+0x90>)
 800219a:	2200      	movs	r2, #0
 800219c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800219e:	4b13      	ldr	r3, [pc, #76]	; (80021ec <MX_USART2_UART_Init+0x90>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a4:	4811      	ldr	r0, [pc, #68]	; (80021ec <MX_USART2_UART_Init+0x90>)
 80021a6:	f003 ff75 	bl	8006094 <HAL_UART_Init>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80021b0:	f7ff fcf2 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021b4:	2100      	movs	r1, #0
 80021b6:	480d      	ldr	r0, [pc, #52]	; (80021ec <MX_USART2_UART_Init+0x90>)
 80021b8:	f005 fc47 	bl	8007a4a <HAL_UARTEx_SetTxFifoThreshold>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d001      	beq.n	80021c6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80021c2:	f7ff fce9 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80021c6:	2100      	movs	r1, #0
 80021c8:	4808      	ldr	r0, [pc, #32]	; (80021ec <MX_USART2_UART_Init+0x90>)
 80021ca:	f005 fc7c 	bl	8007ac6 <HAL_UARTEx_SetRxFifoThreshold>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80021d4:	f7ff fce0 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80021d8:	4804      	ldr	r0, [pc, #16]	; (80021ec <MX_USART2_UART_Init+0x90>)
 80021da:	f005 fbfd 	bl	80079d8 <HAL_UARTEx_DisableFifoMode>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80021e4:	f7ff fcd8 	bl	8001b98 <Error_Handler>
  }

}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200015a0 	.word	0x200015a0
 80021f0:	40004400 	.word	0x40004400

080021f4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80021f8:	4b22      	ldr	r3, [pc, #136]	; (8002284 <MX_USART3_UART_Init+0x90>)
 80021fa:	4a23      	ldr	r2, [pc, #140]	; (8002288 <MX_USART3_UART_Init+0x94>)
 80021fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80021fe:	4b21      	ldr	r3, [pc, #132]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002200:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002204:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002206:	4b1f      	ldr	r3, [pc, #124]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002208:	2200      	movs	r2, #0
 800220a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800220c:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <MX_USART3_UART_Init+0x90>)
 800220e:	2200      	movs	r2, #0
 8002210:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002212:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002218:	4b1a      	ldr	r3, [pc, #104]	; (8002284 <MX_USART3_UART_Init+0x90>)
 800221a:	220c      	movs	r2, #12
 800221c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800221e:	4b19      	ldr	r3, [pc, #100]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002220:	2200      	movs	r2, #0
 8002222:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002224:	4b17      	ldr	r3, [pc, #92]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002226:	2200      	movs	r2, #0
 8002228:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800222a:	4b16      	ldr	r3, [pc, #88]	; (8002284 <MX_USART3_UART_Init+0x90>)
 800222c:	2200      	movs	r2, #0
 800222e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002230:	4b14      	ldr	r3, [pc, #80]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002232:	2200      	movs	r2, #0
 8002234:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002236:	4b13      	ldr	r3, [pc, #76]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002238:	2200      	movs	r2, #0
 800223a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800223c:	4811      	ldr	r0, [pc, #68]	; (8002284 <MX_USART3_UART_Init+0x90>)
 800223e:	f003 ff29 	bl	8006094 <HAL_UART_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002248:	f7ff fca6 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800224c:	2100      	movs	r1, #0
 800224e:	480d      	ldr	r0, [pc, #52]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002250:	f005 fbfb 	bl	8007a4a <HAL_UARTEx_SetTxFifoThreshold>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800225a:	f7ff fc9d 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800225e:	2100      	movs	r1, #0
 8002260:	4808      	ldr	r0, [pc, #32]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002262:	f005 fc30 	bl	8007ac6 <HAL_UARTEx_SetRxFifoThreshold>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800226c:	f7ff fc94 	bl	8001b98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002270:	4804      	ldr	r0, [pc, #16]	; (8002284 <MX_USART3_UART_Init+0x90>)
 8002272:	f005 fbb1 	bl	80079d8 <HAL_UARTEx_DisableFifoMode>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800227c:	f7ff fc8c 	bl	8001b98 <Error_Handler>
  }

}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	2000139c 	.word	0x2000139c
 8002288:	40004800 	.word	0x40004800

0800228c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b090      	sub	sp, #64	; 0x40
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002294:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
 800229c:	605a      	str	r2, [r3, #4]
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	60da      	str	r2, [r3, #12]
 80022a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a76      	ldr	r2, [pc, #472]	; (8002484 <HAL_UART_MspInit+0x1f8>)
 80022aa:	4293      	cmp	r3, r2
 80022ac:	f040 8084 	bne.w	80023b8 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022b0:	4b75      	ldr	r3, [pc, #468]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022b4:	4a74      	ldr	r2, [pc, #464]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022b6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80022ba:	6593      	str	r3, [r2, #88]	; 0x58
 80022bc:	4b72      	ldr	r3, [pc, #456]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022c0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022c6:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c8:	4b6f      	ldr	r3, [pc, #444]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022cc:	4a6e      	ldr	r2, [pc, #440]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022ce:	f043 0301 	orr.w	r3, r3, #1
 80022d2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022d4:	4b6c      	ldr	r3, [pc, #432]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80022d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
 80022de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = CO2_TX_Pin|CO2_RX_Pin;
 80022e0:	2303      	movs	r3, #3
 80022e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ec:	2303      	movs	r3, #3
 80022ee:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80022f0:	2308      	movs	r3, #8
 80022f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022f8:	4619      	mov	r1, r3
 80022fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022fe:	f000 fda5 	bl	8002e4c <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Channel3;
 8002302:	4b62      	ldr	r3, [pc, #392]	; (800248c <HAL_UART_MspInit+0x200>)
 8002304:	4a62      	ldr	r2, [pc, #392]	; (8002490 <HAL_UART_MspInit+0x204>)
 8002306:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8002308:	4b60      	ldr	r3, [pc, #384]	; (800248c <HAL_UART_MspInit+0x200>)
 800230a:	221e      	movs	r2, #30
 800230c:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800230e:	4b5f      	ldr	r3, [pc, #380]	; (800248c <HAL_UART_MspInit+0x200>)
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002314:	4b5d      	ldr	r3, [pc, #372]	; (800248c <HAL_UART_MspInit+0x200>)
 8002316:	2200      	movs	r2, #0
 8002318:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800231a:	4b5c      	ldr	r3, [pc, #368]	; (800248c <HAL_UART_MspInit+0x200>)
 800231c:	2280      	movs	r2, #128	; 0x80
 800231e:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002320:	4b5a      	ldr	r3, [pc, #360]	; (800248c <HAL_UART_MspInit+0x200>)
 8002322:	2200      	movs	r2, #0
 8002324:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002326:	4b59      	ldr	r3, [pc, #356]	; (800248c <HAL_UART_MspInit+0x200>)
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800232c:	4b57      	ldr	r3, [pc, #348]	; (800248c <HAL_UART_MspInit+0x200>)
 800232e:	2220      	movs	r2, #32
 8002330:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002332:	4b56      	ldr	r3, [pc, #344]	; (800248c <HAL_UART_MspInit+0x200>)
 8002334:	2200      	movs	r2, #0
 8002336:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8002338:	4854      	ldr	r0, [pc, #336]	; (800248c <HAL_UART_MspInit+0x200>)
 800233a:	f000 fab5 	bl	80028a8 <HAL_DMA_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <HAL_UART_MspInit+0xbc>
    {
      Error_Handler();
 8002344:	f7ff fc28 	bl	8001b98 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a50      	ldr	r2, [pc, #320]	; (800248c <HAL_UART_MspInit+0x200>)
 800234c:	679a      	str	r2, [r3, #120]	; 0x78
 800234e:	4a4f      	ldr	r2, [pc, #316]	; (800248c <HAL_UART_MspInit+0x200>)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Channel4;
 8002354:	4b4f      	ldr	r3, [pc, #316]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002356:	4a50      	ldr	r2, [pc, #320]	; (8002498 <HAL_UART_MspInit+0x20c>)
 8002358:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 800235a:	4b4e      	ldr	r3, [pc, #312]	; (8002494 <HAL_UART_MspInit+0x208>)
 800235c:	221f      	movs	r2, #31
 800235e:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002360:	4b4c      	ldr	r3, [pc, #304]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002362:	2210      	movs	r2, #16
 8002364:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002366:	4b4b      	ldr	r3, [pc, #300]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002368:	2200      	movs	r2, #0
 800236a:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800236c:	4b49      	ldr	r3, [pc, #292]	; (8002494 <HAL_UART_MspInit+0x208>)
 800236e:	2280      	movs	r2, #128	; 0x80
 8002370:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002372:	4b48      	ldr	r3, [pc, #288]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002374:	2200      	movs	r2, #0
 8002376:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002378:	4b46      	ldr	r3, [pc, #280]	; (8002494 <HAL_UART_MspInit+0x208>)
 800237a:	2200      	movs	r2, #0
 800237c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800237e:	4b45      	ldr	r3, [pc, #276]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002380:	2200      	movs	r2, #0
 8002382:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002384:	4b43      	ldr	r3, [pc, #268]	; (8002494 <HAL_UART_MspInit+0x208>)
 8002386:	2200      	movs	r2, #0
 8002388:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 800238a:	4842      	ldr	r0, [pc, #264]	; (8002494 <HAL_UART_MspInit+0x208>)
 800238c:	f000 fa8c 	bl	80028a8 <HAL_DMA_Init>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 8002396:	f7ff fbff 	bl	8001b98 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a3d      	ldr	r2, [pc, #244]	; (8002494 <HAL_UART_MspInit+0x208>)
 800239e:	675a      	str	r2, [r3, #116]	; 0x74
 80023a0:	4a3c      	ldr	r2, [pc, #240]	; (8002494 <HAL_UART_MspInit+0x208>)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80023a6:	2200      	movs	r2, #0
 80023a8:	2105      	movs	r1, #5
 80023aa:	2034      	movs	r0, #52	; 0x34
 80023ac:	f000 fa52 	bl	8002854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80023b0:	2034      	movs	r0, #52	; 0x34
 80023b2:	f000 fa6b 	bl	800288c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80023b6:	e0ff      	b.n	80025b8 <HAL_UART_MspInit+0x32c>
  else if(uartHandle->Instance==USART1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4a37      	ldr	r2, [pc, #220]	; (800249c <HAL_UART_MspInit+0x210>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d130      	bne.n	8002424 <HAL_UART_MspInit+0x198>
    __HAL_RCC_USART1_CLK_ENABLE();
 80023c2:	4b31      	ldr	r3, [pc, #196]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023c6:	4a30      	ldr	r2, [pc, #192]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023cc:	6613      	str	r3, [r2, #96]	; 0x60
 80023ce:	4b2e      	ldr	r3, [pc, #184]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023d6:	623b      	str	r3, [r7, #32]
 80023d8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023da:	4b2b      	ldr	r3, [pc, #172]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023de:	4a2a      	ldr	r2, [pc, #168]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023e0:	f043 0302 	orr.w	r3, r3, #2
 80023e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80023e6:	4b28      	ldr	r3, [pc, #160]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 80023e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	61fb      	str	r3, [r7, #28]
 80023f0:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023f2:	23c0      	movs	r3, #192	; 0xc0
 80023f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f6:	2302      	movs	r3, #2
 80023f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023fe:	2303      	movs	r3, #3
 8002400:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002402:	2307      	movs	r3, #7
 8002404:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002406:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800240a:	4619      	mov	r1, r3
 800240c:	4824      	ldr	r0, [pc, #144]	; (80024a0 <HAL_UART_MspInit+0x214>)
 800240e:	f000 fd1d 	bl	8002e4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002412:	2200      	movs	r2, #0
 8002414:	2105      	movs	r1, #5
 8002416:	2025      	movs	r0, #37	; 0x25
 8002418:	f000 fa1c 	bl	8002854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800241c:	2025      	movs	r0, #37	; 0x25
 800241e:	f000 fa35 	bl	800288c <HAL_NVIC_EnableIRQ>
}
 8002422:	e0c9      	b.n	80025b8 <HAL_UART_MspInit+0x32c>
  else if(uartHandle->Instance==USART2)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a1e      	ldr	r2, [pc, #120]	; (80024a4 <HAL_UART_MspInit+0x218>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d13c      	bne.n	80024a8 <HAL_UART_MspInit+0x21c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800242e:	4b16      	ldr	r3, [pc, #88]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 8002430:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002432:	4a15      	ldr	r2, [pc, #84]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 8002434:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002438:	6593      	str	r3, [r2, #88]	; 0x58
 800243a:	4b13      	ldr	r3, [pc, #76]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 800243c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800243e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002442:	61bb      	str	r3, [r7, #24]
 8002444:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002446:	4b10      	ldr	r3, [pc, #64]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 8002448:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800244a:	4a0f      	ldr	r2, [pc, #60]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 800244c:	f043 0301 	orr.w	r3, r3, #1
 8002450:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002452:	4b0d      	ldr	r3, [pc, #52]	; (8002488 <HAL_UART_MspInit+0x1fc>)
 8002454:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002456:	f003 0301 	and.w	r3, r3, #1
 800245a:	617b      	str	r3, [r7, #20]
 800245c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800245e:	230c      	movs	r3, #12
 8002460:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002462:	2302      	movs	r3, #2
 8002464:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002466:	2300      	movs	r3, #0
 8002468:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800246a:	2303      	movs	r3, #3
 800246c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800246e:	2307      	movs	r3, #7
 8002470:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002472:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002476:	4619      	mov	r1, r3
 8002478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800247c:	f000 fce6 	bl	8002e4c <HAL_GPIO_Init>
}
 8002480:	e09a      	b.n	80025b8 <HAL_UART_MspInit+0x32c>
 8002482:	bf00      	nop
 8002484:	40004c00 	.word	0x40004c00
 8002488:	40021000 	.word	0x40021000
 800248c:	200012dc 	.word	0x200012dc
 8002490:	40020030 	.word	0x40020030
 8002494:	2000162c 	.word	0x2000162c
 8002498:	40020044 	.word	0x40020044
 800249c:	40013800 	.word	0x40013800
 80024a0:	48000400 	.word	0x48000400
 80024a4:	40004400 	.word	0x40004400
  else if(uartHandle->Instance==USART3)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a44      	ldr	r2, [pc, #272]	; (80025c0 <HAL_UART_MspInit+0x334>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	f040 8082 	bne.w	80025b8 <HAL_UART_MspInit+0x32c>
    __HAL_RCC_USART3_CLK_ENABLE();
 80024b4:	4b43      	ldr	r3, [pc, #268]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024b8:	4a42      	ldr	r2, [pc, #264]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024ba:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024be:	6593      	str	r3, [r2, #88]	; 0x58
 80024c0:	4b40      	ldr	r3, [pc, #256]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80024c8:	613b      	str	r3, [r7, #16]
 80024ca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024cc:	4b3d      	ldr	r3, [pc, #244]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d0:	4a3c      	ldr	r2, [pc, #240]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024d2:	f043 0304 	orr.w	r3, r3, #4
 80024d6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024d8:	4b3a      	ldr	r3, [pc, #232]	; (80025c4 <HAL_UART_MspInit+0x338>)
 80024da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024dc:	f003 0304 	and.w	r3, r3, #4
 80024e0:	60fb      	str	r3, [r7, #12]
 80024e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80024e4:	2330      	movs	r3, #48	; 0x30
 80024e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024e8:	2302      	movs	r3, #2
 80024ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024ec:	2300      	movs	r3, #0
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f0:	2303      	movs	r3, #3
 80024f2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80024f4:	2307      	movs	r3, #7
 80024f6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80024fc:	4619      	mov	r1, r3
 80024fe:	4832      	ldr	r0, [pc, #200]	; (80025c8 <HAL_UART_MspInit+0x33c>)
 8002500:	f000 fca4 	bl	8002e4c <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel1;
 8002504:	4b31      	ldr	r3, [pc, #196]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002506:	4a32      	ldr	r2, [pc, #200]	; (80025d0 <HAL_UART_MspInit+0x344>)
 8002508:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 800250a:	4b30      	ldr	r3, [pc, #192]	; (80025cc <HAL_UART_MspInit+0x340>)
 800250c:	221c      	movs	r2, #28
 800250e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002510:	4b2e      	ldr	r3, [pc, #184]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002512:	2200      	movs	r2, #0
 8002514:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002516:	4b2d      	ldr	r3, [pc, #180]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002518:	2200      	movs	r2, #0
 800251a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800251c:	4b2b      	ldr	r3, [pc, #172]	; (80025cc <HAL_UART_MspInit+0x340>)
 800251e:	2280      	movs	r2, #128	; 0x80
 8002520:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002522:	4b2a      	ldr	r3, [pc, #168]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002528:	4b28      	ldr	r3, [pc, #160]	; (80025cc <HAL_UART_MspInit+0x340>)
 800252a:	2200      	movs	r2, #0
 800252c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800252e:	4b27      	ldr	r3, [pc, #156]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002530:	2220      	movs	r2, #32
 8002532:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002534:	4b25      	ldr	r3, [pc, #148]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002536:	2200      	movs	r2, #0
 8002538:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 800253a:	4824      	ldr	r0, [pc, #144]	; (80025cc <HAL_UART_MspInit+0x340>)
 800253c:	f000 f9b4 	bl	80028a8 <HAL_DMA_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <HAL_UART_MspInit+0x2be>
      Error_Handler();
 8002546:	f7ff fb27 	bl	8001b98 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a1f      	ldr	r2, [pc, #124]	; (80025cc <HAL_UART_MspInit+0x340>)
 800254e:	679a      	str	r2, [r3, #120]	; 0x78
 8002550:	4a1e      	ldr	r2, [pc, #120]	; (80025cc <HAL_UART_MspInit+0x340>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002556:	4b1f      	ldr	r3, [pc, #124]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002558:	4a1f      	ldr	r2, [pc, #124]	; (80025d8 <HAL_UART_MspInit+0x34c>)
 800255a:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 800255c:	4b1d      	ldr	r3, [pc, #116]	; (80025d4 <HAL_UART_MspInit+0x348>)
 800255e:	221d      	movs	r2, #29
 8002560:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002562:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002564:	2210      	movs	r2, #16
 8002566:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002568:	4b1a      	ldr	r3, [pc, #104]	; (80025d4 <HAL_UART_MspInit+0x348>)
 800256a:	2200      	movs	r2, #0
 800256c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800256e:	4b19      	ldr	r3, [pc, #100]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002570:	2280      	movs	r2, #128	; 0x80
 8002572:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002574:	4b17      	ldr	r3, [pc, #92]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002576:	2200      	movs	r2, #0
 8002578:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800257a:	4b16      	ldr	r3, [pc, #88]	; (80025d4 <HAL_UART_MspInit+0x348>)
 800257c:	2200      	movs	r2, #0
 800257e:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002580:	4b14      	ldr	r3, [pc, #80]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002582:	2200      	movs	r2, #0
 8002584:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002586:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <HAL_UART_MspInit+0x348>)
 8002588:	2200      	movs	r2, #0
 800258a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800258c:	4811      	ldr	r0, [pc, #68]	; (80025d4 <HAL_UART_MspInit+0x348>)
 800258e:	f000 f98b 	bl	80028a8 <HAL_DMA_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <HAL_UART_MspInit+0x310>
      Error_Handler();
 8002598:	f7ff fafe 	bl	8001b98 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	4a0d      	ldr	r2, [pc, #52]	; (80025d4 <HAL_UART_MspInit+0x348>)
 80025a0:	675a      	str	r2, [r3, #116]	; 0x74
 80025a2:	4a0c      	ldr	r2, [pc, #48]	; (80025d4 <HAL_UART_MspInit+0x348>)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80025a8:	2200      	movs	r2, #0
 80025aa:	2105      	movs	r1, #5
 80025ac:	2027      	movs	r0, #39	; 0x27
 80025ae:	f000 f951 	bl	8002854 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80025b2:	2027      	movs	r0, #39	; 0x27
 80025b4:	f000 f96a 	bl	800288c <HAL_NVIC_EnableIRQ>
}
 80025b8:	bf00      	nop
 80025ba:	3740      	adds	r7, #64	; 0x40
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40004800 	.word	0x40004800
 80025c4:	40021000 	.word	0x40021000
 80025c8:	48000800 	.word	0x48000800
 80025cc:	2000133c 	.word	0x2000133c
 80025d0:	40020008 	.word	0x40020008
 80025d4:	20001428 	.word	0x20001428
 80025d8:	4002001c 	.word	0x4002001c

080025dc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80025dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002614 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025e0:	f7ff fcee 	bl	8001fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80025e4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80025e6:	e003      	b.n	80025f0 <LoopCopyDataInit>

080025e8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80025e8:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80025ea:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80025ec:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80025ee:	3104      	adds	r1, #4

080025f0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80025f0:	480a      	ldr	r0, [pc, #40]	; (800261c <LoopForever+0xa>)
	ldr	r3, =_edata
 80025f2:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <LoopForever+0xe>)
	adds	r2, r0, r1
 80025f4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80025f6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80025f8:	d3f6      	bcc.n	80025e8 <CopyDataInit>
	ldr	r2, =_sbss
 80025fa:	4a0a      	ldr	r2, [pc, #40]	; (8002624 <LoopForever+0x12>)
	b	LoopFillZerobss
 80025fc:	e002      	b.n	8002604 <LoopFillZerobss>

080025fe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80025fe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002600:	f842 3b04 	str.w	r3, [r2], #4

08002604 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002604:	4b08      	ldr	r3, [pc, #32]	; (8002628 <LoopForever+0x16>)
	cmp	r2, r3
 8002606:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002608:	d3f9      	bcc.n	80025fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800260a:	f006 fd27 	bl	800905c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800260e:	f7ff fa29 	bl	8001a64 <main>

08002612 <LoopForever>:

LoopForever:
    b LoopForever
 8002612:	e7fe      	b.n	8002612 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002614:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002618:	0800d0c0 	.word	0x0800d0c0
	ldr	r0, =_sdata
 800261c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002620:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 8002624:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 8002628:	20001694 	.word	0x20001694

0800262c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800262c:	e7fe      	b.n	800262c <ADC1_IRQHandler>

0800262e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	b082      	sub	sp, #8
 8002632:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002634:	2300      	movs	r3, #0
 8002636:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002638:	2003      	movs	r0, #3
 800263a:	f000 f900 	bl	800283e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800263e:	2000      	movs	r0, #0
 8002640:	f7ff fb56 	bl	8001cf0 <HAL_InitTick>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	71fb      	strb	r3, [r7, #7]
 800264e:	e001      	b.n	8002654 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002650:	f7ff fb26 	bl	8001ca0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002654:	79fb      	ldrb	r3, [r7, #7]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002660:	b480      	push	{r7}
 8002662:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002664:	4b06      	ldr	r3, [pc, #24]	; (8002680 <HAL_IncTick+0x20>)
 8002666:	781b      	ldrb	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	4b06      	ldr	r3, [pc, #24]	; (8002684 <HAL_IncTick+0x24>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4413      	add	r3, r2
 8002670:	4a04      	ldr	r2, [pc, #16]	; (8002684 <HAL_IncTick+0x24>)
 8002672:	6013      	str	r3, [r2, #0]
}
 8002674:	bf00      	nop
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
 800267e:	bf00      	nop
 8002680:	2000001c 	.word	0x2000001c
 8002684:	2000168c 	.word	0x2000168c

08002688 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002688:	b480      	push	{r7}
 800268a:	af00      	add	r7, sp, #0
  return uwTick;
 800268c:	4b03      	ldr	r3, [pc, #12]	; (800269c <HAL_GetTick+0x14>)
 800268e:	681b      	ldr	r3, [r3, #0]
}
 8002690:	4618      	mov	r0, r3
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	2000168c 	.word	0x2000168c

080026a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026a8:	f7ff ffee 	bl	8002688 <HAL_GetTick>
 80026ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b8:	d005      	beq.n	80026c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80026ba:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <HAL_Delay+0x40>)
 80026bc:	781b      	ldrb	r3, [r3, #0]
 80026be:	461a      	mov	r2, r3
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	4413      	add	r3, r2
 80026c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026c6:	bf00      	nop
 80026c8:	f7ff ffde 	bl	8002688 <HAL_GetTick>
 80026cc:	4602      	mov	r2, r0
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d8f7      	bhi.n	80026c8 <HAL_Delay+0x28>
  {
  }
}
 80026d8:	bf00      	nop
 80026da:	3710      	adds	r7, #16
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	2000001c 	.word	0x2000001c

080026e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b085      	sub	sp, #20
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026f4:	4b0c      	ldr	r3, [pc, #48]	; (8002728 <__NVIC_SetPriorityGrouping+0x44>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002700:	4013      	ands	r3, r2
 8002702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800270c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002716:	4a04      	ldr	r2, [pc, #16]	; (8002728 <__NVIC_SetPriorityGrouping+0x44>)
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	60d3      	str	r3, [r2, #12]
}
 800271c:	bf00      	nop
 800271e:	3714      	adds	r7, #20
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr
 8002728:	e000ed00 	.word	0xe000ed00

0800272c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002730:	4b04      	ldr	r3, [pc, #16]	; (8002744 <__NVIC_GetPriorityGrouping+0x18>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	0a1b      	lsrs	r3, r3, #8
 8002736:	f003 0307 	and.w	r3, r3, #7
}
 800273a:	4618      	mov	r0, r3
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr
 8002744:	e000ed00 	.word	0xe000ed00

08002748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	2b00      	cmp	r3, #0
 8002758:	db0b      	blt.n	8002772 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	f003 021f 	and.w	r2, r3, #31
 8002760:	4907      	ldr	r1, [pc, #28]	; (8002780 <__NVIC_EnableIRQ+0x38>)
 8002762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002766:	095b      	lsrs	r3, r3, #5
 8002768:	2001      	movs	r0, #1
 800276a:	fa00 f202 	lsl.w	r2, r0, r2
 800276e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002772:	bf00      	nop
 8002774:	370c      	adds	r7, #12
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	e000e100 	.word	0xe000e100

08002784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	6039      	str	r1, [r7, #0]
 800278e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002794:	2b00      	cmp	r3, #0
 8002796:	db0a      	blt.n	80027ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	b2da      	uxtb	r2, r3
 800279c:	490c      	ldr	r1, [pc, #48]	; (80027d0 <__NVIC_SetPriority+0x4c>)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	0112      	lsls	r2, r2, #4
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	440b      	add	r3, r1
 80027a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027ac:	e00a      	b.n	80027c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	4908      	ldr	r1, [pc, #32]	; (80027d4 <__NVIC_SetPriority+0x50>)
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	3b04      	subs	r3, #4
 80027bc:	0112      	lsls	r2, r2, #4
 80027be:	b2d2      	uxtb	r2, r2
 80027c0:	440b      	add	r3, r1
 80027c2:	761a      	strb	r2, [r3, #24]
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	e000e100 	.word	0xe000e100
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027d8:	b480      	push	{r7}
 80027da:	b089      	sub	sp, #36	; 0x24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f1c3 0307 	rsb	r3, r3, #7
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	bf28      	it	cs
 80027f6:	2304      	movcs	r3, #4
 80027f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	3304      	adds	r3, #4
 80027fe:	2b06      	cmp	r3, #6
 8002800:	d902      	bls.n	8002808 <NVIC_EncodePriority+0x30>
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	3b03      	subs	r3, #3
 8002806:	e000      	b.n	800280a <NVIC_EncodePriority+0x32>
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800280c:	f04f 32ff 	mov.w	r2, #4294967295
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43da      	mvns	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	401a      	ands	r2, r3
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002820:	f04f 31ff 	mov.w	r1, #4294967295
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	fa01 f303 	lsl.w	r3, r1, r3
 800282a:	43d9      	mvns	r1, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	4313      	orrs	r3, r2
         );
}
 8002832:	4618      	mov	r0, r3
 8002834:	3724      	adds	r7, #36	; 0x24
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr

0800283e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800283e:	b580      	push	{r7, lr}
 8002840:	b082      	sub	sp, #8
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f7ff ff4c 	bl	80026e4 <__NVIC_SetPriorityGrouping>
}
 800284c:	bf00      	nop
 800284e:	3708      	adds	r7, #8
 8002850:	46bd      	mov	sp, r7
 8002852:	bd80      	pop	{r7, pc}

08002854 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	60b9      	str	r1, [r7, #8]
 800285e:	607a      	str	r2, [r7, #4]
 8002860:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002862:	2300      	movs	r3, #0
 8002864:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002866:	f7ff ff61 	bl	800272c <__NVIC_GetPriorityGrouping>
 800286a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	68b9      	ldr	r1, [r7, #8]
 8002870:	6978      	ldr	r0, [r7, #20]
 8002872:	f7ff ffb1 	bl	80027d8 <NVIC_EncodePriority>
 8002876:	4602      	mov	r2, r0
 8002878:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800287c:	4611      	mov	r1, r2
 800287e:	4618      	mov	r0, r3
 8002880:	f7ff ff80 	bl	8002784 <__NVIC_SetPriority>
}
 8002884:	bf00      	nop
 8002886:	3718      	adds	r7, #24
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}

0800288c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289a:	4618      	mov	r0, r3
 800289c:	f7ff ff54 	bl	8002748 <__NVIC_EnableIRQ>
}
 80028a0:	bf00      	nop
 80028a2:	3708      	adds	r7, #8
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e08d      	b.n	80029d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	461a      	mov	r2, r3
 80028c0:	4b47      	ldr	r3, [pc, #284]	; (80029e0 <HAL_DMA_Init+0x138>)
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d80f      	bhi.n	80028e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	4b45      	ldr	r3, [pc, #276]	; (80029e4 <HAL_DMA_Init+0x13c>)
 80028ce:	4413      	add	r3, r2
 80028d0:	4a45      	ldr	r2, [pc, #276]	; (80029e8 <HAL_DMA_Init+0x140>)
 80028d2:	fba2 2303 	umull	r2, r3, r2, r3
 80028d6:	091b      	lsrs	r3, r3, #4
 80028d8:	009a      	lsls	r2, r3, #2
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a42      	ldr	r2, [pc, #264]	; (80029ec <HAL_DMA_Init+0x144>)
 80028e2:	641a      	str	r2, [r3, #64]	; 0x40
 80028e4:	e00e      	b.n	8002904 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b40      	ldr	r3, [pc, #256]	; (80029f0 <HAL_DMA_Init+0x148>)
 80028ee:	4413      	add	r3, r2
 80028f0:	4a3d      	ldr	r2, [pc, #244]	; (80029e8 <HAL_DMA_Init+0x140>)
 80028f2:	fba2 2303 	umull	r2, r3, r2, r3
 80028f6:	091b      	lsrs	r3, r3, #4
 80028f8:	009a      	lsls	r2, r3, #2
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a3c      	ldr	r2, [pc, #240]	; (80029f4 <HAL_DMA_Init+0x14c>)
 8002902:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800291a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800291e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002928:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	691b      	ldr	r3, [r3, #16]
 800292e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002934:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	699b      	ldr	r3, [r3, #24]
 800293a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002940:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	4313      	orrs	r3, r2
 800294c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f000 fa16 	bl	8002d88 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002964:	d102      	bne.n	800296c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	685a      	ldr	r2, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297c:	687a      	ldr	r2, [r7, #4]
 800297e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002980:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d010      	beq.n	80029ac <HAL_DMA_Init+0x104>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b04      	cmp	r3, #4
 8002990:	d80c      	bhi.n	80029ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f000 fa36 	bl	8002e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029a4:	687a      	ldr	r2, [r7, #4]
 80029a6:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80029a8:	605a      	str	r2, [r3, #4]
 80029aa:	e008      	b.n	80029be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2200      	movs	r2, #0
 80029d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40020407 	.word	0x40020407
 80029e4:	bffdfff8 	.word	0xbffdfff8
 80029e8:	cccccccd 	.word	0xcccccccd
 80029ec:	40020000 	.word	0x40020000
 80029f0:	bffdfbf8 	.word	0xbffdfbf8
 80029f4:	40020400 	.word	0x40020400

080029f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	60f8      	str	r0, [r7, #12]
 8002a00:	60b9      	str	r1, [r7, #8]
 8002a02:	607a      	str	r2, [r7, #4]
 8002a04:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a06:	2300      	movs	r3, #0
 8002a08:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a10:	2b01      	cmp	r3, #1
 8002a12:	d101      	bne.n	8002a18 <HAL_DMA_Start_IT+0x20>
 8002a14:	2302      	movs	r3, #2
 8002a16:	e066      	b.n	8002ae6 <HAL_DMA_Start_IT+0xee>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d155      	bne.n	8002ad8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2202      	movs	r2, #2
 8002a30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0201 	bic.w	r2, r2, #1
 8002a48:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	687a      	ldr	r2, [r7, #4]
 8002a4e:	68b9      	ldr	r1, [r7, #8]
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f000 f95a 	bl	8002d0a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d008      	beq.n	8002a70 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 020e 	orr.w	r2, r2, #14
 8002a6c:	601a      	str	r2, [r3, #0]
 8002a6e:	e00f      	b.n	8002a90 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0204 	bic.w	r2, r2, #4
 8002a7e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 020a 	orr.w	r2, r2, #10
 8002a8e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d007      	beq.n	8002aae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002aac:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d007      	beq.n	8002ac6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ac0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ac4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	681a      	ldr	r2, [r3, #0]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f042 0201 	orr.w	r2, r2, #1
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	e005      	b.n	8002ae4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3718      	adds	r7, #24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002af6:	2300      	movs	r3, #0
 8002af8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d005      	beq.n	8002b12 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2204      	movs	r2, #4
 8002b0a:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	73fb      	strb	r3, [r7, #15]
 8002b10:	e047      	b.n	8002ba2 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f022 020e 	bic.w	r2, r2, #14
 8002b20:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f022 0201 	bic.w	r2, r2, #1
 8002b30:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b36:	681a      	ldr	r2, [r3, #0]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b46:	f003 021c 	and.w	r2, r3, #28
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4e:	2101      	movs	r1, #1
 8002b50:	fa01 f202 	lsl.w	r2, r1, r2
 8002b54:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b5e:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d00c      	beq.n	8002b82 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b72:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b76:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b7c:	687a      	ldr	r2, [r7, #4]
 8002b7e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b80:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	4798      	blx	r3
    }
  }
  return status;
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bc8:	f003 031c 	and.w	r3, r3, #28
 8002bcc:	2204      	movs	r2, #4
 8002bce:	409a      	lsls	r2, r3
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d026      	beq.n	8002c26 <HAL_DMA_IRQHandler+0x7a>
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d021      	beq.n	8002c26 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0320 	and.w	r3, r3, #32
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d107      	bne.n	8002c00 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f022 0204 	bic.w	r2, r2, #4
 8002bfe:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c04:	f003 021c 	and.w	r2, r3, #28
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c0c:	2104      	movs	r1, #4
 8002c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c12:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d071      	beq.n	8002d00 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002c24:	e06c      	b.n	8002d00 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c2a:	f003 031c 	and.w	r3, r3, #28
 8002c2e:	2202      	movs	r2, #2
 8002c30:	409a      	lsls	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d02e      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xec>
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f003 0302 	and.w	r3, r3, #2
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d029      	beq.n	8002c98 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f003 0320 	and.w	r3, r3, #32
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10b      	bne.n	8002c6a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f022 020a 	bic.w	r2, r2, #10
 8002c60:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2201      	movs	r2, #1
 8002c66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6e:	f003 021c 	and.w	r2, r3, #28
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	2102      	movs	r1, #2
 8002c78:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d038      	beq.n	8002d00 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c96:	e033      	b.n	8002d00 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9c:	f003 031c 	and.w	r3, r3, #28
 8002ca0:	2208      	movs	r2, #8
 8002ca2:	409a      	lsls	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d02a      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x156>
 8002cac:	68bb      	ldr	r3, [r7, #8]
 8002cae:	f003 0308 	and.w	r3, r3, #8
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d025      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	681a      	ldr	r2, [r3, #0]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f022 020e 	bic.w	r2, r2, #14
 8002cc4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cca:	f003 021c 	and.w	r2, r3, #28
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd2:	2101      	movs	r1, #1
 8002cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d004      	beq.n	8002d02 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002d00:	bf00      	nop
 8002d02:	bf00      	nop
}
 8002d04:	3710      	adds	r7, #16
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b085      	sub	sp, #20
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d1c:	68fa      	ldr	r2, [r7, #12]
 8002d1e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002d20:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d004      	beq.n	8002d34 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002d32:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d38:	f003 021c 	and.w	r2, r3, #28
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f202 	lsl.w	r2, r1, r2
 8002d46:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	683a      	ldr	r2, [r7, #0]
 8002d4e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	2b10      	cmp	r3, #16
 8002d56:	d108      	bne.n	8002d6a <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d68:	e007      	b.n	8002d7a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68ba      	ldr	r2, [r7, #8]
 8002d70:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	687a      	ldr	r2, [r7, #4]
 8002d78:	60da      	str	r2, [r3, #12]
}
 8002d7a:	bf00      	nop
 8002d7c:	3714      	adds	r7, #20
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d84:	4770      	bx	lr
	...

08002d88 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b085      	sub	sp, #20
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	4b17      	ldr	r3, [pc, #92]	; (8002df4 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d80a      	bhi.n	8002db2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da0:	089b      	lsrs	r3, r3, #2
 8002da2:	009b      	lsls	r3, r3, #2
 8002da4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002da8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002dac:	687a      	ldr	r2, [r7, #4]
 8002dae:	6493      	str	r3, [r2, #72]	; 0x48
 8002db0:	e007      	b.n	8002dc2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db6:	089b      	lsrs	r3, r3, #2
 8002db8:	009a      	lsls	r2, r3, #2
 8002dba:	4b0f      	ldr	r3, [pc, #60]	; (8002df8 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002dbc:	4413      	add	r3, r2
 8002dbe:	687a      	ldr	r2, [r7, #4]
 8002dc0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	b2db      	uxtb	r3, r3
 8002dc8:	3b08      	subs	r3, #8
 8002dca:	4a0c      	ldr	r2, [pc, #48]	; (8002dfc <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8002dd0:	091b      	lsrs	r3, r3, #4
 8002dd2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a0a      	ldr	r2, [pc, #40]	; (8002e00 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002dd8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f003 031f 	and.w	r3, r3, #31
 8002de0:	2201      	movs	r2, #1
 8002de2:	409a      	lsls	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002de8:	bf00      	nop
 8002dea:	3714      	adds	r7, #20
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr
 8002df4:	40020407 	.word	0x40020407
 8002df8:	4002081c 	.word	0x4002081c
 8002dfc:	cccccccd 	.word	0xcccccccd
 8002e00:	40020880 	.word	0x40020880

08002e04 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b085      	sub	sp, #20
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002e14:	68fa      	ldr	r2, [r7, #12]
 8002e16:	4b0b      	ldr	r3, [pc, #44]	; (8002e44 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002e18:	4413      	add	r3, r2
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a08      	ldr	r2, [pc, #32]	; (8002e48 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002e26:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	f003 0303 	and.w	r3, r3, #3
 8002e30:	2201      	movs	r2, #1
 8002e32:	409a      	lsls	r2, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr
 8002e44:	1000823f 	.word	0x1000823f
 8002e48:	40020940 	.word	0x40020940

08002e4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b087      	sub	sp, #28
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e56:	2300      	movs	r3, #0
 8002e58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e5a:	e166      	b.n	800312a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	2101      	movs	r1, #1
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	fa01 f303 	lsl.w	r3, r1, r3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f000 8158 	beq.w	8003124 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d00b      	beq.n	8002e94 <HAL_GPIO_Init+0x48>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d007      	beq.n	8002e94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e88:	2b11      	cmp	r3, #17
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b12      	cmp	r3, #18
 8002e92:	d130      	bne.n	8002ef6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	2203      	movs	r2, #3
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002eca:	2201      	movs	r2, #1
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	091b      	lsrs	r3, r3, #4
 8002ee0:	f003 0201 	and.w	r2, r3, #1
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	693a      	ldr	r2, [r7, #16]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	2203      	movs	r2, #3
 8002f02:	fa02 f303 	lsl.w	r3, r2, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	693a      	ldr	r2, [r7, #16]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	697b      	ldr	r3, [r7, #20]
 8002f14:	005b      	lsls	r3, r3, #1
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	693a      	ldr	r2, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d003      	beq.n	8002f36 <HAL_GPIO_Init+0xea>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	2b12      	cmp	r3, #18
 8002f34:	d123      	bne.n	8002f7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002f36:	697b      	ldr	r3, [r7, #20]
 8002f38:	08da      	lsrs	r2, r3, #3
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	3208      	adds	r2, #8
 8002f3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002f44:	697b      	ldr	r3, [r7, #20]
 8002f46:	f003 0307 	and.w	r3, r3, #7
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	220f      	movs	r2, #15
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43db      	mvns	r3, r3
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	4013      	ands	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	691a      	ldr	r2, [r3, #16]
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	f003 0307 	and.w	r3, r3, #7
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	08da      	lsrs	r2, r3, #3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	3208      	adds	r2, #8
 8002f78:	6939      	ldr	r1, [r7, #16]
 8002f7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	2203      	movs	r2, #3
 8002f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8e:	43db      	mvns	r3, r3
 8002f90:	693a      	ldr	r2, [r7, #16]
 8002f92:	4013      	ands	r3, r2
 8002f94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	f003 0203 	and.w	r2, r3, #3
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	f000 80b2 	beq.w	8003124 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fc0:	4b61      	ldr	r3, [pc, #388]	; (8003148 <HAL_GPIO_Init+0x2fc>)
 8002fc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fc4:	4a60      	ldr	r2, [pc, #384]	; (8003148 <HAL_GPIO_Init+0x2fc>)
 8002fc6:	f043 0301 	orr.w	r3, r3, #1
 8002fca:	6613      	str	r3, [r2, #96]	; 0x60
 8002fcc:	4b5e      	ldr	r3, [pc, #376]	; (8003148 <HAL_GPIO_Init+0x2fc>)
 8002fce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fd0:	f003 0301 	and.w	r3, r3, #1
 8002fd4:	60bb      	str	r3, [r7, #8]
 8002fd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002fd8:	4a5c      	ldr	r2, [pc, #368]	; (800314c <HAL_GPIO_Init+0x300>)
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	089b      	lsrs	r3, r3, #2
 8002fde:	3302      	adds	r3, #2
 8002fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f003 0303 	and.w	r3, r3, #3
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	220f      	movs	r2, #15
 8002ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff4:	43db      	mvns	r3, r3
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	4013      	ands	r3, r2
 8002ffa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003002:	d02b      	beq.n	800305c <HAL_GPIO_Init+0x210>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a52      	ldr	r2, [pc, #328]	; (8003150 <HAL_GPIO_Init+0x304>)
 8003008:	4293      	cmp	r3, r2
 800300a:	d025      	beq.n	8003058 <HAL_GPIO_Init+0x20c>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a51      	ldr	r2, [pc, #324]	; (8003154 <HAL_GPIO_Init+0x308>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d01f      	beq.n	8003054 <HAL_GPIO_Init+0x208>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	4a50      	ldr	r2, [pc, #320]	; (8003158 <HAL_GPIO_Init+0x30c>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d019      	beq.n	8003050 <HAL_GPIO_Init+0x204>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	4a4f      	ldr	r2, [pc, #316]	; (800315c <HAL_GPIO_Init+0x310>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d013      	beq.n	800304c <HAL_GPIO_Init+0x200>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	4a4e      	ldr	r2, [pc, #312]	; (8003160 <HAL_GPIO_Init+0x314>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d00d      	beq.n	8003048 <HAL_GPIO_Init+0x1fc>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	4a4d      	ldr	r2, [pc, #308]	; (8003164 <HAL_GPIO_Init+0x318>)
 8003030:	4293      	cmp	r3, r2
 8003032:	d007      	beq.n	8003044 <HAL_GPIO_Init+0x1f8>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	4a4c      	ldr	r2, [pc, #304]	; (8003168 <HAL_GPIO_Init+0x31c>)
 8003038:	4293      	cmp	r3, r2
 800303a:	d101      	bne.n	8003040 <HAL_GPIO_Init+0x1f4>
 800303c:	2307      	movs	r3, #7
 800303e:	e00e      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003040:	2308      	movs	r3, #8
 8003042:	e00c      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003044:	2306      	movs	r3, #6
 8003046:	e00a      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003048:	2305      	movs	r3, #5
 800304a:	e008      	b.n	800305e <HAL_GPIO_Init+0x212>
 800304c:	2304      	movs	r3, #4
 800304e:	e006      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003050:	2303      	movs	r3, #3
 8003052:	e004      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003054:	2302      	movs	r3, #2
 8003056:	e002      	b.n	800305e <HAL_GPIO_Init+0x212>
 8003058:	2301      	movs	r3, #1
 800305a:	e000      	b.n	800305e <HAL_GPIO_Init+0x212>
 800305c:	2300      	movs	r3, #0
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	f002 0203 	and.w	r2, r2, #3
 8003064:	0092      	lsls	r2, r2, #2
 8003066:	4093      	lsls	r3, r2
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	4313      	orrs	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800306e:	4937      	ldr	r1, [pc, #220]	; (800314c <HAL_GPIO_Init+0x300>)
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	089b      	lsrs	r3, r3, #2
 8003074:	3302      	adds	r3, #2
 8003076:	693a      	ldr	r2, [r7, #16]
 8003078:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800307c:	4b3b      	ldr	r3, [pc, #236]	; (800316c <HAL_GPIO_Init+0x320>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	43db      	mvns	r3, r3
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4013      	ands	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	4313      	orrs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030a0:	4a32      	ldr	r2, [pc, #200]	; (800316c <HAL_GPIO_Init+0x320>)
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80030a6:	4b31      	ldr	r3, [pc, #196]	; (800316c <HAL_GPIO_Init+0x320>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4013      	ands	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80030ca:	4a28      	ldr	r2, [pc, #160]	; (800316c <HAL_GPIO_Init+0x320>)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80030d0:	4b26      	ldr	r3, [pc, #152]	; (800316c <HAL_GPIO_Init+0x320>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	43db      	mvns	r3, r3
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4013      	ands	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80030ec:	693a      	ldr	r2, [r7, #16]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80030f4:	4a1d      	ldr	r2, [pc, #116]	; (800316c <HAL_GPIO_Init+0x320>)
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80030fa:	4b1c      	ldr	r3, [pc, #112]	; (800316c <HAL_GPIO_Init+0x320>)
 80030fc:	68db      	ldr	r3, [r3, #12]
 80030fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	43db      	mvns	r3, r3
 8003104:	693a      	ldr	r2, [r7, #16]
 8003106:	4013      	ands	r3, r2
 8003108:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d003      	beq.n	800311e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	4313      	orrs	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800311e:	4a13      	ldr	r2, [pc, #76]	; (800316c <HAL_GPIO_Init+0x320>)
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003124:	697b      	ldr	r3, [r7, #20]
 8003126:	3301      	adds	r3, #1
 8003128:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	fa22 f303 	lsr.w	r3, r2, r3
 8003134:	2b00      	cmp	r3, #0
 8003136:	f47f ae91 	bne.w	8002e5c <HAL_GPIO_Init+0x10>
  }
}
 800313a:	bf00      	nop
 800313c:	371c      	adds	r7, #28
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	40010000 	.word	0x40010000
 8003150:	48000400 	.word	0x48000400
 8003154:	48000800 	.word	0x48000800
 8003158:	48000c00 	.word	0x48000c00
 800315c:	48001000 	.word	0x48001000
 8003160:	48001400 	.word	0x48001400
 8003164:	48001800 	.word	0x48001800
 8003168:	48001c00 	.word	0x48001c00
 800316c:	40010400 	.word	0x40010400

08003170 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	460b      	mov	r3, r1
 800317a:	807b      	strh	r3, [r7, #2]
 800317c:	4613      	mov	r3, r2
 800317e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003180:	787b      	ldrb	r3, [r7, #1]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d003      	beq.n	800318e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003186:	887a      	ldrh	r2, [r7, #2]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800318c:	e002      	b.n	8003194 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800318e:	887a      	ldrh	r2, [r7, #2]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003194:	bf00      	nop
 8003196:	370c      	adds	r7, #12
 8003198:	46bd      	mov	sp, r7
 800319a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319e:	4770      	bx	lr

080031a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	695b      	ldr	r3, [r3, #20]
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80031b2:	887a      	ldrh	r2, [r7, #2]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4013      	ands	r3, r2
 80031b8:	041a      	lsls	r2, r3, #16
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	43d9      	mvns	r1, r3
 80031be:	887b      	ldrh	r3, [r7, #2]
 80031c0:	400b      	ands	r3, r1
 80031c2:	431a      	orrs	r2, r3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	619a      	str	r2, [r3, #24]
}
 80031c8:	bf00      	nop
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80031de:	4b08      	ldr	r3, [pc, #32]	; (8003200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031e0:	695a      	ldr	r2, [r3, #20]
 80031e2:	88fb      	ldrh	r3, [r7, #6]
 80031e4:	4013      	ands	r3, r2
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d006      	beq.n	80031f8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80031ea:	4a05      	ldr	r2, [pc, #20]	; (8003200 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80031ec:	88fb      	ldrh	r3, [r7, #6]
 80031ee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80031f0:	88fb      	ldrh	r3, [r7, #6]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe fa88 	bl	8001708 <HAL_GPIO_EXTI_Callback>
  }
}
 80031f8:	bf00      	nop
 80031fa:	3708      	adds	r7, #8
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40010400 	.word	0x40010400

08003204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d101      	bne.n	8003216 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003212:	2301      	movs	r3, #1
 8003214:	e081      	b.n	800331a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800321c:	b2db      	uxtb	r3, r3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d106      	bne.n	8003230 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	2200      	movs	r2, #0
 8003226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800322a:	6878      	ldr	r0, [r7, #4]
 800322c:	f7fe fbc4 	bl	80019b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2224      	movs	r2, #36	; 0x24
 8003234:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 0201 	bic.w	r2, r2, #1
 8003246:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685a      	ldr	r2, [r3, #4]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003254:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003264:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	68db      	ldr	r3, [r3, #12]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d107      	bne.n	800327e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689a      	ldr	r2, [r3, #8]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800327a:	609a      	str	r2, [r3, #8]
 800327c:	e006      	b.n	800328c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800328a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	2b02      	cmp	r3, #2
 8003292:	d104      	bne.n	800329e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800329c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	6812      	ldr	r2, [r2, #0]
 80032a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80032ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80032b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	68da      	ldr	r2, [r3, #12]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80032c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691a      	ldr	r2, [r3, #16]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	695b      	ldr	r3, [r3, #20]
 80032ca:	ea42 0103 	orr.w	r1, r2, r3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	021a      	lsls	r2, r3, #8
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	430a      	orrs	r2, r1
 80032da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69d9      	ldr	r1, [r3, #28]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a1a      	ldr	r2, [r3, #32]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	430a      	orrs	r2, r1
 80032ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f042 0201 	orr.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2220      	movs	r2, #32
 8003306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
	...

08003324 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b088      	sub	sp, #32
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	607a      	str	r2, [r7, #4]
 800332e:	461a      	mov	r2, r3
 8003330:	460b      	mov	r3, r1
 8003332:	817b      	strh	r3, [r7, #10]
 8003334:	4613      	mov	r3, r2
 8003336:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800333e:	b2db      	uxtb	r3, r3
 8003340:	2b20      	cmp	r3, #32
 8003342:	f040 80da 	bne.w	80034fa <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_I2C_Master_Transmit+0x30>
 8003350:	2302      	movs	r3, #2
 8003352:	e0d3      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800335c:	f7ff f994 	bl	8002688 <HAL_GetTick>
 8003360:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	2319      	movs	r3, #25
 8003368:	2201      	movs	r2, #1
 800336a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 f8f0 	bl	8003554 <I2C_WaitOnFlagUntilTimeout>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e0be      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2221      	movs	r2, #33	; 0x21
 8003382:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2210      	movs	r2, #16
 800338a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	2200      	movs	r2, #0
 8003392:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	687a      	ldr	r2, [r7, #4]
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	893a      	ldrh	r2, [r7, #8]
 800339e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2200      	movs	r2, #0
 80033a4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	2bff      	cmp	r3, #255	; 0xff
 80033ae:	d90e      	bls.n	80033ce <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	22ff      	movs	r2, #255	; 0xff
 80033b4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	8979      	ldrh	r1, [r7, #10]
 80033be:	4b51      	ldr	r3, [pc, #324]	; (8003504 <HAL_I2C_Master_Transmit+0x1e0>)
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 f9e6 	bl	8003798 <I2C_TransferConfig>
 80033cc:	e06c      	b.n	80034a8 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033dc:	b2da      	uxtb	r2, r3
 80033de:	8979      	ldrh	r1, [r7, #10]
 80033e0:	4b48      	ldr	r3, [pc, #288]	; (8003504 <HAL_I2C_Master_Transmit+0x1e0>)
 80033e2:	9300      	str	r3, [sp, #0]
 80033e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033e8:	68f8      	ldr	r0, [r7, #12]
 80033ea:	f000 f9d5 	bl	8003798 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80033ee:	e05b      	b.n	80034a8 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	6a39      	ldr	r1, [r7, #32]
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f8ed 	bl	80035d4 <I2C_WaitOnTXISFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e07b      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003408:	781a      	ldrb	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341e:	b29b      	uxth	r3, r3
 8003420:	3b01      	subs	r3, #1
 8003422:	b29a      	uxth	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003438:	b29b      	uxth	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d034      	beq.n	80034a8 <HAL_I2C_Master_Transmit+0x184>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003442:	2b00      	cmp	r3, #0
 8003444:	d130      	bne.n	80034a8 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	2200      	movs	r2, #0
 800344e:	2180      	movs	r1, #128	; 0x80
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f87f 	bl	8003554 <I2C_WaitOnFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04d      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	2bff      	cmp	r3, #255	; 0xff
 8003468:	d90e      	bls.n	8003488 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22ff      	movs	r2, #255	; 0xff
 800346e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003474:	b2da      	uxtb	r2, r3
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	2300      	movs	r3, #0
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 f989 	bl	8003798 <I2C_TransferConfig>
 8003486:	e00f      	b.n	80034a8 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003496:	b2da      	uxtb	r2, r3
 8003498:	8979      	ldrh	r1, [r7, #10]
 800349a:	2300      	movs	r3, #0
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 f978 	bl	8003798 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d19e      	bne.n	80033f0 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	6a39      	ldr	r1, [r7, #32]
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f8cc 	bl	8003654 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e01a      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2220      	movs	r2, #32
 80034cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6859      	ldr	r1, [r3, #4]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	4b0b      	ldr	r3, [pc, #44]	; (8003508 <HAL_I2C_Master_Transmit+0x1e4>)
 80034da:	400b      	ands	r3, r1
 80034dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e000      	b.n	80034fc <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	80002000 	.word	0x80002000
 8003508:	fe00e800 	.word	0xfe00e800

0800350c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b02      	cmp	r3, #2
 8003520:	d103      	bne.n	800352a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	2200      	movs	r2, #0
 8003528:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b01      	cmp	r3, #1
 8003536:	d007      	beq.n	8003548 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	699a      	ldr	r2, [r3, #24]
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f042 0201 	orr.w	r2, r2, #1
 8003546:	619a      	str	r2, [r3, #24]
  }
}
 8003548:	bf00      	nop
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	60f8      	str	r0, [r7, #12]
 800355c:	60b9      	str	r1, [r7, #8]
 800355e:	603b      	str	r3, [r7, #0]
 8003560:	4613      	mov	r3, r2
 8003562:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003564:	e022      	b.n	80035ac <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356c:	d01e      	beq.n	80035ac <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356e:	f7ff f88b 	bl	8002688 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	429a      	cmp	r2, r3
 800357c:	d302      	bcc.n	8003584 <I2C_WaitOnFlagUntilTimeout+0x30>
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d113      	bne.n	80035ac <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003588:	f043 0220 	orr.w	r2, r3, #32
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2220      	movs	r2, #32
 8003594:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e00f      	b.n	80035cc <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	699a      	ldr	r2, [r3, #24]
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	bf0c      	ite	eq
 80035bc:	2301      	moveq	r3, #1
 80035be:	2300      	movne	r3, #0
 80035c0:	b2db      	uxtb	r3, r3
 80035c2:	461a      	mov	r2, r3
 80035c4:	79fb      	ldrb	r3, [r7, #7]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d0cd      	beq.n	8003566 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3710      	adds	r7, #16
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035e0:	e02c      	b.n	800363c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	68f8      	ldr	r0, [r7, #12]
 80035e8:	f000 f870 	bl	80036cc <I2C_IsAcknowledgeFailed>
 80035ec:	4603      	mov	r3, r0
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e02a      	b.n	800364c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035fc:	d01e      	beq.n	800363c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035fe:	f7ff f843 	bl	8002688 <HAL_GetTick>
 8003602:	4602      	mov	r2, r0
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	1ad3      	subs	r3, r2, r3
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	429a      	cmp	r2, r3
 800360c:	d302      	bcc.n	8003614 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d113      	bne.n	800363c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003618:	f043 0220 	orr.w	r2, r3, #32
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2220      	movs	r2, #32
 8003624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003638:	2301      	movs	r3, #1
 800363a:	e007      	b.n	800364c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	699b      	ldr	r3, [r3, #24]
 8003642:	f003 0302 	and.w	r3, r3, #2
 8003646:	2b02      	cmp	r3, #2
 8003648:	d1cb      	bne.n	80035e2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800364a:	2300      	movs	r3, #0
}
 800364c:	4618      	mov	r0, r3
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003660:	e028      	b.n	80036b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8003662:	687a      	ldr	r2, [r7, #4]
 8003664:	68b9      	ldr	r1, [r7, #8]
 8003666:	68f8      	ldr	r0, [r7, #12]
 8003668:	f000 f830 	bl	80036cc <I2C_IsAcknowledgeFailed>
 800366c:	4603      	mov	r3, r0
 800366e:	2b00      	cmp	r3, #0
 8003670:	d001      	beq.n	8003676 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e026      	b.n	80036c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003676:	f7ff f807 	bl	8002688 <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	68ba      	ldr	r2, [r7, #8]
 8003682:	429a      	cmp	r2, r3
 8003684:	d302      	bcc.n	800368c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d113      	bne.n	80036b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003690:	f043 0220 	orr.w	r2, r3, #32
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2220      	movs	r2, #32
 800369c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2200      	movs	r2, #0
 80036a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2200      	movs	r2, #0
 80036ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e007      	b.n	80036c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	f003 0320 	and.w	r3, r3, #32
 80036be:	2b20      	cmp	r3, #32
 80036c0:	d1cf      	bne.n	8003662 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	3710      	adds	r7, #16
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}

080036cc <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	60f8      	str	r0, [r7, #12]
 80036d4:	60b9      	str	r1, [r7, #8]
 80036d6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b10      	cmp	r3, #16
 80036e4:	d151      	bne.n	800378a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036e6:	e022      	b.n	800372e <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ee:	d01e      	beq.n	800372e <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f0:	f7fe ffca 	bl	8002688 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	68ba      	ldr	r2, [r7, #8]
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d302      	bcc.n	8003706 <I2C_IsAcknowledgeFailed+0x3a>
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	2b00      	cmp	r3, #0
 8003704:	d113      	bne.n	800372e <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e02e      	b.n	800378c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699b      	ldr	r3, [r3, #24]
 8003734:	f003 0320 	and.w	r3, r3, #32
 8003738:	2b20      	cmp	r3, #32
 800373a:	d1d5      	bne.n	80036e8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2210      	movs	r2, #16
 8003742:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2220      	movs	r2, #32
 800374a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800374c:	68f8      	ldr	r0, [r7, #12]
 800374e:	f7ff fedd 	bl	800350c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	4b0d      	ldr	r3, [pc, #52]	; (8003794 <I2C_IsAcknowledgeFailed+0xc8>)
 800375e:	400b      	ands	r3, r1
 8003760:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003766:	f043 0204 	orr.w	r2, r3, #4
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2220      	movs	r2, #32
 8003772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	fe00e800 	.word	0xfe00e800

08003798 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	60f8      	str	r0, [r7, #12]
 80037a0:	607b      	str	r3, [r7, #4]
 80037a2:	460b      	mov	r3, r1
 80037a4:	817b      	strh	r3, [r7, #10]
 80037a6:	4613      	mov	r3, r2
 80037a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	0d5b      	lsrs	r3, r3, #21
 80037b4:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80037b8:	4b0d      	ldr	r3, [pc, #52]	; (80037f0 <I2C_TransferConfig+0x58>)
 80037ba:	430b      	orrs	r3, r1
 80037bc:	43db      	mvns	r3, r3
 80037be:	ea02 0103 	and.w	r1, r2, r3
 80037c2:	897b      	ldrh	r3, [r7, #10]
 80037c4:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80037c8:	7a7b      	ldrb	r3, [r7, #9]
 80037ca:	041b      	lsls	r3, r3, #16
 80037cc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80037d0:	431a      	orrs	r2, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	431a      	orrs	r2, r3
 80037d6:	69bb      	ldr	r3, [r7, #24]
 80037d8:	431a      	orrs	r2, r3
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	430a      	orrs	r2, r1
 80037e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 80037e2:	bf00      	nop
 80037e4:	3714      	adds	r7, #20
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	03ff63ff 	.word	0x03ff63ff

080037f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
 80037fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b20      	cmp	r3, #32
 8003808:	d138      	bne.n	800387c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003810:	2b01      	cmp	r3, #1
 8003812:	d101      	bne.n	8003818 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003814:	2302      	movs	r3, #2
 8003816:	e032      	b.n	800387e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2201      	movs	r2, #1
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2224      	movs	r2, #36	; 0x24
 8003824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0201 	bic.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003846:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6819      	ldr	r1, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	683a      	ldr	r2, [r7, #0]
 8003854:	430a      	orrs	r2, r1
 8003856:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	e000      	b.n	800387e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800387c:	2302      	movs	r3, #2
  }
}
 800387e:	4618      	mov	r0, r3
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800389a:	b2db      	uxtb	r3, r3
 800389c:	2b20      	cmp	r3, #32
 800389e:	d139      	bne.n	8003914 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d101      	bne.n	80038ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038aa:	2302      	movs	r3, #2
 80038ac:	e033      	b.n	8003916 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2224      	movs	r2, #36	; 0x24
 80038ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	681a      	ldr	r2, [r3, #0]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0201 	bic.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80038dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	021b      	lsls	r3, r3, #8
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	68fa      	ldr	r2, [r7, #12]
 80038ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f042 0201 	orr.w	r2, r2, #1
 80038fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2220      	movs	r2, #32
 8003904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2200      	movs	r2, #0
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003910:	2300      	movs	r3, #0
 8003912:	e000      	b.n	8003916 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003914:	2302      	movs	r3, #2
  }
}
 8003916:	4618      	mov	r0, r3
 8003918:	3714      	adds	r7, #20
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
	...

08003924 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003928:	4b0d      	ldr	r3, [pc, #52]	; (8003960 <HAL_PWREx_GetVoltageRange+0x3c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003930:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003934:	d102      	bne.n	800393c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003936:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800393a:	e00b      	b.n	8003954 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800393c:	4b08      	ldr	r3, [pc, #32]	; (8003960 <HAL_PWREx_GetVoltageRange+0x3c>)
 800393e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003942:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003946:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394a:	d102      	bne.n	8003952 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800394c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003950:	e000      	b.n	8003954 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003952:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003954:	4618      	mov	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	40007000 	.word	0x40007000

08003964 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003964:	b480      	push	{r7}
 8003966:	b085      	sub	sp, #20
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d141      	bne.n	80039f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003972:	4b4b      	ldr	r3, [pc, #300]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800397a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800397e:	d131      	bne.n	80039e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003980:	4b47      	ldr	r3, [pc, #284]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003982:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003986:	4a46      	ldr	r2, [pc, #280]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003988:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800398c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003990:	4b43      	ldr	r3, [pc, #268]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003998:	4a41      	ldr	r2, [pc, #260]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800399a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800399e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80039a0:	4b40      	ldr	r3, [pc, #256]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2232      	movs	r2, #50	; 0x32
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	4a3f      	ldr	r2, [pc, #252]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039ac:	fba2 2303 	umull	r2, r3, r2, r3
 80039b0:	0c9b      	lsrs	r3, r3, #18
 80039b2:	3301      	adds	r3, #1
 80039b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039b6:	e002      	b.n	80039be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	3b01      	subs	r3, #1
 80039bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039be:	4b38      	ldr	r3, [pc, #224]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c0:	695b      	ldr	r3, [r3, #20]
 80039c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039ca:	d102      	bne.n	80039d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d1f2      	bne.n	80039b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80039d2:	4b33      	ldr	r3, [pc, #204]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039de:	d158      	bne.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80039e0:	2303      	movs	r3, #3
 80039e2:	e057      	b.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039e4:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039ea:	4a2d      	ldr	r2, [pc, #180]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80039f4:	e04d      	b.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039fc:	d141      	bne.n	8003a82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039fe:	4b28      	ldr	r3, [pc, #160]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a0a:	d131      	bne.n	8003a70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a0c:	4b24      	ldr	r3, [pc, #144]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a12:	4a23      	ldr	r2, [pc, #140]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a18:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a1c:	4b20      	ldr	r3, [pc, #128]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a24:	4a1e      	ldr	r2, [pc, #120]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003a2c:	4b1d      	ldr	r3, [pc, #116]	; (8003aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2232      	movs	r2, #50	; 0x32
 8003a32:	fb02 f303 	mul.w	r3, r2, r3
 8003a36:	4a1c      	ldr	r2, [pc, #112]	; (8003aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a38:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3c:	0c9b      	lsrs	r3, r3, #18
 8003a3e:	3301      	adds	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a42:	e002      	b.n	8003a4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a4a:	4b15      	ldr	r3, [pc, #84]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a56:	d102      	bne.n	8003a5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d1f2      	bne.n	8003a44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a5e:	4b10      	ldr	r3, [pc, #64]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a6a:	d112      	bne.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a6c:	2303      	movs	r3, #3
 8003a6e:	e011      	b.n	8003a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a70:	4b0b      	ldr	r3, [pc, #44]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a76:	4a0a      	ldr	r2, [pc, #40]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003a80:	e007      	b.n	8003a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003a82:	4b07      	ldr	r3, [pc, #28]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003a8a:	4a05      	ldr	r2, [pc, #20]	; (8003aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a8c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a90:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003a92:	2300      	movs	r3, #0
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	3714      	adds	r7, #20
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr
 8003aa0:	40007000 	.word	0x40007000
 8003aa4:	20000014 	.word	0x20000014
 8003aa8:	431bde83 	.word	0x431bde83

08003aac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b088      	sub	sp, #32
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d102      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	f000 bc16 	b.w	80042ec <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ac0:	4ba0      	ldr	r3, [pc, #640]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	f003 030c 	and.w	r3, r3, #12
 8003ac8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003aca:	4b9e      	ldr	r3, [pc, #632]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	f003 0303 	and.w	r3, r3, #3
 8003ad2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f003 0310 	and.w	r3, r3, #16
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	f000 80e4 	beq.w	8003caa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d007      	beq.n	8003af8 <HAL_RCC_OscConfig+0x4c>
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	2b0c      	cmp	r3, #12
 8003aec:	f040 808b 	bne.w	8003c06 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	f040 8087 	bne.w	8003c06 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003af8:	4b92      	ldr	r3, [pc, #584]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d005      	beq.n	8003b10 <HAL_RCC_OscConfig+0x64>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	e3ed      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6a1a      	ldr	r2, [r3, #32]
 8003b14:	4b8b      	ldr	r3, [pc, #556]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0308 	and.w	r3, r3, #8
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d004      	beq.n	8003b2a <HAL_RCC_OscConfig+0x7e>
 8003b20:	4b88      	ldr	r3, [pc, #544]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b28:	e005      	b.n	8003b36 <HAL_RCC_OscConfig+0x8a>
 8003b2a:	4b86      	ldr	r3, [pc, #536]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b30:	091b      	lsrs	r3, r3, #4
 8003b32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d223      	bcs.n	8003b82 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f000 fdfa 	bl	8004738 <RCC_SetFlashLatencyFromMSIRange>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e3ce      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b4e:	4b7d      	ldr	r3, [pc, #500]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a7c      	ldr	r2, [pc, #496]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b54:	f043 0308 	orr.w	r3, r3, #8
 8003b58:	6013      	str	r3, [r2, #0]
 8003b5a:	4b7a      	ldr	r3, [pc, #488]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a1b      	ldr	r3, [r3, #32]
 8003b66:	4977      	ldr	r1, [pc, #476]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b6c:	4b75      	ldr	r3, [pc, #468]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	69db      	ldr	r3, [r3, #28]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	4972      	ldr	r1, [pc, #456]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	604b      	str	r3, [r1, #4]
 8003b80:	e025      	b.n	8003bce <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b82:	4b70      	ldr	r3, [pc, #448]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a6f      	ldr	r2, [pc, #444]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b88:	f043 0308 	orr.w	r3, r3, #8
 8003b8c:	6013      	str	r3, [r2, #0]
 8003b8e:	4b6d      	ldr	r3, [pc, #436]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a1b      	ldr	r3, [r3, #32]
 8003b9a:	496a      	ldr	r1, [pc, #424]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003ba0:	4b68      	ldr	r3, [pc, #416]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	021b      	lsls	r3, r3, #8
 8003bae:	4965      	ldr	r1, [pc, #404]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d109      	bne.n	8003bce <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f000 fdba 	bl	8004738 <RCC_SetFlashLatencyFromMSIRange>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e38e      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bce:	f000 fcbf 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8003bd2:	4601      	mov	r1, r0
 8003bd4:	4b5b      	ldr	r3, [pc, #364]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	091b      	lsrs	r3, r3, #4
 8003bda:	f003 030f 	and.w	r3, r3, #15
 8003bde:	4a5a      	ldr	r2, [pc, #360]	; (8003d48 <HAL_RCC_OscConfig+0x29c>)
 8003be0:	5cd3      	ldrb	r3, [r2, r3]
 8003be2:	f003 031f 	and.w	r3, r3, #31
 8003be6:	fa21 f303 	lsr.w	r3, r1, r3
 8003bea:	4a58      	ldr	r2, [pc, #352]	; (8003d4c <HAL_RCC_OscConfig+0x2a0>)
 8003bec:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003bee:	4b58      	ldr	r3, [pc, #352]	; (8003d50 <HAL_RCC_OscConfig+0x2a4>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	f7fe f87c 	bl	8001cf0 <HAL_InitTick>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d052      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
 8003c04:	e372      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	699b      	ldr	r3, [r3, #24]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d032      	beq.n	8003c74 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c0e:	4b4d      	ldr	r3, [pc, #308]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a4c      	ldr	r2, [pc, #304]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c1a:	f7fe fd35 	bl	8002688 <HAL_GetTick>
 8003c1e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c20:	e008      	b.n	8003c34 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c22:	f7fe fd31 	bl	8002688 <HAL_GetTick>
 8003c26:	4602      	mov	r2, r0
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	2b02      	cmp	r3, #2
 8003c2e:	d901      	bls.n	8003c34 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	e35b      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c34:	4b43      	ldr	r3, [pc, #268]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f003 0302 	and.w	r3, r3, #2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f0      	beq.n	8003c22 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c40:	4b40      	ldr	r3, [pc, #256]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a3f      	ldr	r2, [pc, #252]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c46:	f043 0308 	orr.w	r3, r3, #8
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4b3d      	ldr	r3, [pc, #244]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6a1b      	ldr	r3, [r3, #32]
 8003c58:	493a      	ldr	r1, [pc, #232]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c5e:	4b39      	ldr	r3, [pc, #228]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	021b      	lsls	r3, r3, #8
 8003c6c:	4935      	ldr	r1, [pc, #212]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	604b      	str	r3, [r1, #4]
 8003c72:	e01a      	b.n	8003caa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003c74:	4b33      	ldr	r3, [pc, #204]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	4a32      	ldr	r2, [pc, #200]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c7a:	f023 0301 	bic.w	r3, r3, #1
 8003c7e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c80:	f7fe fd02 	bl	8002688 <HAL_GetTick>
 8003c84:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c86:	e008      	b.n	8003c9a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c88:	f7fe fcfe 	bl	8002688 <HAL_GetTick>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e328      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003c9a:	4b2a      	ldr	r3, [pc, #168]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f003 0302 	and.w	r3, r3, #2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d1f0      	bne.n	8003c88 <HAL_RCC_OscConfig+0x1dc>
 8003ca6:	e000      	b.n	8003caa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ca8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d073      	beq.n	8003d9e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	2b08      	cmp	r3, #8
 8003cba:	d005      	beq.n	8003cc8 <HAL_RCC_OscConfig+0x21c>
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2b0c      	cmp	r3, #12
 8003cc0:	d10e      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cc2:	697b      	ldr	r3, [r7, #20]
 8003cc4:	2b03      	cmp	r3, #3
 8003cc6:	d10b      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc8:	4b1e      	ldr	r3, [pc, #120]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d063      	beq.n	8003d9c <HAL_RCC_OscConfig+0x2f0>
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d15f      	bne.n	8003d9c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e305      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce8:	d106      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x24c>
 8003cea:	4b16      	ldr	r3, [pc, #88]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a15      	ldr	r2, [pc, #84]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	e01d      	b.n	8003d34 <HAL_RCC_OscConfig+0x288>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d00:	d10c      	bne.n	8003d1c <HAL_RCC_OscConfig+0x270>
 8003d02:	4b10      	ldr	r3, [pc, #64]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a0f      	ldr	r2, [pc, #60]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	4b0d      	ldr	r3, [pc, #52]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a0c      	ldr	r2, [pc, #48]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	e00b      	b.n	8003d34 <HAL_RCC_OscConfig+0x288>
 8003d1c:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a08      	ldr	r2, [pc, #32]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a05      	ldr	r2, [pc, #20]	; (8003d44 <HAL_RCC_OscConfig+0x298>)
 8003d2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d01b      	beq.n	8003d74 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3c:	f7fe fca4 	bl	8002688 <HAL_GetTick>
 8003d40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d42:	e010      	b.n	8003d66 <HAL_RCC_OscConfig+0x2ba>
 8003d44:	40021000 	.word	0x40021000
 8003d48:	0800cd44 	.word	0x0800cd44
 8003d4c:	20000014 	.word	0x20000014
 8003d50:	20000018 	.word	0x20000018
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d54:	f7fe fc98 	bl	8002688 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b64      	cmp	r3, #100	; 0x64
 8003d60:	d901      	bls.n	8003d66 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e2c2      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d66:	4baf      	ldr	r3, [pc, #700]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d0f0      	beq.n	8003d54 <HAL_RCC_OscConfig+0x2a8>
 8003d72:	e014      	b.n	8003d9e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fe fc88 	bl	8002688 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d7c:	f7fe fc84 	bl	8002688 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b64      	cmp	r3, #100	; 0x64
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e2ae      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003d8e:	4ba5      	ldr	r3, [pc, #660]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x2d0>
 8003d9a:	e000      	b.n	8003d9e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d060      	beq.n	8003e6c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	d005      	beq.n	8003dbc <HAL_RCC_OscConfig+0x310>
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	2b0c      	cmp	r3, #12
 8003db4:	d119      	bne.n	8003dea <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	2b02      	cmp	r3, #2
 8003dba:	d116      	bne.n	8003dea <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dbc:	4b99      	ldr	r3, [pc, #612]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d005      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x328>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e28b      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003dd4:	4b93      	ldr	r3, [pc, #588]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	061b      	lsls	r3, r3, #24
 8003de2:	4990      	ldr	r1, [pc, #576]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003de8:	e040      	b.n	8003e6c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d023      	beq.n	8003e3a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003df2:	4b8c      	ldr	r3, [pc, #560]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a8b      	ldr	r2, [pc, #556]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003dfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfe:	f7fe fc43 	bl	8002688 <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e06:	f7fe fc3f 	bl	8002688 <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e269      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e18:	4b82      	ldr	r3, [pc, #520]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d0f0      	beq.n	8003e06 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e24:	4b7f      	ldr	r3, [pc, #508]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	061b      	lsls	r3, r3, #24
 8003e32:	497c      	ldr	r1, [pc, #496]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e34:	4313      	orrs	r3, r2
 8003e36:	604b      	str	r3, [r1, #4]
 8003e38:	e018      	b.n	8003e6c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e3a:	4b7a      	ldr	r3, [pc, #488]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a79      	ldr	r2, [pc, #484]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e46:	f7fe fc1f 	bl	8002688 <HAL_GetTick>
 8003e4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e4c:	e008      	b.n	8003e60 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e4e:	f7fe fc1b 	bl	8002688 <HAL_GetTick>
 8003e52:	4602      	mov	r2, r0
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	1ad3      	subs	r3, r2, r3
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d901      	bls.n	8003e60 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e5c:	2303      	movs	r3, #3
 8003e5e:	e245      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e60:	4b70      	ldr	r3, [pc, #448]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1f0      	bne.n	8003e4e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0308 	and.w	r3, r3, #8
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d03c      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d01c      	beq.n	8003eba <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e80:	4b68      	ldr	r3, [pc, #416]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003e86:	4a67      	ldr	r2, [pc, #412]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003e88:	f043 0301 	orr.w	r3, r3, #1
 8003e8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e90:	f7fe fbfa 	bl	8002688 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e98:	f7fe fbf6 	bl	8002688 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e220      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eaa:	4b5e      	ldr	r3, [pc, #376]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003eac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eb0:	f003 0302 	and.w	r3, r3, #2
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d0ef      	beq.n	8003e98 <HAL_RCC_OscConfig+0x3ec>
 8003eb8:	e01b      	b.n	8003ef2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eba:	4b5a      	ldr	r3, [pc, #360]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003ebc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ec0:	4a58      	ldr	r2, [pc, #352]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003ec2:	f023 0301 	bic.w	r3, r3, #1
 8003ec6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eca:	f7fe fbdd 	bl	8002688 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ed2:	f7fe fbd9 	bl	8002688 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e203      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003ee4:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d1ef      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0304 	and.w	r3, r3, #4
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	f000 80a6 	beq.w	800404c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f00:	2300      	movs	r3, #0
 8003f02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f04:	4b47      	ldr	r3, [pc, #284]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10d      	bne.n	8003f2c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f10:	4b44      	ldr	r3, [pc, #272]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f14:	4a43      	ldr	r2, [pc, #268]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	6593      	str	r3, [r2, #88]	; 0x58
 8003f1c:	4b41      	ldr	r3, [pc, #260]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f2c:	4b3e      	ldr	r3, [pc, #248]	; (8004028 <HAL_RCC_OscConfig+0x57c>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d118      	bne.n	8003f6a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f38:	4b3b      	ldr	r3, [pc, #236]	; (8004028 <HAL_RCC_OscConfig+0x57c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4a3a      	ldr	r2, [pc, #232]	; (8004028 <HAL_RCC_OscConfig+0x57c>)
 8003f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f42:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f44:	f7fe fba0 	bl	8002688 <HAL_GetTick>
 8003f48:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f4a:	e008      	b.n	8003f5e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f4c:	f7fe fb9c 	bl	8002688 <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d901      	bls.n	8003f5e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	e1c6      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f5e:	4b32      	ldr	r3, [pc, #200]	; (8004028 <HAL_RCC_OscConfig+0x57c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d0f0      	beq.n	8003f4c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d108      	bne.n	8003f84 <HAL_RCC_OscConfig+0x4d8>
 8003f72:	4b2c      	ldr	r3, [pc, #176]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f78:	4a2a      	ldr	r2, [pc, #168]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f7a:	f043 0301 	orr.w	r3, r3, #1
 8003f7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f82:	e024      	b.n	8003fce <HAL_RCC_OscConfig+0x522>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689b      	ldr	r3, [r3, #8]
 8003f88:	2b05      	cmp	r3, #5
 8003f8a:	d110      	bne.n	8003fae <HAL_RCC_OscConfig+0x502>
 8003f8c:	4b25      	ldr	r3, [pc, #148]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f92:	4a24      	ldr	r2, [pc, #144]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f94:	f043 0304 	orr.w	r3, r3, #4
 8003f98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003f9c:	4b21      	ldr	r3, [pc, #132]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fa2:	4a20      	ldr	r2, [pc, #128]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003fa4:	f043 0301 	orr.w	r3, r3, #1
 8003fa8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fac:	e00f      	b.n	8003fce <HAL_RCC_OscConfig+0x522>
 8003fae:	4b1d      	ldr	r3, [pc, #116]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fb4:	4a1b      	ldr	r2, [pc, #108]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003fb6:	f023 0301 	bic.w	r3, r3, #1
 8003fba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003fbe:	4b19      	ldr	r3, [pc, #100]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003fc4:	4a17      	ldr	r2, [pc, #92]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003fc6:	f023 0304 	bic.w	r3, r3, #4
 8003fca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d016      	beq.n	8004004 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd6:	f7fe fb57 	bl	8002688 <HAL_GetTick>
 8003fda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003fdc:	e00a      	b.n	8003ff4 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fde:	f7fe fb53 	bl	8002688 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d901      	bls.n	8003ff4 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	e17b      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <HAL_RCC_OscConfig+0x578>)
 8003ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0ed      	beq.n	8003fde <HAL_RCC_OscConfig+0x532>
 8004002:	e01a      	b.n	800403a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004004:	f7fe fb40 	bl	8002688 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800400a:	e00f      	b.n	800402c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400c:	f7fe fb3c 	bl	8002688 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	f241 3288 	movw	r2, #5000	; 0x1388
 800401a:	4293      	cmp	r3, r2
 800401c:	d906      	bls.n	800402c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800401e:	2303      	movs	r3, #3
 8004020:	e164      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
 8004022:	bf00      	nop
 8004024:	40021000 	.word	0x40021000
 8004028:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800402c:	4ba8      	ldr	r3, [pc, #672]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800402e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d1e8      	bne.n	800400c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800403a:	7ffb      	ldrb	r3, [r7, #31]
 800403c:	2b01      	cmp	r3, #1
 800403e:	d105      	bne.n	800404c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004040:	4ba3      	ldr	r3, [pc, #652]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004044:	4aa2      	ldr	r2, [pc, #648]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004046:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800404a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 0320 	and.w	r3, r3, #32
 8004054:	2b00      	cmp	r3, #0
 8004056:	d03c      	beq.n	80040d2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	2b00      	cmp	r3, #0
 800405e:	d01c      	beq.n	800409a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004060:	4b9b      	ldr	r3, [pc, #620]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004062:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004066:	4a9a      	ldr	r2, [pc, #616]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004068:	f043 0301 	orr.w	r3, r3, #1
 800406c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004070:	f7fe fb0a 	bl	8002688 <HAL_GetTick>
 8004074:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004076:	e008      	b.n	800408a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004078:	f7fe fb06 	bl	8002688 <HAL_GetTick>
 800407c:	4602      	mov	r2, r0
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	1ad3      	subs	r3, r2, r3
 8004082:	2b02      	cmp	r3, #2
 8004084:	d901      	bls.n	800408a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004086:	2303      	movs	r3, #3
 8004088:	e130      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800408a:	4b91      	ldr	r3, [pc, #580]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800408c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	2b00      	cmp	r3, #0
 8004096:	d0ef      	beq.n	8004078 <HAL_RCC_OscConfig+0x5cc>
 8004098:	e01b      	b.n	80040d2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800409a:	4b8d      	ldr	r3, [pc, #564]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800409c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040a0:	4a8b      	ldr	r2, [pc, #556]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80040a2:	f023 0301 	bic.w	r3, r3, #1
 80040a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040aa:	f7fe faed 	bl	8002688 <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040b0:	e008      	b.n	80040c4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040b2:	f7fe fae9 	bl	8002688 <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b02      	cmp	r3, #2
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e113      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040c4:	4b82      	ldr	r3, [pc, #520]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80040c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80040ca:	f003 0302 	and.w	r3, r3, #2
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d1ef      	bne.n	80040b2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8107 	beq.w	80042ea <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	2b02      	cmp	r3, #2
 80040e2:	f040 80cb 	bne.w	800427c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80040e6:	4b7a      	ldr	r3, [pc, #488]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	f003 0203 	and.w	r2, r3, #3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d12c      	bne.n	8004154 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004104:	3b01      	subs	r3, #1
 8004106:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004108:	429a      	cmp	r2, r3
 800410a:	d123      	bne.n	8004154 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800410c:	697b      	ldr	r3, [r7, #20]
 800410e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004116:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004118:	429a      	cmp	r2, r3
 800411a:	d11b      	bne.n	8004154 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004126:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004128:	429a      	cmp	r2, r3
 800412a:	d113      	bne.n	8004154 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004136:	085b      	lsrs	r3, r3, #1
 8004138:	3b01      	subs	r3, #1
 800413a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800413c:	429a      	cmp	r2, r3
 800413e:	d109      	bne.n	8004154 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800414a:	085b      	lsrs	r3, r3, #1
 800414c:	3b01      	subs	r3, #1
 800414e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004150:	429a      	cmp	r2, r3
 8004152:	d06d      	beq.n	8004230 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004154:	69bb      	ldr	r3, [r7, #24]
 8004156:	2b0c      	cmp	r3, #12
 8004158:	d068      	beq.n	800422c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800415a:	4b5d      	ldr	r3, [pc, #372]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004162:	2b00      	cmp	r3, #0
 8004164:	d105      	bne.n	8004172 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004166:	4b5a      	ldr	r3, [pc, #360]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d001      	beq.n	8004176 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e0ba      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004176:	4b56      	ldr	r3, [pc, #344]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a55      	ldr	r2, [pc, #340]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800417c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004180:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004182:	f7fe fa81 	bl	8002688 <HAL_GetTick>
 8004186:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004188:	e008      	b.n	800419c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800418a:	f7fe fa7d 	bl	8002688 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	2b02      	cmp	r3, #2
 8004196:	d901      	bls.n	800419c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004198:	2303      	movs	r3, #3
 800419a:	e0a7      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800419c:	4b4c      	ldr	r3, [pc, #304]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1f0      	bne.n	800418a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041a8:	4b49      	ldr	r3, [pc, #292]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041aa:	68da      	ldr	r2, [r3, #12]
 80041ac:	4b49      	ldr	r3, [pc, #292]	; (80042d4 <HAL_RCC_OscConfig+0x828>)
 80041ae:	4013      	ands	r3, r2
 80041b0:	687a      	ldr	r2, [r7, #4]
 80041b2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041b8:	3a01      	subs	r2, #1
 80041ba:	0112      	lsls	r2, r2, #4
 80041bc:	4311      	orrs	r1, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80041c2:	0212      	lsls	r2, r2, #8
 80041c4:	4311      	orrs	r1, r2
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80041ca:	0852      	lsrs	r2, r2, #1
 80041cc:	3a01      	subs	r2, #1
 80041ce:	0552      	lsls	r2, r2, #21
 80041d0:	4311      	orrs	r1, r2
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80041d6:	0852      	lsrs	r2, r2, #1
 80041d8:	3a01      	subs	r2, #1
 80041da:	0652      	lsls	r2, r2, #25
 80041dc:	4311      	orrs	r1, r2
 80041de:	687a      	ldr	r2, [r7, #4]
 80041e0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80041e2:	06d2      	lsls	r2, r2, #27
 80041e4:	430a      	orrs	r2, r1
 80041e6:	493a      	ldr	r1, [pc, #232]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041e8:	4313      	orrs	r3, r2
 80041ea:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80041ec:	4b38      	ldr	r3, [pc, #224]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a37      	ldr	r2, [pc, #220]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80041f6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80041f8:	4b35      	ldr	r3, [pc, #212]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	4a34      	ldr	r2, [pc, #208]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80041fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004202:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004204:	f7fe fa40 	bl	8002688 <HAL_GetTick>
 8004208:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800420a:	e008      	b.n	800421e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800420c:	f7fe fa3c 	bl	8002688 <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	2b02      	cmp	r3, #2
 8004218:	d901      	bls.n	800421e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e066      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800421e:	4b2c      	ldr	r3, [pc, #176]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d0f0      	beq.n	800420c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800422a:	e05e      	b.n	80042ea <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e05d      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004230:	4b27      	ldr	r3, [pc, #156]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d156      	bne.n	80042ea <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800423c:	4b24      	ldr	r3, [pc, #144]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a23      	ldr	r2, [pc, #140]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004242:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004246:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004248:	4b21      	ldr	r3, [pc, #132]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	4a20      	ldr	r2, [pc, #128]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800424e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004252:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004254:	f7fe fa18 	bl	8002688 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800425c:	f7fe fa14 	bl	8002688 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e03e      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800426e:	4b18      	ldr	r3, [pc, #96]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d0f0      	beq.n	800425c <HAL_RCC_OscConfig+0x7b0>
 800427a:	e036      	b.n	80042ea <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800427c:	69bb      	ldr	r3, [r7, #24]
 800427e:	2b0c      	cmp	r3, #12
 8004280:	d031      	beq.n	80042e6 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004282:	4b13      	ldr	r3, [pc, #76]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a12      	ldr	r2, [pc, #72]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004288:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800428c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800428e:	4b10      	ldr	r3, [pc, #64]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d105      	bne.n	80042a6 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800429a:	4b0d      	ldr	r3, [pc, #52]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 800429c:	68db      	ldr	r3, [r3, #12]
 800429e:	4a0c      	ldr	r2, [pc, #48]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80042a0:	f023 0303 	bic.w	r3, r3, #3
 80042a4:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042a6:	4b0a      	ldr	r3, [pc, #40]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	4a09      	ldr	r2, [pc, #36]	; (80042d0 <HAL_RCC_OscConfig+0x824>)
 80042ac:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80042b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042b4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042b6:	f7fe f9e7 	bl	8002688 <HAL_GetTick>
 80042ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042bc:	e00c      	b.n	80042d8 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042be:	f7fe f9e3 	bl	8002688 <HAL_GetTick>
 80042c2:	4602      	mov	r2, r0
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d905      	bls.n	80042d8 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e00d      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
 80042d0:	40021000 	.word	0x40021000
 80042d4:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042d8:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <HAL_RCC_OscConfig+0x848>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1ec      	bne.n	80042be <HAL_RCC_OscConfig+0x812>
 80042e4:	e001      	b.n	80042ea <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e000      	b.n	80042ec <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3720      	adds	r7, #32
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
 8004300:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004302:	2300      	movs	r3, #0
 8004304:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e10f      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004310:	4b89      	ldr	r3, [pc, #548]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 030f 	and.w	r3, r3, #15
 8004318:	683a      	ldr	r2, [r7, #0]
 800431a:	429a      	cmp	r2, r3
 800431c:	d910      	bls.n	8004340 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431e:	4b86      	ldr	r3, [pc, #536]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f023 020f 	bic.w	r2, r3, #15
 8004326:	4984      	ldr	r1, [pc, #528]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	4313      	orrs	r3, r2
 800432c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800432e:	4b82      	ldr	r3, [pc, #520]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 030f 	and.w	r3, r3, #15
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d001      	beq.n	8004340 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e0f7      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 0301 	and.w	r3, r3, #1
 8004348:	2b00      	cmp	r3, #0
 800434a:	f000 8089 	beq.w	8004460 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	685b      	ldr	r3, [r3, #4]
 8004352:	2b03      	cmp	r3, #3
 8004354:	d133      	bne.n	80043be <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004356:	4b79      	ldr	r3, [pc, #484]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d101      	bne.n	8004366 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e0e4      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004366:	f000 fa41 	bl	80047ec <RCC_GetSysClockFreqFromPLLSource>
 800436a:	4602      	mov	r2, r0
 800436c:	4b74      	ldr	r3, [pc, #464]	; (8004540 <HAL_RCC_ClockConfig+0x248>)
 800436e:	429a      	cmp	r2, r3
 8004370:	d955      	bls.n	800441e <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004372:	4b72      	ldr	r3, [pc, #456]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004374:	689b      	ldr	r3, [r3, #8]
 8004376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800437a:	2b00      	cmp	r3, #0
 800437c:	d10a      	bne.n	8004394 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800437e:	4b6f      	ldr	r3, [pc, #444]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004380:	689b      	ldr	r3, [r3, #8]
 8004382:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004386:	4a6d      	ldr	r2, [pc, #436]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004388:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800438c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800438e:	2380      	movs	r3, #128	; 0x80
 8004390:	617b      	str	r3, [r7, #20]
 8004392:	e044      	b.n	800441e <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d03e      	beq.n	800441e <HAL_RCC_ClockConfig+0x126>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d13a      	bne.n	800441e <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043a8:	4b64      	ldr	r3, [pc, #400]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043b0:	4a62      	ldr	r2, [pc, #392]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80043b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043b6:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043b8:	2380      	movs	r3, #128	; 0x80
 80043ba:	617b      	str	r3, [r7, #20]
 80043bc:	e02f      	b.n	800441e <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	2b02      	cmp	r3, #2
 80043c4:	d107      	bne.n	80043d6 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043c6:	4b5d      	ldr	r3, [pc, #372]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d115      	bne.n	80043fe <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e0ac      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d107      	bne.n	80043ee <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043de:	4b57      	ldr	r3, [pc, #348]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d109      	bne.n	80043fe <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e0a0      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80043ee:	4b53      	ldr	r3, [pc, #332]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e098      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80043fe:	f000 f8a7 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8004402:	4602      	mov	r2, r0
 8004404:	4b4e      	ldr	r3, [pc, #312]	; (8004540 <HAL_RCC_ClockConfig+0x248>)
 8004406:	429a      	cmp	r2, r3
 8004408:	d909      	bls.n	800441e <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800440a:	4b4c      	ldr	r3, [pc, #304]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004412:	4a4a      	ldr	r2, [pc, #296]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004414:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004418:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800441a:	2380      	movs	r3, #128	; 0x80
 800441c:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800441e:	4b47      	ldr	r3, [pc, #284]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 0203 	bic.w	r2, r3, #3
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	685b      	ldr	r3, [r3, #4]
 800442a:	4944      	ldr	r1, [pc, #272]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 800442c:	4313      	orrs	r3, r2
 800442e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004430:	f7fe f92a 	bl	8002688 <HAL_GetTick>
 8004434:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004436:	e00a      	b.n	800444e <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004438:	f7fe f926 	bl	8002688 <HAL_GetTick>
 800443c:	4602      	mov	r2, r0
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	1ad3      	subs	r3, r2, r3
 8004442:	f241 3288 	movw	r2, #5000	; 0x1388
 8004446:	4293      	cmp	r3, r2
 8004448:	d901      	bls.n	800444e <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e070      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800444e:	4b3b      	ldr	r3, [pc, #236]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	f003 020c 	and.w	r2, r3, #12
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	429a      	cmp	r2, r3
 800445e:	d1eb      	bne.n	8004438 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0302 	and.w	r3, r3, #2
 8004468:	2b00      	cmp	r3, #0
 800446a:	d009      	beq.n	8004480 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800446c:	4b33      	ldr	r3, [pc, #204]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	4930      	ldr	r1, [pc, #192]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
 800447e:	e008      	b.n	8004492 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	2b80      	cmp	r3, #128	; 0x80
 8004484:	d105      	bne.n	8004492 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004486:	4b2d      	ldr	r3, [pc, #180]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	4a2c      	ldr	r2, [pc, #176]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 800448c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004490:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004492:	4b29      	ldr	r3, [pc, #164]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 030f 	and.w	r3, r3, #15
 800449a:	683a      	ldr	r2, [r7, #0]
 800449c:	429a      	cmp	r2, r3
 800449e:	d210      	bcs.n	80044c2 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a0:	4b25      	ldr	r3, [pc, #148]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f023 020f 	bic.w	r2, r3, #15
 80044a8:	4923      	ldr	r1, [pc, #140]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b0:	4b21      	ldr	r3, [pc, #132]	; (8004538 <HAL_RCC_ClockConfig+0x240>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 030f 	and.w	r3, r3, #15
 80044b8:	683a      	ldr	r2, [r7, #0]
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d001      	beq.n	80044c2 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e036      	b.n	8004530 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d008      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044ce:	4b1b      	ldr	r3, [pc, #108]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	4918      	ldr	r1, [pc, #96]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f003 0308 	and.w	r3, r3, #8
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d009      	beq.n	8004500 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044ec:	4b13      	ldr	r3, [pc, #76]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	00db      	lsls	r3, r3, #3
 80044fa:	4910      	ldr	r1, [pc, #64]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 80044fc:	4313      	orrs	r3, r2
 80044fe:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004500:	f000 f826 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8004504:	4601      	mov	r1, r0
 8004506:	4b0d      	ldr	r3, [pc, #52]	; (800453c <HAL_RCC_ClockConfig+0x244>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 030f 	and.w	r3, r3, #15
 8004510:	4a0c      	ldr	r2, [pc, #48]	; (8004544 <HAL_RCC_ClockConfig+0x24c>)
 8004512:	5cd3      	ldrb	r3, [r2, r3]
 8004514:	f003 031f 	and.w	r3, r3, #31
 8004518:	fa21 f303 	lsr.w	r3, r1, r3
 800451c:	4a0a      	ldr	r2, [pc, #40]	; (8004548 <HAL_RCC_ClockConfig+0x250>)
 800451e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004520:	4b0a      	ldr	r3, [pc, #40]	; (800454c <HAL_RCC_ClockConfig+0x254>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	4618      	mov	r0, r3
 8004526:	f7fd fbe3 	bl	8001cf0 <HAL_InitTick>
 800452a:	4603      	mov	r3, r0
 800452c:	73fb      	strb	r3, [r7, #15]

  return status;
 800452e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}
 8004538:	40022000 	.word	0x40022000
 800453c:	40021000 	.word	0x40021000
 8004540:	04c4b400 	.word	0x04c4b400
 8004544:	0800cd44 	.word	0x0800cd44
 8004548:	20000014 	.word	0x20000014
 800454c:	20000018 	.word	0x20000018

08004550 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004550:	b480      	push	{r7}
 8004552:	b089      	sub	sp, #36	; 0x24
 8004554:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004556:	2300      	movs	r3, #0
 8004558:	61fb      	str	r3, [r7, #28]
 800455a:	2300      	movs	r3, #0
 800455c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800455e:	4b3d      	ldr	r3, [pc, #244]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f003 030c 	and.w	r3, r3, #12
 8004566:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004568:	4b3a      	ldr	r3, [pc, #232]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	f003 0303 	and.w	r3, r3, #3
 8004570:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004572:	693b      	ldr	r3, [r7, #16]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d005      	beq.n	8004584 <HAL_RCC_GetSysClockFreq+0x34>
 8004578:	693b      	ldr	r3, [r7, #16]
 800457a:	2b0c      	cmp	r3, #12
 800457c:	d121      	bne.n	80045c2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b01      	cmp	r3, #1
 8004582:	d11e      	bne.n	80045c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004584:	4b33      	ldr	r3, [pc, #204]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0308 	and.w	r3, r3, #8
 800458c:	2b00      	cmp	r3, #0
 800458e:	d107      	bne.n	80045a0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004590:	4b30      	ldr	r3, [pc, #192]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 8004592:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004596:	0a1b      	lsrs	r3, r3, #8
 8004598:	f003 030f 	and.w	r3, r3, #15
 800459c:	61fb      	str	r3, [r7, #28]
 800459e:	e005      	b.n	80045ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045a0:	4b2c      	ldr	r3, [pc, #176]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	091b      	lsrs	r3, r3, #4
 80045a6:	f003 030f 	and.w	r3, r3, #15
 80045aa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045ac:	4a2a      	ldr	r2, [pc, #168]	; (8004658 <HAL_RCC_GetSysClockFreq+0x108>)
 80045ae:	69fb      	ldr	r3, [r7, #28]
 80045b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d10d      	bne.n	80045d8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80045bc:	69fb      	ldr	r3, [r7, #28]
 80045be:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045c0:	e00a      	b.n	80045d8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80045c2:	693b      	ldr	r3, [r7, #16]
 80045c4:	2b04      	cmp	r3, #4
 80045c6:	d102      	bne.n	80045ce <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045c8:	4b24      	ldr	r3, [pc, #144]	; (800465c <HAL_RCC_GetSysClockFreq+0x10c>)
 80045ca:	61bb      	str	r3, [r7, #24]
 80045cc:	e004      	b.n	80045d8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	2b08      	cmp	r3, #8
 80045d2:	d101      	bne.n	80045d8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045d4:	4b22      	ldr	r3, [pc, #136]	; (8004660 <HAL_RCC_GetSysClockFreq+0x110>)
 80045d6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	2b0c      	cmp	r3, #12
 80045dc:	d133      	bne.n	8004646 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045de:	4b1d      	ldr	r3, [pc, #116]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f003 0303 	and.w	r3, r3, #3
 80045e6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	2b02      	cmp	r3, #2
 80045ec:	d002      	beq.n	80045f4 <HAL_RCC_GetSysClockFreq+0xa4>
 80045ee:	2b03      	cmp	r3, #3
 80045f0:	d003      	beq.n	80045fa <HAL_RCC_GetSysClockFreq+0xaa>
 80045f2:	e005      	b.n	8004600 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80045f4:	4b19      	ldr	r3, [pc, #100]	; (800465c <HAL_RCC_GetSysClockFreq+0x10c>)
 80045f6:	617b      	str	r3, [r7, #20]
      break;
 80045f8:	e005      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80045fa:	4b19      	ldr	r3, [pc, #100]	; (8004660 <HAL_RCC_GetSysClockFreq+0x110>)
 80045fc:	617b      	str	r3, [r7, #20]
      break;
 80045fe:	e002      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004600:	69fb      	ldr	r3, [r7, #28]
 8004602:	617b      	str	r3, [r7, #20]
      break;
 8004604:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004606:	4b13      	ldr	r3, [pc, #76]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 8004608:	68db      	ldr	r3, [r3, #12]
 800460a:	091b      	lsrs	r3, r3, #4
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	3301      	adds	r3, #1
 8004612:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004614:	4b0f      	ldr	r3, [pc, #60]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	0a1b      	lsrs	r3, r3, #8
 800461a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800461e:	697a      	ldr	r2, [r7, #20]
 8004620:	fb02 f203 	mul.w	r2, r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	fbb2 f3f3 	udiv	r3, r2, r3
 800462a:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800462c:	4b09      	ldr	r3, [pc, #36]	; (8004654 <HAL_RCC_GetSysClockFreq+0x104>)
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	0e5b      	lsrs	r3, r3, #25
 8004632:	f003 0303 	and.w	r3, r3, #3
 8004636:	3301      	adds	r3, #1
 8004638:	005b      	lsls	r3, r3, #1
 800463a:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800463c:	697a      	ldr	r2, [r7, #20]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	fbb2 f3f3 	udiv	r3, r2, r3
 8004644:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004646:	69bb      	ldr	r3, [r7, #24]
}
 8004648:	4618      	mov	r0, r3
 800464a:	3724      	adds	r7, #36	; 0x24
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	40021000 	.word	0x40021000
 8004658:	0800cd5c 	.word	0x0800cd5c
 800465c:	00f42400 	.word	0x00f42400
 8004660:	007a1200 	.word	0x007a1200

08004664 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004664:	b480      	push	{r7}
 8004666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004668:	4b03      	ldr	r3, [pc, #12]	; (8004678 <HAL_RCC_GetHCLKFreq+0x14>)
 800466a:	681b      	ldr	r3, [r3, #0]
}
 800466c:	4618      	mov	r0, r3
 800466e:	46bd      	mov	sp, r7
 8004670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004674:	4770      	bx	lr
 8004676:	bf00      	nop
 8004678:	20000014 	.word	0x20000014

0800467c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004680:	f7ff fff0 	bl	8004664 <HAL_RCC_GetHCLKFreq>
 8004684:	4601      	mov	r1, r0
 8004686:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004688:	689b      	ldr	r3, [r3, #8]
 800468a:	0a1b      	lsrs	r3, r3, #8
 800468c:	f003 0307 	and.w	r3, r3, #7
 8004690:	4a04      	ldr	r2, [pc, #16]	; (80046a4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004692:	5cd3      	ldrb	r3, [r2, r3]
 8004694:	f003 031f 	and.w	r3, r3, #31
 8004698:	fa21 f303 	lsr.w	r3, r1, r3
}
 800469c:	4618      	mov	r0, r3
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	40021000 	.word	0x40021000
 80046a4:	0800cd54 	.word	0x0800cd54

080046a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046ac:	f7ff ffda 	bl	8004664 <HAL_RCC_GetHCLKFreq>
 80046b0:	4601      	mov	r1, r0
 80046b2:	4b06      	ldr	r3, [pc, #24]	; (80046cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	0adb      	lsrs	r3, r3, #11
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	4a04      	ldr	r2, [pc, #16]	; (80046d0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046be:	5cd3      	ldrb	r3, [r2, r3]
 80046c0:	f003 031f 	and.w	r3, r3, #31
 80046c4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80046c8:	4618      	mov	r0, r3
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	40021000 	.word	0x40021000
 80046d0:	0800cd54 	.word	0x0800cd54

080046d4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	220f      	movs	r2, #15
 80046e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80046e4:	4b12      	ldr	r3, [pc, #72]	; (8004730 <HAL_RCC_GetClockConfig+0x5c>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f003 0203 	and.w	r2, r3, #3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80046f0:	4b0f      	ldr	r3, [pc, #60]	; (8004730 <HAL_RCC_GetClockConfig+0x5c>)
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80046fc:	4b0c      	ldr	r3, [pc, #48]	; (8004730 <HAL_RCC_GetClockConfig+0x5c>)
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004708:	4b09      	ldr	r3, [pc, #36]	; (8004730 <HAL_RCC_GetClockConfig+0x5c>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	08db      	lsrs	r3, r3, #3
 800470e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004716:	4b07      	ldr	r3, [pc, #28]	; (8004734 <HAL_RCC_GetClockConfig+0x60>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 020f 	and.w	r2, r3, #15
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	601a      	str	r2, [r3, #0]
}
 8004722:	bf00      	nop
 8004724:	370c      	adds	r7, #12
 8004726:	46bd      	mov	sp, r7
 8004728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472c:	4770      	bx	lr
 800472e:	bf00      	nop
 8004730:	40021000 	.word	0x40021000
 8004734:	40022000 	.word	0x40022000

08004738 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004740:	2300      	movs	r3, #0
 8004742:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004744:	4b27      	ldr	r3, [pc, #156]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004746:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004748:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800474c:	2b00      	cmp	r3, #0
 800474e:	d003      	beq.n	8004758 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004750:	f7ff f8e8 	bl	8003924 <HAL_PWREx_GetVoltageRange>
 8004754:	6178      	str	r0, [r7, #20]
 8004756:	e014      	b.n	8004782 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004758:	4b22      	ldr	r3, [pc, #136]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800475a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475c:	4a21      	ldr	r2, [pc, #132]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800475e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004762:	6593      	str	r3, [r2, #88]	; 0x58
 8004764:	4b1f      	ldr	r3, [pc, #124]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004770:	f7ff f8d8 	bl	8003924 <HAL_PWREx_GetVoltageRange>
 8004774:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004776:	4b1b      	ldr	r3, [pc, #108]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800477a:	4a1a      	ldr	r2, [pc, #104]	; (80047e4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800477c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004780:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004788:	d10b      	bne.n	80047a2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b80      	cmp	r3, #128	; 0x80
 800478e:	d913      	bls.n	80047b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2ba0      	cmp	r3, #160	; 0xa0
 8004794:	d902      	bls.n	800479c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004796:	2302      	movs	r3, #2
 8004798:	613b      	str	r3, [r7, #16]
 800479a:	e00d      	b.n	80047b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800479c:	2301      	movs	r3, #1
 800479e:	613b      	str	r3, [r7, #16]
 80047a0:	e00a      	b.n	80047b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b7f      	cmp	r3, #127	; 0x7f
 80047a6:	d902      	bls.n	80047ae <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80047a8:	2302      	movs	r3, #2
 80047aa:	613b      	str	r3, [r7, #16]
 80047ac:	e004      	b.n	80047b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2b70      	cmp	r3, #112	; 0x70
 80047b2:	d101      	bne.n	80047b8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047b4:	2301      	movs	r3, #1
 80047b6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80047b8:	4b0b      	ldr	r3, [pc, #44]	; (80047e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f023 020f 	bic.w	r2, r3, #15
 80047c0:	4909      	ldr	r1, [pc, #36]	; (80047e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80047c8:	4b07      	ldr	r3, [pc, #28]	; (80047e8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f003 030f 	and.w	r3, r3, #15
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d001      	beq.n	80047da <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	e000      	b.n	80047dc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3718      	adds	r7, #24
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}
 80047e4:	40021000 	.word	0x40021000
 80047e8:	40022000 	.word	0x40022000

080047ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 80047f2:	2300      	movs	r3, #0
 80047f4:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 80047f6:	4b2d      	ldr	r3, [pc, #180]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80047f8:	68db      	ldr	r3, [r3, #12]
 80047fa:	f003 0303 	and.w	r3, r3, #3
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d118      	bne.n	8004834 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004802:	4b2a      	ldr	r3, [pc, #168]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d107      	bne.n	800481e <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800480e:	4b27      	ldr	r3, [pc, #156]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004810:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004814:	0a1b      	lsrs	r3, r3, #8
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	617b      	str	r3, [r7, #20]
 800481c:	e005      	b.n	800482a <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800481e:	4b23      	ldr	r3, [pc, #140]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	091b      	lsrs	r3, r3, #4
 8004824:	f003 030f 	and.w	r3, r3, #15
 8004828:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800482a:	4a21      	ldr	r2, [pc, #132]	; (80048b0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004832:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004834:	4b1d      	ldr	r3, [pc, #116]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004836:	68db      	ldr	r3, [r3, #12]
 8004838:	f003 0303 	and.w	r3, r3, #3
 800483c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	2b02      	cmp	r3, #2
 8004842:	d002      	beq.n	800484a <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8004844:	2b03      	cmp	r3, #3
 8004846:	d003      	beq.n	8004850 <RCC_GetSysClockFreqFromPLLSource+0x64>
 8004848:	e005      	b.n	8004856 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800484a:	4b1a      	ldr	r3, [pc, #104]	; (80048b4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800484c:	613b      	str	r3, [r7, #16]
    break;
 800484e:	e005      	b.n	800485c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004850:	4b19      	ldr	r3, [pc, #100]	; (80048b8 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004852:	613b      	str	r3, [r7, #16]
    break;
 8004854:	e002      	b.n	800485c <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	613b      	str	r3, [r7, #16]
    break;
 800485a:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800485c:	4b13      	ldr	r3, [pc, #76]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	091b      	lsrs	r3, r3, #4
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	3301      	adds	r3, #1
 8004868:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800486a:	4b10      	ldr	r3, [pc, #64]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	0a1b      	lsrs	r3, r3, #8
 8004870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	fb02 f203 	mul.w	r2, r2, r3
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004880:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004882:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	0e5b      	lsrs	r3, r3, #25
 8004888:	f003 0303 	and.w	r3, r3, #3
 800488c:	3301      	adds	r3, #1
 800488e:	005b      	lsls	r3, r3, #1
 8004890:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004892:	693a      	ldr	r2, [r7, #16]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	fbb2 f3f3 	udiv	r3, r2, r3
 800489a:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800489c:	683b      	ldr	r3, [r7, #0]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	371c      	adds	r7, #28
 80048a2:	46bd      	mov	sp, r7
 80048a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	40021000 	.word	0x40021000
 80048b0:	0800cd5c 	.word	0x0800cd5c
 80048b4:	00f42400 	.word	0x00f42400
 80048b8:	007a1200 	.word	0x007a1200

080048bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80048c4:	2300      	movs	r3, #0
 80048c6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80048c8:	2300      	movs	r3, #0
 80048ca:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d03d      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80048dc:	2b40      	cmp	r3, #64	; 0x40
 80048de:	d00b      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 80048e0:	2b40      	cmp	r3, #64	; 0x40
 80048e2:	d804      	bhi.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x32>
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00e      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80048e8:	2b20      	cmp	r3, #32
 80048ea:	d015      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80048ec:	e01d      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x6e>
 80048ee:	2b60      	cmp	r3, #96	; 0x60
 80048f0:	d01e      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048f2:	2b80      	cmp	r3, #128	; 0x80
 80048f4:	d01c      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048f6:	e018      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048f8:	4b86      	ldr	r3, [pc, #536]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	4a85      	ldr	r2, [pc, #532]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004902:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004904:	e015      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	3304      	adds	r3, #4
 800490a:	2100      	movs	r1, #0
 800490c:	4618      	mov	r0, r3
 800490e:	f000 fafd 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 8004912:	4603      	mov	r3, r0
 8004914:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004916:	e00c      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	3320      	adds	r3, #32
 800491c:	2100      	movs	r1, #0
 800491e:	4618      	mov	r0, r3
 8004920:	f000 fbe4 	bl	80050ec <RCCEx_PLLSAI2_Config>
 8004924:	4603      	mov	r3, r0
 8004926:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004928:	e003      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	74fb      	strb	r3, [r7, #19]
      break;
 800492e:	e000      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8004930:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004932:	7cfb      	ldrb	r3, [r7, #19]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d10b      	bne.n	8004950 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004938:	4b76      	ldr	r3, [pc, #472]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800493a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800493e:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004946:	4973      	ldr	r1, [pc, #460]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004948:	4313      	orrs	r3, r2
 800494a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800494e:	e001      	b.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004950:	7cfb      	ldrb	r3, [r7, #19]
 8004952:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d042      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004964:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004968:	d00f      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0xce>
 800496a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800496e:	d805      	bhi.n	800497c <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8004970:	2b00      	cmp	r3, #0
 8004972:	d011      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8004974:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004978:	d017      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xee>
 800497a:	e01f      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x100>
 800497c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004980:	d01f      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004986:	d01c      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004988:	e018      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800498a:	4b62      	ldr	r3, [pc, #392]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	4a61      	ldr	r2, [pc, #388]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004990:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004994:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004996:	e015      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	3304      	adds	r3, #4
 800499c:	2100      	movs	r1, #0
 800499e:	4618      	mov	r0, r3
 80049a0:	f000 fab4 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 80049a4:	4603      	mov	r3, r0
 80049a6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049a8:	e00c      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	3320      	adds	r3, #32
 80049ae:	2100      	movs	r1, #0
 80049b0:	4618      	mov	r0, r3
 80049b2:	f000 fb9b 	bl	80050ec <RCCEx_PLLSAI2_Config>
 80049b6:	4603      	mov	r3, r0
 80049b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80049ba:	e003      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	74fb      	strb	r3, [r7, #19]
      break;
 80049c0:	e000      	b.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 80049c2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049c4:	7cfb      	ldrb	r3, [r7, #19]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d10b      	bne.n	80049e2 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049ca:	4b52      	ldr	r3, [pc, #328]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80049d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049d8:	494e      	ldr	r1, [pc, #312]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049da:	4313      	orrs	r3, r2
 80049dc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80049e0:	e001      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e2:	7cfb      	ldrb	r3, [r7, #19]
 80049e4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f000 809f 	beq.w	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049f4:	2300      	movs	r3, #0
 80049f6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049f8:	4b46      	ldr	r3, [pc, #280]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8004a04:	2301      	movs	r3, #1
 8004a06:	e000      	b.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004a08:	2300      	movs	r3, #0
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d00d      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004a0e:	4b41      	ldr	r3, [pc, #260]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a12:	4a40      	ldr	r2, [pc, #256]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a18:	6593      	str	r3, [r2, #88]	; 0x58
 8004a1a:	4b3e      	ldr	r3, [pc, #248]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a22:	60bb      	str	r3, [r7, #8]
 8004a24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a26:	2301      	movs	r3, #1
 8004a28:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a2a:	4b3b      	ldr	r3, [pc, #236]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a3a      	ldr	r2, [pc, #232]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a34:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a36:	f7fd fe27 	bl	8002688 <HAL_GetTick>
 8004a3a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a3c:	e009      	b.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a3e:	f7fd fe23 	bl	8002688 <HAL_GetTick>
 8004a42:	4602      	mov	r2, r0
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	1ad3      	subs	r3, r2, r3
 8004a48:	2b02      	cmp	r3, #2
 8004a4a:	d902      	bls.n	8004a52 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8004a4c:	2303      	movs	r3, #3
 8004a4e:	74fb      	strb	r3, [r7, #19]
        break;
 8004a50:	e005      	b.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a52:	4b31      	ldr	r3, [pc, #196]	; (8004b18 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d0ef      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8004a5e:	7cfb      	ldrb	r3, [r7, #19]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d15b      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a64:	4b2b      	ldr	r3, [pc, #172]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d01f      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7c:	697a      	ldr	r2, [r7, #20]
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d019      	beq.n	8004ab6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a82:	4b24      	ldr	r3, [pc, #144]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a8c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a8e:	4b21      	ldr	r3, [pc, #132]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a94:	4a1f      	ldr	r2, [pc, #124]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a9e:	4b1d      	ldr	r3, [pc, #116]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004aa4:	4a1b      	ldr	r2, [pc, #108]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004aa6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aaa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004aae:	4a19      	ldr	r2, [pc, #100]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ab0:	697b      	ldr	r3, [r7, #20]
 8004ab2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d016      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fd fde2 	bl	8002688 <HAL_GetTick>
 8004ac4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac6:	e00b      	b.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ac8:	f7fd fdde 	bl	8002688 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d902      	bls.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8004ada:	2303      	movs	r3, #3
 8004adc:	74fb      	strb	r3, [r7, #19]
            break;
 8004ade:	e006      	b.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ae0:	4b0c      	ldr	r3, [pc, #48]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d0ec      	beq.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8004aee:	7cfb      	ldrb	r3, [r7, #19]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10c      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004af4:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004afa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b04:	4903      	ldr	r1, [pc, #12]	; (8004b14 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004b0c:	e008      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004b0e:	7cfb      	ldrb	r3, [r7, #19]
 8004b10:	74bb      	strb	r3, [r7, #18]
 8004b12:	e005      	b.n	8004b20 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004b14:	40021000 	.word	0x40021000
 8004b18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1c:	7cfb      	ldrb	r3, [r7, #19]
 8004b1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b20:	7c7b      	ldrb	r3, [r7, #17]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d105      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b26:	4ba0      	ldr	r3, [pc, #640]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b2a:	4a9f      	ldr	r2, [pc, #636]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004b30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00a      	beq.n	8004b54 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b3e:	4b9a      	ldr	r3, [pc, #616]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b44:	f023 0203 	bic.w	r2, r3, #3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b4c:	4996      	ldr	r1, [pc, #600]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f003 0302 	and.w	r3, r3, #2
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00a      	beq.n	8004b76 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b60:	4b91      	ldr	r3, [pc, #580]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b66:	f023 020c 	bic.w	r2, r3, #12
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6e:	498e      	ldr	r1, [pc, #568]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b70:	4313      	orrs	r3, r2
 8004b72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0304 	and.w	r3, r3, #4
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d00a      	beq.n	8004b98 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b82:	4b89      	ldr	r3, [pc, #548]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b88:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b90:	4985      	ldr	r1, [pc, #532]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d00a      	beq.n	8004bba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ba4:	4b80      	ldr	r3, [pc, #512]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004baa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bb2:	497d      	ldr	r1, [pc, #500]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004bc6:	4b78      	ldr	r3, [pc, #480]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bcc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bd4:	4974      	ldr	r1, [pc, #464]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 0320 	and.w	r3, r3, #32
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d00a      	beq.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004be8:	4b6f      	ldr	r3, [pc, #444]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bee:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf6:	496c      	ldr	r1, [pc, #432]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004bf8:	4313      	orrs	r3, r2
 8004bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00a      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004c0a:	4b67      	ldr	r3, [pc, #412]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c10:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004c18:	4963      	ldr	r1, [pc, #396]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d00a      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c2c:	4b5e      	ldr	r3, [pc, #376]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c32:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004c3a:	495b      	ldr	r1, [pc, #364]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00a      	beq.n	8004c64 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c4e:	4b56      	ldr	r3, [pc, #344]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c54:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5c:	4952      	ldr	r1, [pc, #328]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d00a      	beq.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c70:	4b4d      	ldr	r3, [pc, #308]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c76:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7e:	494a      	ldr	r1, [pc, #296]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d00a      	beq.n	8004ca8 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c92:	4b45      	ldr	r3, [pc, #276]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ca0:	4941      	ldr	r1, [pc, #260]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d00a      	beq.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004cb4:	4b3c      	ldr	r3, [pc, #240]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004cba:	f023 0203 	bic.w	r2, r3, #3
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004cc2:	4939      	ldr	r1, [pc, #228]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d028      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cd6:	4b34      	ldr	r3, [pc, #208]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cdc:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ce4:	4930      	ldr	r1, [pc, #192]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cf0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cf4:	d106      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cf6:	4b2c      	ldr	r3, [pc, #176]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	4a2b      	ldr	r2, [pc, #172]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004cfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d00:	60d3      	str	r3, [r2, #12]
 8004d02:	e011      	b.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d0c:	d10c      	bne.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	3304      	adds	r3, #4
 8004d12:	2101      	movs	r1, #1
 8004d14:	4618      	mov	r0, r3
 8004d16:	f000 f8f9 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004d1e:	7cfb      	ldrb	r3, [r7, #19]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d001      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8004d24:	7cfb      	ldrb	r3, [r7, #19]
 8004d26:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d04d      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d3c:	d108      	bne.n	8004d50 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004d3e:	4b1a      	ldr	r3, [pc, #104]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d44:	4a18      	ldr	r2, [pc, #96]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d4a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d4e:	e012      	b.n	8004d76 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8004d50:	4b15      	ldr	r3, [pc, #84]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d52:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004d56:	4a14      	ldr	r2, [pc, #80]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d5c:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004d60:	4b11      	ldr	r3, [pc, #68]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d66:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d6e:	490e      	ldr	r1, [pc, #56]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d70:	4313      	orrs	r3, r2
 8004d72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d7a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d7e:	d106      	bne.n	8004d8e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d80:	4b09      	ldr	r3, [pc, #36]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	4a08      	ldr	r2, [pc, #32]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d8a:	60d3      	str	r3, [r2, #12]
 8004d8c:	e020      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d92:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004d96:	d109      	bne.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d98:	4b03      	ldr	r3, [pc, #12]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	4a02      	ldr	r2, [pc, #8]	; (8004da8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da2:	60d3      	str	r3, [r2, #12]
 8004da4:	e014      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8004da6:	bf00      	nop
 8004da8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004db0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004db4:	d10c      	bne.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	3304      	adds	r3, #4
 8004dba:	2101      	movs	r1, #1
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f000 f8a5 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dc6:	7cfb      	ldrb	r3, [r7, #19]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d001      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004dcc:	7cfb      	ldrb	r3, [r7, #19]
 8004dce:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d028      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ddc:	4b4a      	ldr	r3, [pc, #296]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004dea:	4947      	ldr	r1, [pc, #284]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004df6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004dfa:	d106      	bne.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dfc:	4b42      	ldr	r3, [pc, #264]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	4a41      	ldr	r2, [pc, #260]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e06:	60d3      	str	r3, [r2, #12]
 8004e08:	e011      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004e0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e12:	d10c      	bne.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	3304      	adds	r3, #4
 8004e18:	2101      	movs	r1, #1
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f000 f876 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 8004e20:	4603      	mov	r3, r0
 8004e22:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e24:	7cfb      	ldrb	r3, [r7, #19]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d001      	beq.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8004e2a:	7cfb      	ldrb	r3, [r7, #19]
 8004e2c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d01e      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e3a:	4b33      	ldr	r3, [pc, #204]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e40:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e4a:	492f      	ldr	r1, [pc, #188]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e58:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004e5c:	d10c      	bne.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	3304      	adds	r3, #4
 8004e62:	2102      	movs	r1, #2
 8004e64:	4618      	mov	r0, r3
 8004e66:	f000 f851 	bl	8004f0c <RCCEx_PLLSAI1_Config>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e6e:	7cfb      	ldrb	r3, [r7, #19]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8004e74:	7cfb      	ldrb	r3, [r7, #19]
 8004e76:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00b      	beq.n	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e84:	4b20      	ldr	r3, [pc, #128]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e86:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e8a:	f023 0204 	bic.w	r2, r3, #4
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e94:	491c      	ldr	r1, [pc, #112]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00b      	beq.n	8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004ea8:	4b17      	ldr	r3, [pc, #92]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004eaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004eae:	f023 0218 	bic.w	r2, r3, #24
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb8:	4913      	ldr	r1, [pc, #76]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d017      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004ecc:	4b0e      	ldr	r3, [pc, #56]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ece:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ed2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004edc:	490a      	ldr	r1, [pc, #40]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004eea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004eee:	d105      	bne.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ef0:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	4a04      	ldr	r2, [pc, #16]	; (8004f08 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004ef6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004efa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004efc:	7cbb      	ldrb	r3, [r7, #18]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	40021000 	.word	0x40021000

08004f0c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b084      	sub	sp, #16
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	6078      	str	r0, [r7, #4]
 8004f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f16:	2300      	movs	r3, #0
 8004f18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f1a:	4b70      	ldr	r3, [pc, #448]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f003 0303 	and.w	r3, r3, #3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00e      	beq.n	8004f44 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f26:	4b6d      	ldr	r3, [pc, #436]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f003 0203 	and.w	r2, r3, #3
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	429a      	cmp	r2, r3
 8004f34:	d103      	bne.n	8004f3e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
       ||
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d13f      	bne.n	8004fbe <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	73fb      	strb	r3, [r7, #15]
 8004f42:	e03c      	b.n	8004fbe <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d00c      	beq.n	8004f66 <RCCEx_PLLSAI1_Config+0x5a>
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d013      	beq.n	8004f78 <RCCEx_PLLSAI1_Config+0x6c>
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d120      	bne.n	8004f96 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f54:	4b61      	ldr	r3, [pc, #388]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d11d      	bne.n	8004f9c <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f64:	e01a      	b.n	8004f9c <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f66:	4b5d      	ldr	r3, [pc, #372]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d116      	bne.n	8004fa0 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f76:	e013      	b.n	8004fa0 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f78:	4b58      	ldr	r3, [pc, #352]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d10f      	bne.n	8004fa4 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f84:	4b55      	ldr	r3, [pc, #340]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d109      	bne.n	8004fa4 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f94:	e006      	b.n	8004fa4 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	73fb      	strb	r3, [r7, #15]
      break;
 8004f9a:	e004      	b.n	8004fa6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004f9c:	bf00      	nop
 8004f9e:	e002      	b.n	8004fa6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004fa0:	bf00      	nop
 8004fa2:	e000      	b.n	8004fa6 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8004fa4:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d108      	bne.n	8004fbe <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004fac:	4b4b      	ldr	r3, [pc, #300]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f023 0203 	bic.w	r2, r3, #3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4948      	ldr	r1, [pc, #288]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f040 8086 	bne.w	80050d2 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fc6:	4b45      	ldr	r3, [pc, #276]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a44      	ldr	r2, [pc, #272]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004fcc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004fd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fd2:	f7fd fb59 	bl	8002688 <HAL_GetTick>
 8004fd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fd8:	e009      	b.n	8004fee <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fda:	f7fd fb55 	bl	8002688 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d902      	bls.n	8004fee <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	73fb      	strb	r3, [r7, #15]
        break;
 8004fec:	e005      	b.n	8004ffa <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fee:	4b3b      	ldr	r3, [pc, #236]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1ef      	bne.n	8004fda <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004ffa:	7bfb      	ldrb	r3, [r7, #15]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d168      	bne.n	80050d2 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d113      	bne.n	800502e <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005006:	4b35      	ldr	r3, [pc, #212]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	4b35      	ldr	r3, [pc, #212]	; (80050e0 <RCCEx_PLLSAI1_Config+0x1d4>)
 800500c:	4013      	ands	r3, r2
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	6892      	ldr	r2, [r2, #8]
 8005012:	0211      	lsls	r1, r2, #8
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	68d2      	ldr	r2, [r2, #12]
 8005018:	06d2      	lsls	r2, r2, #27
 800501a:	4311      	orrs	r1, r2
 800501c:	687a      	ldr	r2, [r7, #4]
 800501e:	6852      	ldr	r2, [r2, #4]
 8005020:	3a01      	subs	r2, #1
 8005022:	0112      	lsls	r2, r2, #4
 8005024:	430a      	orrs	r2, r1
 8005026:	492d      	ldr	r1, [pc, #180]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005028:	4313      	orrs	r3, r2
 800502a:	610b      	str	r3, [r1, #16]
 800502c:	e02d      	b.n	800508a <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b01      	cmp	r3, #1
 8005032:	d115      	bne.n	8005060 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005034:	4b29      	ldr	r3, [pc, #164]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005036:	691a      	ldr	r2, [r3, #16]
 8005038:	4b2a      	ldr	r3, [pc, #168]	; (80050e4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800503a:	4013      	ands	r3, r2
 800503c:	687a      	ldr	r2, [r7, #4]
 800503e:	6892      	ldr	r2, [r2, #8]
 8005040:	0211      	lsls	r1, r2, #8
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6912      	ldr	r2, [r2, #16]
 8005046:	0852      	lsrs	r2, r2, #1
 8005048:	3a01      	subs	r2, #1
 800504a:	0552      	lsls	r2, r2, #21
 800504c:	4311      	orrs	r1, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6852      	ldr	r2, [r2, #4]
 8005052:	3a01      	subs	r2, #1
 8005054:	0112      	lsls	r2, r2, #4
 8005056:	430a      	orrs	r2, r1
 8005058:	4920      	ldr	r1, [pc, #128]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 800505a:	4313      	orrs	r3, r2
 800505c:	610b      	str	r3, [r1, #16]
 800505e:	e014      	b.n	800508a <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005060:	4b1e      	ldr	r3, [pc, #120]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	4b20      	ldr	r3, [pc, #128]	; (80050e8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005066:	4013      	ands	r3, r2
 8005068:	687a      	ldr	r2, [r7, #4]
 800506a:	6892      	ldr	r2, [r2, #8]
 800506c:	0211      	lsls	r1, r2, #8
 800506e:	687a      	ldr	r2, [r7, #4]
 8005070:	6952      	ldr	r2, [r2, #20]
 8005072:	0852      	lsrs	r2, r2, #1
 8005074:	3a01      	subs	r2, #1
 8005076:	0652      	lsls	r2, r2, #25
 8005078:	4311      	orrs	r1, r2
 800507a:	687a      	ldr	r2, [r7, #4]
 800507c:	6852      	ldr	r2, [r2, #4]
 800507e:	3a01      	subs	r2, #1
 8005080:	0112      	lsls	r2, r2, #4
 8005082:	430a      	orrs	r2, r1
 8005084:	4915      	ldr	r1, [pc, #84]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005086:	4313      	orrs	r3, r2
 8005088:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800508a:	4b14      	ldr	r3, [pc, #80]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a13      	ldr	r2, [pc, #76]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 8005090:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005094:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005096:	f7fd faf7 	bl	8002688 <HAL_GetTick>
 800509a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800509c:	e009      	b.n	80050b2 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800509e:	f7fd faf3 	bl	8002688 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d902      	bls.n	80050b2 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	73fb      	strb	r3, [r7, #15]
          break;
 80050b0:	e005      	b.n	80050be <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80050b2:	4b0a      	ldr	r3, [pc, #40]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d0ef      	beq.n	800509e <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80050be:	7bfb      	ldrb	r3, [r7, #15]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d106      	bne.n	80050d2 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050c4:	4b05      	ldr	r3, [pc, #20]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 80050c6:	691a      	ldr	r2, [r3, #16]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	699b      	ldr	r3, [r3, #24]
 80050cc:	4903      	ldr	r1, [pc, #12]	; (80050dc <RCCEx_PLLSAI1_Config+0x1d0>)
 80050ce:	4313      	orrs	r3, r2
 80050d0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3710      	adds	r7, #16
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	40021000 	.word	0x40021000
 80050e0:	07ff800f 	.word	0x07ff800f
 80050e4:	ff9f800f 	.word	0xff9f800f
 80050e8:	f9ff800f 	.word	0xf9ff800f

080050ec <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b084      	sub	sp, #16
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050f6:	2300      	movs	r3, #0
 80050f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050fa:	4b70      	ldr	r3, [pc, #448]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0303 	and.w	r3, r3, #3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00e      	beq.n	8005124 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005106:	4b6d      	ldr	r3, [pc, #436]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	f003 0203 	and.w	r2, r3, #3
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	429a      	cmp	r2, r3
 8005114:	d103      	bne.n	800511e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
       ||
 800511a:	2b00      	cmp	r3, #0
 800511c:	d13f      	bne.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	73fb      	strb	r3, [r7, #15]
 8005122:	e03c      	b.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2b02      	cmp	r3, #2
 800512a:	d00c      	beq.n	8005146 <RCCEx_PLLSAI2_Config+0x5a>
 800512c:	2b03      	cmp	r3, #3
 800512e:	d013      	beq.n	8005158 <RCCEx_PLLSAI2_Config+0x6c>
 8005130:	2b01      	cmp	r3, #1
 8005132:	d120      	bne.n	8005176 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005134:	4b61      	ldr	r3, [pc, #388]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0302 	and.w	r3, r3, #2
 800513c:	2b00      	cmp	r3, #0
 800513e:	d11d      	bne.n	800517c <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005144:	e01a      	b.n	800517c <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005146:	4b5d      	ldr	r3, [pc, #372]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800514e:	2b00      	cmp	r3, #0
 8005150:	d116      	bne.n	8005180 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005156:	e013      	b.n	8005180 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005158:	4b58      	ldr	r3, [pc, #352]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10f      	bne.n	8005184 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005164:	4b55      	ldr	r3, [pc, #340]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d109      	bne.n	8005184 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8005170:	2301      	movs	r3, #1
 8005172:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005174:	e006      	b.n	8005184 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	73fb      	strb	r3, [r7, #15]
      break;
 800517a:	e004      	b.n	8005186 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 800517c:	bf00      	nop
 800517e:	e002      	b.n	8005186 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8005180:	bf00      	nop
 8005182:	e000      	b.n	8005186 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8005184:	bf00      	nop
    }

    if(status == HAL_OK)
 8005186:	7bfb      	ldrb	r3, [r7, #15]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d108      	bne.n	800519e <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800518c:	4b4b      	ldr	r3, [pc, #300]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	f023 0203 	bic.w	r2, r3, #3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4948      	ldr	r1, [pc, #288]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 800519a:	4313      	orrs	r3, r2
 800519c:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800519e:	7bfb      	ldrb	r3, [r7, #15]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f040 8086 	bne.w	80052b2 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80051a6:	4b45      	ldr	r3, [pc, #276]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4a44      	ldr	r2, [pc, #272]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80051ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051b0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051b2:	f7fd fa69 	bl	8002688 <HAL_GetTick>
 80051b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051b8:	e009      	b.n	80051ce <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051ba:	f7fd fa65 	bl	8002688 <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	2b02      	cmp	r3, #2
 80051c6:	d902      	bls.n	80051ce <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	73fb      	strb	r3, [r7, #15]
        break;
 80051cc:	e005      	b.n	80051da <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051ce:	4b3b      	ldr	r3, [pc, #236]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d1ef      	bne.n	80051ba <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 80051da:	7bfb      	ldrb	r3, [r7, #15]
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d168      	bne.n	80052b2 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d113      	bne.n	800520e <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051e6:	4b35      	ldr	r3, [pc, #212]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80051e8:	695a      	ldr	r2, [r3, #20]
 80051ea:	4b35      	ldr	r3, [pc, #212]	; (80052c0 <RCCEx_PLLSAI2_Config+0x1d4>)
 80051ec:	4013      	ands	r3, r2
 80051ee:	687a      	ldr	r2, [r7, #4]
 80051f0:	6892      	ldr	r2, [r2, #8]
 80051f2:	0211      	lsls	r1, r2, #8
 80051f4:	687a      	ldr	r2, [r7, #4]
 80051f6:	68d2      	ldr	r2, [r2, #12]
 80051f8:	06d2      	lsls	r2, r2, #27
 80051fa:	4311      	orrs	r1, r2
 80051fc:	687a      	ldr	r2, [r7, #4]
 80051fe:	6852      	ldr	r2, [r2, #4]
 8005200:	3a01      	subs	r2, #1
 8005202:	0112      	lsls	r2, r2, #4
 8005204:	430a      	orrs	r2, r1
 8005206:	492d      	ldr	r1, [pc, #180]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005208:	4313      	orrs	r3, r2
 800520a:	614b      	str	r3, [r1, #20]
 800520c:	e02d      	b.n	800526a <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b01      	cmp	r3, #1
 8005212:	d115      	bne.n	8005240 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005214:	4b29      	ldr	r3, [pc, #164]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005216:	695a      	ldr	r2, [r3, #20]
 8005218:	4b2a      	ldr	r3, [pc, #168]	; (80052c4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800521a:	4013      	ands	r3, r2
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6892      	ldr	r2, [r2, #8]
 8005220:	0211      	lsls	r1, r2, #8
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	6912      	ldr	r2, [r2, #16]
 8005226:	0852      	lsrs	r2, r2, #1
 8005228:	3a01      	subs	r2, #1
 800522a:	0552      	lsls	r2, r2, #21
 800522c:	4311      	orrs	r1, r2
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6852      	ldr	r2, [r2, #4]
 8005232:	3a01      	subs	r2, #1
 8005234:	0112      	lsls	r2, r2, #4
 8005236:	430a      	orrs	r2, r1
 8005238:	4920      	ldr	r1, [pc, #128]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 800523a:	4313      	orrs	r3, r2
 800523c:	614b      	str	r3, [r1, #20]
 800523e:	e014      	b.n	800526a <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005240:	4b1e      	ldr	r3, [pc, #120]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005242:	695a      	ldr	r2, [r3, #20]
 8005244:	4b20      	ldr	r3, [pc, #128]	; (80052c8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005246:	4013      	ands	r3, r2
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6892      	ldr	r2, [r2, #8]
 800524c:	0211      	lsls	r1, r2, #8
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	6952      	ldr	r2, [r2, #20]
 8005252:	0852      	lsrs	r2, r2, #1
 8005254:	3a01      	subs	r2, #1
 8005256:	0652      	lsls	r2, r2, #25
 8005258:	4311      	orrs	r1, r2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6852      	ldr	r2, [r2, #4]
 800525e:	3a01      	subs	r2, #1
 8005260:	0112      	lsls	r2, r2, #4
 8005262:	430a      	orrs	r2, r1
 8005264:	4915      	ldr	r1, [pc, #84]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005266:	4313      	orrs	r3, r2
 8005268:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800526a:	4b14      	ldr	r3, [pc, #80]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a13      	ldr	r2, [pc, #76]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005274:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005276:	f7fd fa07 	bl	8002688 <HAL_GetTick>
 800527a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800527c:	e009      	b.n	8005292 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800527e:	f7fd fa03 	bl	8002688 <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d902      	bls.n	8005292 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	73fb      	strb	r3, [r7, #15]
          break;
 8005290:	e005      	b.n	800529e <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005292:	4b0a      	ldr	r3, [pc, #40]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d0ef      	beq.n	800527e <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 800529e:	7bfb      	ldrb	r3, [r7, #15]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d106      	bne.n	80052b2 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80052a4:	4b05      	ldr	r3, [pc, #20]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80052a6:	695a      	ldr	r2, [r3, #20]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	699b      	ldr	r3, [r3, #24]
 80052ac:	4903      	ldr	r1, [pc, #12]	; (80052bc <RCCEx_PLLSAI2_Config+0x1d0>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3710      	adds	r7, #16
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	40021000 	.word	0x40021000
 80052c0:	07ff800f 	.word	0x07ff800f
 80052c4:	ff9f800f 	.word	0xff9f800f
 80052c8:	f9ff800f 	.word	0xf9ff800f

080052cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d101      	bne.n	80052de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e095      	b.n	800540a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d108      	bne.n	80052f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052ee:	d009      	beq.n	8005304 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2200      	movs	r2, #0
 80052f4:	61da      	str	r2, [r3, #28]
 80052f6:	e005      	b.n	8005304 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2200      	movs	r2, #0
 8005308:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005310:	b2db      	uxtb	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800531e:	6878      	ldr	r0, [r7, #4]
 8005320:	f7fc fc7c 	bl	8001c1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2202      	movs	r2, #2
 8005328:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800533a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005344:	d902      	bls.n	800534c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005346:	2300      	movs	r3, #0
 8005348:	60fb      	str	r3, [r7, #12]
 800534a:	e002      	b.n	8005352 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800534c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005350:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800535a:	d007      	beq.n	800536c <HAL_SPI_Init+0xa0>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005364:	d002      	beq.n	800536c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689b      	ldr	r3, [r3, #8]
 8005378:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800537c:	431a      	orrs	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	691b      	ldr	r3, [r3, #16]
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	431a      	orrs	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	695b      	ldr	r3, [r3, #20]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	431a      	orrs	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	699b      	ldr	r3, [r3, #24]
 8005396:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800539a:	431a      	orrs	r2, r3
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80053a4:	431a      	orrs	r2, r3
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6a1b      	ldr	r3, [r3, #32]
 80053aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053ae:	ea42 0103 	orr.w	r1, r2, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053b6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	430a      	orrs	r2, r1
 80053c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	699b      	ldr	r3, [r3, #24]
 80053c6:	0c1b      	lsrs	r3, r3, #16
 80053c8:	f003 0204 	and.w	r2, r3, #4
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d0:	f003 0310 	and.w	r3, r3, #16
 80053d4:	431a      	orrs	r2, r3
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053da:	f003 0308 	and.w	r3, r3, #8
 80053de:	431a      	orrs	r2, r3
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80053e8:	ea42 0103 	orr.w	r1, r2, r3
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005408:	2300      	movs	r3, #0
}
 800540a:	4618      	mov	r0, r3
 800540c:	3710      	adds	r7, #16
 800540e:	46bd      	mov	sp, r7
 8005410:	bd80      	pop	{r7, pc}

08005412 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005412:	b580      	push	{r7, lr}
 8005414:	b08a      	sub	sp, #40	; 0x28
 8005416:	af00      	add	r7, sp, #0
 8005418:	60f8      	str	r0, [r7, #12]
 800541a:	60b9      	str	r1, [r7, #8]
 800541c:	607a      	str	r2, [r7, #4]
 800541e:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005420:	2301      	movs	r3, #1
 8005422:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005424:	2300      	movs	r3, #0
 8005426:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005430:	2b01      	cmp	r3, #1
 8005432:	d101      	bne.n	8005438 <HAL_SPI_TransmitReceive+0x26>
 8005434:	2302      	movs	r3, #2
 8005436:	e1fb      	b.n	8005830 <HAL_SPI_TransmitReceive+0x41e>
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2201      	movs	r2, #1
 800543c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005440:	f7fd f922 	bl	8002688 <HAL_GetTick>
 8005444:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800544c:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005454:	887b      	ldrh	r3, [r7, #2]
 8005456:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8005458:	887b      	ldrh	r3, [r7, #2]
 800545a:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800545c:	7efb      	ldrb	r3, [r7, #27]
 800545e:	2b01      	cmp	r3, #1
 8005460:	d00e      	beq.n	8005480 <HAL_SPI_TransmitReceive+0x6e>
 8005462:	697b      	ldr	r3, [r7, #20]
 8005464:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005468:	d106      	bne.n	8005478 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	689b      	ldr	r3, [r3, #8]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d102      	bne.n	8005478 <HAL_SPI_TransmitReceive+0x66>
 8005472:	7efb      	ldrb	r3, [r7, #27]
 8005474:	2b04      	cmp	r3, #4
 8005476:	d003      	beq.n	8005480 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005478:	2302      	movs	r3, #2
 800547a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800547e:	e1cd      	b.n	800581c <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d005      	beq.n	8005492 <HAL_SPI_TransmitReceive+0x80>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d002      	beq.n	8005492 <HAL_SPI_TransmitReceive+0x80>
 800548c:	887b      	ldrh	r3, [r7, #2]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d103      	bne.n	800549a <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005498:	e1c0      	b.n	800581c <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	2b04      	cmp	r3, #4
 80054a4:	d003      	beq.n	80054ae <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2205      	movs	r2, #5
 80054aa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	887a      	ldrh	r2, [r7, #2]
 80054be:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	887a      	ldrh	r2, [r7, #2]
 80054c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	887a      	ldrh	r2, [r7, #2]
 80054d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	887a      	ldrh	r2, [r7, #2]
 80054da:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2200      	movs	r2, #0
 80054e0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80054f0:	d802      	bhi.n	80054f8 <HAL_SPI_TransmitReceive+0xe6>
 80054f2:	8a3b      	ldrh	r3, [r7, #16]
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d908      	bls.n	800550a <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005506:	605a      	str	r2, [r3, #4]
 8005508:	e007      	b.n	800551a <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	685a      	ldr	r2, [r3, #4]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005518:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005524:	2b40      	cmp	r3, #64	; 0x40
 8005526:	d007      	beq.n	8005538 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	681a      	ldr	r2, [r3, #0]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005536:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	68db      	ldr	r3, [r3, #12]
 800553c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005540:	d97c      	bls.n	800563c <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d002      	beq.n	8005550 <HAL_SPI_TransmitReceive+0x13e>
 800554a:	8a7b      	ldrh	r3, [r7, #18]
 800554c:	2b01      	cmp	r3, #1
 800554e:	d169      	bne.n	8005624 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005554:	881a      	ldrh	r2, [r3, #0]
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005560:	1c9a      	adds	r2, r3, #2
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800556a:	b29b      	uxth	r3, r3
 800556c:	3b01      	subs	r3, #1
 800556e:	b29a      	uxth	r2, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005574:	e056      	b.n	8005624 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b02      	cmp	r3, #2
 8005582:	d11b      	bne.n	80055bc <HAL_SPI_TransmitReceive+0x1aa>
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005588:	b29b      	uxth	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d016      	beq.n	80055bc <HAL_SPI_TransmitReceive+0x1aa>
 800558e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005590:	2b01      	cmp	r3, #1
 8005592:	d113      	bne.n	80055bc <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005598:	881a      	ldrh	r2, [r3, #0]
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055a4:	1c9a      	adds	r2, r3, #2
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055ae:	b29b      	uxth	r3, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	b29a      	uxth	r2, r3
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80055b8:	2300      	movs	r3, #0
 80055ba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d11c      	bne.n	8005604 <HAL_SPI_TransmitReceive+0x1f2>
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d016      	beq.n	8005604 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e0:	b292      	uxth	r2, r2
 80055e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e8:	1c9a      	adds	r2, r3, #2
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	3b01      	subs	r3, #1
 80055f8:	b29a      	uxth	r2, r3
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005600:	2301      	movs	r3, #1
 8005602:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005604:	f7fd f840 	bl	8002688 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005610:	429a      	cmp	r2, r3
 8005612:	d807      	bhi.n	8005624 <HAL_SPI_TransmitReceive+0x212>
 8005614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005616:	f1b3 3fff 	cmp.w	r3, #4294967295
 800561a:	d003      	beq.n	8005624 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800561c:	2303      	movs	r3, #3
 800561e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005622:	e0fb      	b.n	800581c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005628:	b29b      	uxth	r3, r3
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1a3      	bne.n	8005576 <HAL_SPI_TransmitReceive+0x164>
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005634:	b29b      	uxth	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d19d      	bne.n	8005576 <HAL_SPI_TransmitReceive+0x164>
 800563a:	e0df      	b.n	80057fc <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_SPI_TransmitReceive+0x23a>
 8005644:	8a7b      	ldrh	r3, [r7, #18]
 8005646:	2b01      	cmp	r3, #1
 8005648:	f040 80cb 	bne.w	80057e2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005650:	b29b      	uxth	r3, r3
 8005652:	2b01      	cmp	r3, #1
 8005654:	d912      	bls.n	800567c <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565a:	881a      	ldrh	r2, [r3, #0]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005666:	1c9a      	adds	r2, r3, #2
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005670:	b29b      	uxth	r3, r3
 8005672:	3b02      	subs	r3, #2
 8005674:	b29a      	uxth	r2, r3
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	87da      	strh	r2, [r3, #62]	; 0x3e
 800567a:	e0b2      	b.n	80057e2 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	330c      	adds	r3, #12
 8005686:	7812      	ldrb	r2, [r2, #0]
 8005688:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800568e:	1c5a      	adds	r2, r3, #1
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29a      	uxth	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056a2:	e09e      	b.n	80057e2 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f003 0302 	and.w	r3, r3, #2
 80056ae:	2b02      	cmp	r3, #2
 80056b0:	d134      	bne.n	800571c <HAL_SPI_TransmitReceive+0x30a>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d02f      	beq.n	800571c <HAL_SPI_TransmitReceive+0x30a>
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d12c      	bne.n	800571c <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056c6:	b29b      	uxth	r3, r3
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d912      	bls.n	80056f2 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d0:	881a      	ldrh	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056dc:	1c9a      	adds	r2, r3, #2
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	3b02      	subs	r3, #2
 80056ea:	b29a      	uxth	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056f0:	e012      	b.n	8005718 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	330c      	adds	r3, #12
 80056fc:	7812      	ldrb	r2, [r2, #0]
 80056fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005704:	1c5a      	adds	r2, r3, #1
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800570e:	b29b      	uxth	r3, r3
 8005710:	3b01      	subs	r3, #1
 8005712:	b29a      	uxth	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005718:	2300      	movs	r3, #0
 800571a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b01      	cmp	r3, #1
 8005728:	d148      	bne.n	80057bc <HAL_SPI_TransmitReceive+0x3aa>
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d042      	beq.n	80057bc <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800573c:	b29b      	uxth	r3, r3
 800573e:	2b01      	cmp	r3, #1
 8005740:	d923      	bls.n	800578a <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	68da      	ldr	r2, [r3, #12]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800574c:	b292      	uxth	r2, r2
 800574e:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005754:	1c9a      	adds	r2, r3, #2
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005760:	b29b      	uxth	r3, r3
 8005762:	3b02      	subs	r3, #2
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005772:	b29b      	uxth	r3, r3
 8005774:	2b01      	cmp	r3, #1
 8005776:	d81f      	bhi.n	80057b8 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	685a      	ldr	r2, [r3, #4]
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005786:	605a      	str	r2, [r3, #4]
 8005788:	e016      	b.n	80057b8 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f103 020c 	add.w	r2, r3, #12
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005796:	7812      	ldrb	r2, [r2, #0]
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	1c5a      	adds	r2, r3, #1
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	3b01      	subs	r3, #1
 80057b0:	b29a      	uxth	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80057b8:	2301      	movs	r3, #1
 80057ba:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80057bc:	f7fc ff64 	bl	8002688 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	69fb      	ldr	r3, [r7, #28]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d803      	bhi.n	80057d4 <HAL_SPI_TransmitReceive+0x3c2>
 80057cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d2:	d102      	bne.n	80057da <HAL_SPI_TransmitReceive+0x3c8>
 80057d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d103      	bne.n	80057e2 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80057e0:	e01c      	b.n	800581c <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f47f af5b 	bne.w	80056a4 <HAL_SPI_TransmitReceive+0x292>
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	f47f af54 	bne.w	80056a4 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057fc:	69fa      	ldr	r2, [r7, #28]
 80057fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005800:	68f8      	ldr	r0, [r7, #12]
 8005802:	f000 f92f 	bl	8005a64 <SPI_EndRxTxTransaction>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d006      	beq.n	800581a <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800580c:	2301      	movs	r3, #1
 800580e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2220      	movs	r2, #32
 8005816:	661a      	str	r2, [r3, #96]	; 0x60
 8005818:	e000      	b.n	800581c <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800581a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800582c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005830:	4618      	mov	r0, r3
 8005832:	3728      	adds	r7, #40	; 0x28
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b088      	sub	sp, #32
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005848:	f7fc ff1e 	bl	8002688 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	4413      	add	r3, r2
 8005856:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005858:	f7fc ff16 	bl	8002688 <HAL_GetTick>
 800585c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800585e:	4b39      	ldr	r3, [pc, #228]	; (8005944 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	015b      	lsls	r3, r3, #5
 8005864:	0d1b      	lsrs	r3, r3, #20
 8005866:	69fa      	ldr	r2, [r7, #28]
 8005868:	fb02 f303 	mul.w	r3, r2, r3
 800586c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800586e:	e054      	b.n	800591a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005876:	d050      	beq.n	800591a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005878:	f7fc ff06 	bl	8002688 <HAL_GetTick>
 800587c:	4602      	mov	r2, r0
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	69fa      	ldr	r2, [r7, #28]
 8005884:	429a      	cmp	r2, r3
 8005886:	d902      	bls.n	800588e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005888:	69fb      	ldr	r3, [r7, #28]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d13d      	bne.n	800590a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800589c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80058a6:	d111      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058b0:	d004      	beq.n	80058bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058ba:	d107      	bne.n	80058cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	681a      	ldr	r2, [r3, #0]
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80058d4:	d10f      	bne.n	80058f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	681a      	ldr	r2, [r3, #0]
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058e4:	601a      	str	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2201      	movs	r2, #1
 80058fa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	2200      	movs	r2, #0
 8005902:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e017      	b.n	800593a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005910:	2300      	movs	r3, #0
 8005912:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	3b01      	subs	r3, #1
 8005918:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689a      	ldr	r2, [r3, #8]
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	4013      	ands	r3, r2
 8005924:	68ba      	ldr	r2, [r7, #8]
 8005926:	429a      	cmp	r2, r3
 8005928:	bf0c      	ite	eq
 800592a:	2301      	moveq	r3, #1
 800592c:	2300      	movne	r3, #0
 800592e:	b2db      	uxtb	r3, r3
 8005930:	461a      	mov	r2, r3
 8005932:	79fb      	ldrb	r3, [r7, #7]
 8005934:	429a      	cmp	r2, r3
 8005936:	d19b      	bne.n	8005870 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005938:	2300      	movs	r3, #0
}
 800593a:	4618      	mov	r0, r3
 800593c:	3720      	adds	r7, #32
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}
 8005942:	bf00      	nop
 8005944:	20000014 	.word	0x20000014

08005948 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b088      	sub	sp, #32
 800594c:	af00      	add	r7, sp, #0
 800594e:	60f8      	str	r0, [r7, #12]
 8005950:	60b9      	str	r1, [r7, #8]
 8005952:	607a      	str	r2, [r7, #4]
 8005954:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005956:	f7fc fe97 	bl	8002688 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800595e:	1a9b      	subs	r3, r3, r2
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	4413      	add	r3, r2
 8005964:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005966:	f7fc fe8f 	bl	8002688 <HAL_GetTick>
 800596a:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800596c:	4b3c      	ldr	r3, [pc, #240]	; (8005a60 <SPI_WaitFifoStateUntilTimeout+0x118>)
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	4613      	mov	r3, r2
 8005972:	009b      	lsls	r3, r3, #2
 8005974:	4413      	add	r3, r2
 8005976:	00da      	lsls	r2, r3, #3
 8005978:	1ad3      	subs	r3, r2, r3
 800597a:	0d1b      	lsrs	r3, r3, #20
 800597c:	69fa      	ldr	r2, [r7, #28]
 800597e:	fb02 f303 	mul.w	r3, r2, r3
 8005982:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8005984:	e05f      	b.n	8005a46 <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800598c:	d106      	bne.n	800599c <SPI_WaitFifoStateUntilTimeout+0x54>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d103      	bne.n	800599c <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	330c      	adds	r3, #12
 800599a:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a2:	d050      	beq.n	8005a46 <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80059a4:	f7fc fe70 	bl	8002688 <HAL_GetTick>
 80059a8:	4602      	mov	r2, r0
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	1ad3      	subs	r3, r2, r3
 80059ae:	69fa      	ldr	r2, [r7, #28]
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d902      	bls.n	80059ba <SPI_WaitFifoStateUntilTimeout+0x72>
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d13d      	bne.n	8005a36 <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	685a      	ldr	r2, [r3, #4]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80059c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80059d2:	d111      	bne.n	80059f8 <SPI_WaitFifoStateUntilTimeout+0xb0>
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80059dc:	d004      	beq.n	80059e8 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059e6:	d107      	bne.n	80059f8 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681a      	ldr	r2, [r3, #0]
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059f6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a00:	d10f      	bne.n	8005a22 <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681a      	ldr	r2, [r3, #0]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a10:	601a      	str	r2, [r3, #0]
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2201      	movs	r2, #1
 8005a26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005a32:	2303      	movs	r3, #3
 8005a34:	e010      	b.n	8005a58 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d101      	bne.n	8005a40 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	3b01      	subs	r3, #1
 8005a44:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	689a      	ldr	r2, [r3, #8]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	687a      	ldr	r2, [r7, #4]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d197      	bne.n	8005986 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3720      	adds	r7, #32
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	20000014 	.word	0x20000014

08005a64 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b086      	sub	sp, #24
 8005a68:	af02      	add	r7, sp, #8
 8005a6a:	60f8      	str	r0, [r7, #12]
 8005a6c:	60b9      	str	r1, [r7, #8]
 8005a6e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005a7c:	68f8      	ldr	r0, [r7, #12]
 8005a7e:	f7ff ff63 	bl	8005948 <SPI_WaitFifoStateUntilTimeout>
 8005a82:	4603      	mov	r3, r0
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d007      	beq.n	8005a98 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a8c:	f043 0220 	orr.w	r2, r3, #32
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005a94:	2303      	movs	r3, #3
 8005a96:	e027      	b.n	8005ae8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	9300      	str	r3, [sp, #0]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	2180      	movs	r1, #128	; 0x80
 8005aa2:	68f8      	ldr	r0, [r7, #12]
 8005aa4:	f7ff fec8 	bl	8005838 <SPI_WaitFlagStateUntilTimeout>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d007      	beq.n	8005abe <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ab2:	f043 0220 	orr.w	r2, r3, #32
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e014      	b.n	8005ae8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f7ff ff3c 	bl	8005948 <SPI_WaitFifoStateUntilTimeout>
 8005ad0:	4603      	mov	r3, r0
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d007      	beq.n	8005ae6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ada:	f043 0220 	orr.w	r2, r3, #32
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e000      	b.n	8005ae8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005ae6:	2300      	movs	r3, #0
}
 8005ae8:	4618      	mov	r0, r3
 8005aea:	3710      	adds	r7, #16
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}

08005af0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005af0:	b580      	push	{r7, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005afe:	2301      	movs	r3, #1
 8005b00:	e049      	b.n	8005b96 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d106      	bne.n	8005b1c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b16:	6878      	ldr	r0, [r7, #4]
 8005b18:	f000 f841 	bl	8005b9e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2202      	movs	r2, #2
 8005b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	3304      	adds	r3, #4
 8005b2c:	4619      	mov	r1, r3
 8005b2e:	4610      	mov	r0, r2
 8005b30:	f000 f9f8 	bl	8005f24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2201      	movs	r2, #1
 8005b48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2201      	movs	r2, #1
 8005b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2201      	movs	r2, #1
 8005b58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2201      	movs	r2, #1
 8005b60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	2201      	movs	r2, #1
 8005b68:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2201      	movs	r2, #1
 8005b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3708      	adds	r7, #8
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}

08005b9e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b083      	sub	sp, #12
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005ba6:	bf00      	nop
 8005ba8:	370c      	adds	r7, #12
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
	...

08005bb4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005bb4:	b480      	push	{r7}
 8005bb6:	b085      	sub	sp, #20
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bc2:	b2db      	uxtb	r3, r3
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d001      	beq.n	8005bcc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	e04f      	b.n	8005c6c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2202      	movs	r2, #2
 8005bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68da      	ldr	r2, [r3, #12]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f042 0201 	orr.w	r2, r2, #1
 8005be2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	4a23      	ldr	r2, [pc, #140]	; (8005c78 <HAL_TIM_Base_Start_IT+0xc4>)
 8005bea:	4293      	cmp	r3, r2
 8005bec:	d01d      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bf6:	d018      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a1f      	ldr	r2, [pc, #124]	; (8005c7c <HAL_TIM_Base_Start_IT+0xc8>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d013      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a1e      	ldr	r2, [pc, #120]	; (8005c80 <HAL_TIM_Base_Start_IT+0xcc>)
 8005c08:	4293      	cmp	r3, r2
 8005c0a:	d00e      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a1c      	ldr	r2, [pc, #112]	; (8005c84 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d009      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	4a1b      	ldr	r2, [pc, #108]	; (8005c88 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d004      	beq.n	8005c2a <HAL_TIM_Base_Start_IT+0x76>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4a19      	ldr	r2, [pc, #100]	; (8005c8c <HAL_TIM_Base_Start_IT+0xd8>)
 8005c26:	4293      	cmp	r3, r2
 8005c28:	d115      	bne.n	8005c56 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	689a      	ldr	r2, [r3, #8]
 8005c30:	4b17      	ldr	r3, [pc, #92]	; (8005c90 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c32:	4013      	ands	r3, r2
 8005c34:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2b06      	cmp	r3, #6
 8005c3a:	d015      	beq.n	8005c68 <HAL_TIM_Base_Start_IT+0xb4>
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c42:	d011      	beq.n	8005c68 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0201 	orr.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c54:	e008      	b.n	8005c68 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f042 0201 	orr.w	r2, r2, #1
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	e000      	b.n	8005c6a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c68:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3714      	adds	r7, #20
 8005c70:	46bd      	mov	sp, r7
 8005c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c76:	4770      	bx	lr
 8005c78:	40012c00 	.word	0x40012c00
 8005c7c:	40000400 	.word	0x40000400
 8005c80:	40000800 	.word	0x40000800
 8005c84:	40000c00 	.word	0x40000c00
 8005c88:	40013400 	.word	0x40013400
 8005c8c:	40014000 	.word	0x40014000
 8005c90:	00010007 	.word	0x00010007

08005c94 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d122      	bne.n	8005cf0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b02      	cmp	r3, #2
 8005cb6:	d11b      	bne.n	8005cf0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f06f 0202 	mvn.w	r2, #2
 8005cc0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	f003 0303 	and.w	r3, r3, #3
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d003      	beq.n	8005cde <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f000 f905 	bl	8005ee6 <HAL_TIM_IC_CaptureCallback>
 8005cdc:	e005      	b.n	8005cea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cde:	6878      	ldr	r0, [r7, #4]
 8005ce0:	f000 f8f7 	bl	8005ed2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	f000 f908 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2200      	movs	r2, #0
 8005cee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	f003 0304 	and.w	r3, r3, #4
 8005cfa:	2b04      	cmp	r3, #4
 8005cfc:	d122      	bne.n	8005d44 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f003 0304 	and.w	r3, r3, #4
 8005d08:	2b04      	cmp	r3, #4
 8005d0a:	d11b      	bne.n	8005d44 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f06f 0204 	mvn.w	r2, #4
 8005d14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2202      	movs	r2, #2
 8005d1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 f8db 	bl	8005ee6 <HAL_TIM_IC_CaptureCallback>
 8005d30:	e005      	b.n	8005d3e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 f8cd 	bl	8005ed2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 f8de 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0308 	and.w	r3, r3, #8
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d122      	bne.n	8005d98 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f003 0308 	and.w	r3, r3, #8
 8005d5c:	2b08      	cmp	r3, #8
 8005d5e:	d11b      	bne.n	8005d98 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0208 	mvn.w	r2, #8
 8005d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2204      	movs	r2, #4
 8005d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	f003 0303 	and.w	r3, r3, #3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f8b1 	bl	8005ee6 <HAL_TIM_IC_CaptureCallback>
 8005d84:	e005      	b.n	8005d92 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f8a3 	bl	8005ed2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f8b4 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f003 0310 	and.w	r3, r3, #16
 8005da2:	2b10      	cmp	r3, #16
 8005da4:	d122      	bne.n	8005dec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f003 0310 	and.w	r3, r3, #16
 8005db0:	2b10      	cmp	r3, #16
 8005db2:	d11b      	bne.n	8005dec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0210 	mvn.w	r2, #16
 8005dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2208      	movs	r2, #8
 8005dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 f887 	bl	8005ee6 <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f879 	bl	8005ed2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f88a 	bl	8005efa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	d10e      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b01      	cmp	r3, #1
 8005e06:	d107      	bne.n	8005e18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0201 	mvn.w	r2, #1
 8005e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f7fb feae 	bl	8001b74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	691b      	ldr	r3, [r3, #16]
 8005e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e22:	2b80      	cmp	r3, #128	; 0x80
 8005e24:	d10e      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68db      	ldr	r3, [r3, #12]
 8005e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e30:	2b80      	cmp	r3, #128	; 0x80
 8005e32:	d107      	bne.n	8005e44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 f914 	bl	800606c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e52:	d10e      	bne.n	8005e72 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e5e:	2b80      	cmp	r3, #128	; 0x80
 8005e60:	d107      	bne.n	8005e72 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005e6c:	6878      	ldr	r0, [r7, #4]
 8005e6e:	f000 f907 	bl	8006080 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e7c:	2b40      	cmp	r3, #64	; 0x40
 8005e7e:	d10e      	bne.n	8005e9e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8a:	2b40      	cmp	r3, #64	; 0x40
 8005e8c:	d107      	bne.n	8005e9e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005e96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 f838 	bl	8005f0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	691b      	ldr	r3, [r3, #16]
 8005ea4:	f003 0320 	and.w	r3, r3, #32
 8005ea8:	2b20      	cmp	r3, #32
 8005eaa:	d10e      	bne.n	8005eca <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68db      	ldr	r3, [r3, #12]
 8005eb2:	f003 0320 	and.w	r3, r3, #32
 8005eb6:	2b20      	cmp	r3, #32
 8005eb8:	d107      	bne.n	8005eca <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f06f 0220 	mvn.w	r2, #32
 8005ec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f000 f8c7 	bl	8006058 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005eca:	bf00      	nop
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}

08005ed2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b083      	sub	sp, #12
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f02:	bf00      	nop
 8005f04:	370c      	adds	r7, #12
 8005f06:	46bd      	mov	sp, r7
 8005f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0c:	4770      	bx	lr

08005f0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f0e:	b480      	push	{r7}
 8005f10:	b083      	sub	sp, #12
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f16:	bf00      	nop
 8005f18:	370c      	adds	r7, #12
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
	...

08005f24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005f24:	b480      	push	{r7}
 8005f26:	b085      	sub	sp, #20
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
 8005f2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a40      	ldr	r2, [pc, #256]	; (8006038 <TIM_Base_SetConfig+0x114>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d013      	beq.n	8005f64 <TIM_Base_SetConfig+0x40>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f42:	d00f      	beq.n	8005f64 <TIM_Base_SetConfig+0x40>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	4a3d      	ldr	r2, [pc, #244]	; (800603c <TIM_Base_SetConfig+0x118>)
 8005f48:	4293      	cmp	r3, r2
 8005f4a:	d00b      	beq.n	8005f64 <TIM_Base_SetConfig+0x40>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a3c      	ldr	r2, [pc, #240]	; (8006040 <TIM_Base_SetConfig+0x11c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d007      	beq.n	8005f64 <TIM_Base_SetConfig+0x40>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	4a3b      	ldr	r2, [pc, #236]	; (8006044 <TIM_Base_SetConfig+0x120>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d003      	beq.n	8005f64 <TIM_Base_SetConfig+0x40>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a3a      	ldr	r2, [pc, #232]	; (8006048 <TIM_Base_SetConfig+0x124>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d108      	bne.n	8005f76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a2f      	ldr	r2, [pc, #188]	; (8006038 <TIM_Base_SetConfig+0x114>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d01f      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f84:	d01b      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a2c      	ldr	r2, [pc, #176]	; (800603c <TIM_Base_SetConfig+0x118>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d017      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a2b      	ldr	r2, [pc, #172]	; (8006040 <TIM_Base_SetConfig+0x11c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d013      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a2a      	ldr	r2, [pc, #168]	; (8006044 <TIM_Base_SetConfig+0x120>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d00f      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a29      	ldr	r2, [pc, #164]	; (8006048 <TIM_Base_SetConfig+0x124>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d00b      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a28      	ldr	r2, [pc, #160]	; (800604c <TIM_Base_SetConfig+0x128>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d007      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a27      	ldr	r2, [pc, #156]	; (8006050 <TIM_Base_SetConfig+0x12c>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d003      	beq.n	8005fbe <TIM_Base_SetConfig+0x9a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a26      	ldr	r2, [pc, #152]	; (8006054 <TIM_Base_SetConfig+0x130>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d108      	bne.n	8005fd0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
 8005fca:	68fa      	ldr	r2, [r7, #12]
 8005fcc:	4313      	orrs	r3, r2
 8005fce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	695b      	ldr	r3, [r3, #20]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	689a      	ldr	r2, [r3, #8]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	4a10      	ldr	r2, [pc, #64]	; (8006038 <TIM_Base_SetConfig+0x114>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d00f      	beq.n	800601c <TIM_Base_SetConfig+0xf8>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a12      	ldr	r2, [pc, #72]	; (8006048 <TIM_Base_SetConfig+0x124>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d00b      	beq.n	800601c <TIM_Base_SetConfig+0xf8>
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	4a11      	ldr	r2, [pc, #68]	; (800604c <TIM_Base_SetConfig+0x128>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d007      	beq.n	800601c <TIM_Base_SetConfig+0xf8>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a10      	ldr	r2, [pc, #64]	; (8006050 <TIM_Base_SetConfig+0x12c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d003      	beq.n	800601c <TIM_Base_SetConfig+0xf8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a0f      	ldr	r2, [pc, #60]	; (8006054 <TIM_Base_SetConfig+0x130>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d103      	bne.n	8006024 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	691a      	ldr	r2, [r3, #16]
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	615a      	str	r2, [r3, #20]
}
 800602a:	bf00      	nop
 800602c:	3714      	adds	r7, #20
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40012c00 	.word	0x40012c00
 800603c:	40000400 	.word	0x40000400
 8006040:	40000800 	.word	0x40000800
 8006044:	40000c00 	.word	0x40000c00
 8006048:	40013400 	.word	0x40013400
 800604c:	40014000 	.word	0x40014000
 8006050:	40014400 	.word	0x40014400
 8006054:	40014800 	.word	0x40014800

08006058 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006080:	b480      	push	{r7}
 8006082:	b083      	sub	sp, #12
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d101      	bne.n	80060a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80060a2:	2301      	movs	r3, #1
 80060a4:	e042      	b.n	800612c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d106      	bne.n	80060be <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060b8:	6878      	ldr	r0, [r7, #4]
 80060ba:	f7fc f8e7 	bl	800228c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2224      	movs	r2, #36	; 0x24
 80060c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f022 0201 	bic.w	r2, r2, #1
 80060d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 fc5c 	bl	8006994 <UART_SetConfig>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d101      	bne.n	80060e6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e022      	b.n	800612c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d002      	beq.n	80060f4 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 ff22 	bl	8006f38 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	685a      	ldr	r2, [r3, #4]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006102:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	689a      	ldr	r2, [r3, #8]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006112:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f042 0201 	orr.w	r2, r2, #1
 8006122:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 ffa9 	bl	800707c <UART_CheckIdleState>
 800612a:	4603      	mov	r3, r0
}
 800612c:	4618      	mov	r0, r3
 800612e:	3708      	adds	r7, #8
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}

08006134 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b08a      	sub	sp, #40	; 0x28
 8006138:	af02      	add	r7, sp, #8
 800613a:	60f8      	str	r0, [r7, #12]
 800613c:	60b9      	str	r1, [r7, #8]
 800613e:	603b      	str	r3, [r7, #0]
 8006140:	4613      	mov	r3, r2
 8006142:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800614a:	2b20      	cmp	r3, #32
 800614c:	f040 8084 	bne.w	8006258 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d002      	beq.n	800615c <HAL_UART_Transmit+0x28>
 8006156:	88fb      	ldrh	r3, [r7, #6]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d101      	bne.n	8006160 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e07c      	b.n	800625a <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006166:	2b01      	cmp	r3, #1
 8006168:	d101      	bne.n	800616e <HAL_UART_Transmit+0x3a>
 800616a:	2302      	movs	r3, #2
 800616c:	e075      	b.n	800625a <HAL_UART_Transmit+0x126>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2201      	movs	r2, #1
 8006172:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2200      	movs	r2, #0
 800617a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2221      	movs	r2, #33	; 0x21
 8006182:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006186:	f7fc fa7f 	bl	8002688 <HAL_GetTick>
 800618a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	88fa      	ldrh	r2, [r7, #6]
 8006190:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	88fa      	ldrh	r2, [r7, #6]
 8006198:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061a4:	d108      	bne.n	80061b8 <HAL_UART_Transmit+0x84>
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d104      	bne.n	80061b8 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 80061ae:	2300      	movs	r3, #0
 80061b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	61bb      	str	r3, [r7, #24]
 80061b6:	e003      	b.n	80061c0 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 80061b8:	68bb      	ldr	r3, [r7, #8]
 80061ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80061bc:	2300      	movs	r3, #0
 80061be:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 80061c8:	e02d      	b.n	8006226 <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	9300      	str	r3, [sp, #0]
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	2200      	movs	r2, #0
 80061d2:	2180      	movs	r1, #128	; 0x80
 80061d4:	68f8      	ldr	r0, [r7, #12]
 80061d6:	f000 ff99 	bl	800710c <UART_WaitOnFlagUntilTimeout>
 80061da:	4603      	mov	r3, r0
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d001      	beq.n	80061e4 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80061e0:	2303      	movs	r3, #3
 80061e2:	e03a      	b.n	800625a <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 80061e4:	69fb      	ldr	r3, [r7, #28]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d10b      	bne.n	8006202 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80061ea:	69bb      	ldr	r3, [r7, #24]
 80061ec:	881a      	ldrh	r2, [r3, #0]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061f6:	b292      	uxth	r2, r2
 80061f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80061fa:	69bb      	ldr	r3, [r7, #24]
 80061fc:	3302      	adds	r3, #2
 80061fe:	61bb      	str	r3, [r7, #24]
 8006200:	e008      	b.n	8006214 <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	781a      	ldrb	r2, [r3, #0]
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	b292      	uxth	r2, r2
 800620c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	3301      	adds	r3, #1
 8006212:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800621a:	b29b      	uxth	r3, r3
 800621c:	3b01      	subs	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800622c:	b29b      	uxth	r3, r3
 800622e:	2b00      	cmp	r3, #0
 8006230:	d1cb      	bne.n	80061ca <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	2200      	movs	r2, #0
 800623a:	2140      	movs	r1, #64	; 0x40
 800623c:	68f8      	ldr	r0, [r7, #12]
 800623e:	f000 ff65 	bl	800710c <UART_WaitOnFlagUntilTimeout>
 8006242:	4603      	mov	r3, r0
 8006244:	2b00      	cmp	r3, #0
 8006246:	d001      	beq.n	800624c <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 8006248:	2303      	movs	r3, #3
 800624a:	e006      	b.n	800625a <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2220      	movs	r2, #32
 8006250:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8006254:	2300      	movs	r3, #0
 8006256:	e000      	b.n	800625a <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 8006258:	2302      	movs	r3, #2
  }
}
 800625a:	4618      	mov	r0, r3
 800625c:	3720      	adds	r7, #32
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
	...

08006264 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006264:	b480      	push	{r7}
 8006266:	b085      	sub	sp, #20
 8006268:	af00      	add	r7, sp, #0
 800626a:	60f8      	str	r0, [r7, #12]
 800626c:	60b9      	str	r1, [r7, #8]
 800626e:	4613      	mov	r3, r2
 8006270:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006278:	2b20      	cmp	r3, #32
 800627a:	d168      	bne.n	800634e <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d002      	beq.n	8006288 <HAL_UART_Transmit_IT+0x24>
 8006282:	88fb      	ldrh	r3, [r7, #6]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e061      	b.n	8006350 <HAL_UART_Transmit_IT+0xec>
    }

    __HAL_LOCK(huart);
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8006292:	2b01      	cmp	r3, #1
 8006294:	d101      	bne.n	800629a <HAL_UART_Transmit_IT+0x36>
 8006296:	2302      	movs	r3, #2
 8006298:	e05a      	b.n	8006350 <HAL_UART_Transmit_IT+0xec>
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	2201      	movs	r2, #1
 800629e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	68ba      	ldr	r2, [r7, #8]
 80062a6:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	88fa      	ldrh	r2, [r7, #6]
 80062ac:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	88fa      	ldrh	r2, [r7, #6]
 80062b4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	2200      	movs	r2, #0
 80062bc:	671a      	str	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2200      	movs	r2, #0
 80062c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	2221      	movs	r2, #33	; 0x21
 80062ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#if defined(USART_CR1_FIFOEN)
    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80062d6:	d11c      	bne.n	8006312 <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062e0:	d107      	bne.n	80062f2 <HAL_UART_Transmit_IT+0x8e>
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	691b      	ldr	r3, [r3, #16]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d103      	bne.n	80062f2 <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	4a1b      	ldr	r2, [pc, #108]	; (800635c <HAL_UART_Transmit_IT+0xf8>)
 80062ee:	671a      	str	r2, [r3, #112]	; 0x70
 80062f0:	e002      	b.n	80062f8 <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4a1a      	ldr	r2, [pc, #104]	; (8006360 <HAL_UART_Transmit_IT+0xfc>)
 80062f6:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	689a      	ldr	r2, [r3, #8]
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800630e:	609a      	str	r2, [r3, #8]
 8006310:	e01b      	b.n	800634a <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800631a:	d107      	bne.n	800632c <HAL_UART_Transmit_IT+0xc8>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d103      	bne.n	800632c <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4a0f      	ldr	r2, [pc, #60]	; (8006364 <HAL_UART_Transmit_IT+0x100>)
 8006328:	671a      	str	r2, [r3, #112]	; 0x70
 800632a:	e002      	b.n	8006332 <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	4a0e      	ldr	r2, [pc, #56]	; (8006368 <HAL_UART_Transmit_IT+0x104>)
 8006330:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681a      	ldr	r2, [r3, #0]
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006348:	601a      	str	r2, [r3, #0]

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 800634a:	2300      	movs	r3, #0
 800634c:	e000      	b.n	8006350 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 800634e:	2302      	movs	r3, #2
  }
}
 8006350:	4618      	mov	r0, r3
 8006352:	3714      	adds	r7, #20
 8006354:	46bd      	mov	sp, r7
 8006356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635a:	4770      	bx	lr
 800635c:	08007551 	.word	0x08007551
 8006360:	080074b5 	.word	0x080074b5
 8006364:	08007437 	.word	0x08007437
 8006368:	080073c1 	.word	0x080073c1

0800636c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800636c:	b480      	push	{r7}
 800636e:	b085      	sub	sp, #20
 8006370:	af00      	add	r7, sp, #0
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	4613      	mov	r3, r2
 8006378:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006380:	2b20      	cmp	r3, #32
 8006382:	f040 80bc 	bne.w	80064fe <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d002      	beq.n	8006392 <HAL_UART_Receive_IT+0x26>
 800638c:	88fb      	ldrh	r3, [r7, #6]
 800638e:	2b00      	cmp	r3, #0
 8006390:	d101      	bne.n	8006396 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006392:	2301      	movs	r3, #1
 8006394:	e0b4      	b.n	8006500 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800639c:	2b01      	cmp	r3, #1
 800639e:	d101      	bne.n	80063a4 <HAL_UART_Receive_IT+0x38>
 80063a0:	2302      	movs	r3, #2
 80063a2:	e0ad      	b.n	8006500 <HAL_UART_Receive_IT+0x194>
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	68ba      	ldr	r2, [r7, #8]
 80063b0:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	88fa      	ldrh	r2, [r7, #6]
 80063b6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	88fa      	ldrh	r2, [r7, #6]
 80063be:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2200      	movs	r2, #0
 80063c6:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	689b      	ldr	r3, [r3, #8]
 80063cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063d0:	d10e      	bne.n	80063f0 <HAL_UART_Receive_IT+0x84>
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	691b      	ldr	r3, [r3, #16]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d105      	bne.n	80063e6 <HAL_UART_Receive_IT+0x7a>
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	f240 12ff 	movw	r2, #511	; 0x1ff
 80063e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80063e4:	e02d      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	22ff      	movs	r2, #255	; 0xff
 80063ea:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80063ee:	e028      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	689b      	ldr	r3, [r3, #8]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d10d      	bne.n	8006414 <HAL_UART_Receive_IT+0xa8>
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	691b      	ldr	r3, [r3, #16]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d104      	bne.n	800640a <HAL_UART_Receive_IT+0x9e>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	22ff      	movs	r2, #255	; 0xff
 8006404:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006408:	e01b      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	227f      	movs	r2, #127	; 0x7f
 800640e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006412:	e016      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800641c:	d10d      	bne.n	800643a <HAL_UART_Receive_IT+0xce>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d104      	bne.n	8006430 <HAL_UART_Receive_IT+0xc4>
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	227f      	movs	r2, #127	; 0x7f
 800642a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800642e:	e008      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	223f      	movs	r2, #63	; 0x3f
 8006434:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006438:	e003      	b.n	8006442 <HAL_UART_Receive_IT+0xd6>
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	2200      	movs	r2, #0
 800643e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	2222      	movs	r2, #34	; 0x22
 800644e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	689a      	ldr	r2, [r3, #8]
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f042 0201 	orr.w	r2, r2, #1
 8006460:	609a      	str	r2, [r3, #8]

#if defined(USART_CR1_FIFOEN)
    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006466:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800646a:	d12a      	bne.n	80064c2 <HAL_UART_Receive_IT+0x156>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8006472:	88fa      	ldrh	r2, [r7, #6]
 8006474:	429a      	cmp	r2, r3
 8006476:	d324      	bcc.n	80064c2 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	689b      	ldr	r3, [r3, #8]
 800647c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006480:	d107      	bne.n	8006492 <HAL_UART_Receive_IT+0x126>
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	691b      	ldr	r3, [r3, #16]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d103      	bne.n	8006492 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	4a1f      	ldr	r2, [pc, #124]	; (800650c <HAL_UART_Receive_IT+0x1a0>)
 800648e:	66da      	str	r2, [r3, #108]	; 0x6c
 8006490:	e002      	b.n	8006498 <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	4a1e      	ldr	r2, [pc, #120]	; (8006510 <HAL_UART_Receive_IT+0x1a4>)
 8006496:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064ae:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	689a      	ldr	r2, [r3, #8]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80064be:	609a      	str	r2, [r3, #8]
 80064c0:	e01b      	b.n	80064fa <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ca:	d107      	bne.n	80064dc <HAL_UART_Receive_IT+0x170>
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	691b      	ldr	r3, [r3, #16]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d103      	bne.n	80064dc <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	4a0f      	ldr	r2, [pc, #60]	; (8006514 <HAL_UART_Receive_IT+0x1a8>)
 80064d8:	66da      	str	r2, [r3, #108]	; 0x6c
 80064da:	e002      	b.n	80064e2 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	4a0e      	ldr	r2, [pc, #56]	; (8006518 <HAL_UART_Receive_IT+0x1ac>)
 80064e0:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80064f8:	601a      	str	r2, [r3, #0]

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80064fa:	2300      	movs	r3, #0
 80064fc:	e000      	b.n	8006500 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 80064fe:	2302      	movs	r3, #2
  }
}
 8006500:	4618      	mov	r0, r3
 8006502:	3714      	adds	r7, #20
 8006504:	46bd      	mov	sp, r7
 8006506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650a:	4770      	bx	lr
 800650c:	08007891 	.word	0x08007891
 8006510:	08007785 	.word	0x08007785
 8006514:	080076d7 	.word	0x080076d7
 8006518:	08007629 	.word	0x08007629

0800651c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b084      	sub	sp, #16
 8006520:	af00      	add	r7, sp, #0
 8006522:	60f8      	str	r0, [r7, #12]
 8006524:	60b9      	str	r1, [r7, #8]
 8006526:	4613      	mov	r3, r2
 8006528:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006530:	2b20      	cmp	r3, #32
 8006532:	d170      	bne.n	8006616 <HAL_UART_Receive_DMA+0xfa>
  {
    if ((pData == NULL) || (Size == 0U))
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d002      	beq.n	8006540 <HAL_UART_Receive_DMA+0x24>
 800653a:	88fb      	ldrh	r3, [r7, #6]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d101      	bne.n	8006544 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8006540:	2301      	movs	r3, #1
 8006542:	e069      	b.n	8006618 <HAL_UART_Receive_DMA+0xfc>
    }

    __HAL_LOCK(huart);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800654a:	2b01      	cmp	r3, #1
 800654c:	d101      	bne.n	8006552 <HAL_UART_Receive_DMA+0x36>
 800654e:	2302      	movs	r3, #2
 8006550:	e062      	b.n	8006618 <HAL_UART_Receive_DMA+0xfc>
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2201      	movs	r2, #1
 8006556:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr = pData;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	68ba      	ldr	r2, [r7, #8]
 800655e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize = Size;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	88fa      	ldrh	r2, [r7, #6]
 8006564:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2222      	movs	r2, #34	; 0x22
 8006574:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmarx != NULL)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800657c:	2b00      	cmp	r3, #0
 800657e:	d02c      	beq.n	80065da <HAL_UART_Receive_DMA+0xbe>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006584:	4a26      	ldr	r2, [pc, #152]	; (8006620 <HAL_UART_Receive_DMA+0x104>)
 8006586:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800658c:	4a25      	ldr	r2, [pc, #148]	; (8006624 <HAL_UART_Receive_DMA+0x108>)
 800658e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006594:	4a24      	ldr	r2, [pc, #144]	; (8006628 <HAL_UART_Receive_DMA+0x10c>)
 8006596:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800659c:	2200      	movs	r2, #0
 800659e:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	3324      	adds	r3, #36	; 0x24
 80065aa:	4619      	mov	r1, r3
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065b0:	461a      	mov	r2, r3
 80065b2:	88fb      	ldrh	r3, [r7, #6]
 80065b4:	f7fc fa20 	bl	80029f8 <HAL_DMA_Start_IT>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00d      	beq.n	80065da <HAL_UART_Receive_DMA+0xbe>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	2210      	movs	r2, #16
 80065c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	2200      	movs	r2, #0
 80065ca:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	2220      	movs	r2, #32
 80065d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e01e      	b.n	8006618 <HAL_UART_Receive_DMA+0xfc>
      }
    }
    __HAL_UNLOCK(huart);
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065f0:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	689a      	ldr	r2, [r3, #8]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f042 0201 	orr.w	r2, r2, #1
 8006600:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006610:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006612:	2300      	movs	r3, #0
 8006614:	e000      	b.n	8006618 <HAL_UART_Receive_DMA+0xfc>
  }
  else
  {
    return HAL_BUSY;
 8006616:	2302      	movs	r3, #2
  }
}
 8006618:	4618      	mov	r0, r3
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}
 8006620:	0800728f 	.word	0x0800728f
 8006624:	080072f9 	.word	0x080072f9
 8006628:	08007315 	.word	0x08007315

0800662c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b088      	sub	sp, #32
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800664c:	69fa      	ldr	r2, [r7, #28]
 800664e:	f640 030f 	movw	r3, #2063	; 0x80f
 8006652:	4013      	ands	r3, r2
 8006654:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d118      	bne.n	800668e <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800665c:	69fb      	ldr	r3, [r7, #28]
 800665e:	f003 0320 	and.w	r3, r3, #32
 8006662:	2b00      	cmp	r3, #0
 8006664:	d013      	beq.n	800668e <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f003 0320 	and.w	r3, r3, #32
 800666c:	2b00      	cmp	r3, #0
 800666e:	d104      	bne.n	800667a <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006676:	2b00      	cmp	r3, #0
 8006678:	d009      	beq.n	800668e <HAL_UART_IRQHandler+0x62>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 8145 	beq.w	800690e <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	4798      	blx	r3
      }
      return;
 800668c:	e13f      	b.n	800690e <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 80e8 	beq.w	8006866 <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	4ba1      	ldr	r3, [pc, #644]	; (8006920 <HAL_UART_IRQHandler+0x2f4>)
 800669a:	4013      	ands	r3, r2
 800669c:	2b00      	cmp	r3, #0
 800669e:	d105      	bne.n	80066ac <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	4ba0      	ldr	r3, [pc, #640]	; (8006924 <HAL_UART_IRQHandler+0x2f8>)
 80066a4:	4013      	ands	r3, r2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 80dd 	beq.w	8006866 <HAL_UART_IRQHandler+0x23a>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	f003 0301 	and.w	r3, r3, #1
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d010      	beq.n	80066d8 <HAL_UART_IRQHandler+0xac>
 80066b6:	69bb      	ldr	r3, [r7, #24]
 80066b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d00b      	beq.n	80066d8 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2201      	movs	r2, #1
 80066c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066ce:	f043 0201 	orr.w	r2, r3, #1
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d010      	beq.n	8006704 <HAL_UART_IRQHandler+0xd8>
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	f003 0301 	and.w	r3, r3, #1
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d00b      	beq.n	8006704 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2202      	movs	r2, #2
 80066f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066fa:	f043 0204 	orr.w	r2, r3, #4
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	f003 0304 	and.w	r3, r3, #4
 800670a:	2b00      	cmp	r3, #0
 800670c:	d010      	beq.n	8006730 <HAL_UART_IRQHandler+0x104>
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	f003 0301 	and.w	r3, r3, #1
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00b      	beq.n	8006730 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2204      	movs	r2, #4
 800671e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006726:	f043 0202 	orr.w	r2, r3, #2
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	f003 0308 	and.w	r3, r3, #8
 8006736:	2b00      	cmp	r3, #0
 8006738:	d015      	beq.n	8006766 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800673a:	69bb      	ldr	r3, [r7, #24]
 800673c:	f003 0320 	and.w	r3, r3, #32
 8006740:	2b00      	cmp	r3, #0
 8006742:	d104      	bne.n	800674e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	4b76      	ldr	r3, [pc, #472]	; (8006920 <HAL_UART_IRQHandler+0x2f4>)
 8006748:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800674a:	2b00      	cmp	r3, #0
 800674c:	d00b      	beq.n	8006766 <HAL_UART_IRQHandler+0x13a>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	2208      	movs	r2, #8
 8006754:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800675c:	f043 0208 	orr.w	r2, r3, #8
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800676c:	2b00      	cmp	r3, #0
 800676e:	d011      	beq.n	8006794 <HAL_UART_IRQHandler+0x168>
 8006770:	69bb      	ldr	r3, [r7, #24]
 8006772:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00c      	beq.n	8006794 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006782:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800678a:	f043 0220 	orr.w	r2, r3, #32
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800679a:	2b00      	cmp	r3, #0
 800679c:	f000 80b9 	beq.w	8006912 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80067a0:	69fb      	ldr	r3, [r7, #28]
 80067a2:	f003 0320 	and.w	r3, r3, #32
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d011      	beq.n	80067ce <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80067aa:	69bb      	ldr	r3, [r7, #24]
 80067ac:	f003 0320 	and.w	r3, r3, #32
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d104      	bne.n	80067be <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d007      	beq.n	80067ce <HAL_UART_IRQHandler+0x1a2>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d003      	beq.n	80067ce <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067d4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e0:	2b40      	cmp	r3, #64	; 0x40
 80067e2:	d004      	beq.n	80067ee <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d031      	beq.n	8006852 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fd2a 	bl	8007248 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fe:	2b40      	cmp	r3, #64	; 0x40
 8006800:	d123      	bne.n	800684a <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	689a      	ldr	r2, [r3, #8]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006810:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006816:	2b00      	cmp	r3, #0
 8006818:	d013      	beq.n	8006842 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800681e:	4a42      	ldr	r2, [pc, #264]	; (8006928 <HAL_UART_IRQHandler+0x2fc>)
 8006820:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006826:	4618      	mov	r0, r3
 8006828:	f7fc f961 	bl	8002aee <HAL_DMA_Abort_IT>
 800682c:	4603      	mov	r3, r0
 800682e:	2b00      	cmp	r3, #0
 8006830:	d017      	beq.n	8006862 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006838:	687a      	ldr	r2, [r7, #4]
 800683a:	6f92      	ldr	r2, [r2, #120]	; 0x78
 800683c:	4610      	mov	r0, r2
 800683e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006840:	e00f      	b.n	8006862 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 f886 	bl	8006954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006848:	e00b      	b.n	8006862 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f882 	bl	8006954 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006850:	e007      	b.n	8006862 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f87e 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8006860:	e057      	b.n	8006912 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006862:	bf00      	nop
    return;
 8006864:	e055      	b.n	8006912 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006866:	69fb      	ldr	r3, [r7, #28]
 8006868:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800686c:	2b00      	cmp	r3, #0
 800686e:	d00d      	beq.n	800688c <HAL_UART_IRQHandler+0x260>
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006876:	2b00      	cmp	r3, #0
 8006878:	d008      	beq.n	800688c <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006882:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006884:	6878      	ldr	r0, [r7, #4]
 8006886:	f001 f889 	bl	800799c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800688a:	e045      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006892:	2b00      	cmp	r3, #0
 8006894:	d012      	beq.n	80068bc <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006896:	69bb      	ldr	r3, [r7, #24]
 8006898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689c:	2b00      	cmp	r3, #0
 800689e:	d104      	bne.n	80068aa <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d008      	beq.n	80068bc <HAL_UART_IRQHandler+0x290>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d031      	beq.n	8006916 <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	4798      	blx	r3
    }
    return;
 80068ba:	e02c      	b.n	8006916 <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80068bc:	69fb      	ldr	r3, [r7, #28]
 80068be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d008      	beq.n	80068d8 <HAL_UART_IRQHandler+0x2ac>
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fe8f 	bl	80075f4 <UART_EndTransmit_IT>
    return;
 80068d6:	e01f      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d008      	beq.n	80068f4 <HAL_UART_IRQHandler+0x2c8>
 80068e2:	69bb      	ldr	r3, [r7, #24]
 80068e4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d003      	beq.n	80068f4 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f001 f869 	bl	80079c4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80068f2:	e011      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80068f4:	69fb      	ldr	r3, [r7, #28]
 80068f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d00c      	beq.n	8006918 <HAL_UART_IRQHandler+0x2ec>
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	2b00      	cmp	r3, #0
 8006902:	da09      	bge.n	8006918 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f001 f853 	bl	80079b0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800690a:	bf00      	nop
 800690c:	e004      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
      return;
 800690e:	bf00      	nop
 8006910:	e002      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
    return;
 8006912:	bf00      	nop
 8006914:	e000      	b.n	8006918 <HAL_UART_IRQHandler+0x2ec>
    return;
 8006916:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8006918:	3720      	adds	r7, #32
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	10000001 	.word	0x10000001
 8006924:	04000120 	.word	0x04000120
 8006928:	08007395 	.word	0x08007395

0800692c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006934:	bf00      	nop
 8006936:	370c      	adds	r7, #12
 8006938:	46bd      	mov	sp, r7
 800693a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800693e:	4770      	bx	lr

08006940 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006948:	bf00      	nop
 800694a:	370c      	adds	r7, #12
 800694c:	46bd      	mov	sp, r7
 800694e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006952:	4770      	bx	lr

08006954 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8006968:	b480      	push	{r7}
 800696a:	b085      	sub	sp, #20
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006976:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800697e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8006980:	68fa      	ldr	r2, [r7, #12]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	4313      	orrs	r3, r2
}
 8006986:	4618      	mov	r0, r3
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
	...

08006994 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006994:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006998:	b088      	sub	sp, #32
 800699a:	af00      	add	r7, sp, #0
 800699c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800699e:	2300      	movs	r3, #0
 80069a0:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	695b      	ldr	r3, [r3, #20]
 80069b0:	431a      	orrs	r2, r3
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069be:	69fa      	ldr	r2, [r7, #28]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	4bb1      	ldr	r3, [pc, #708]	; (8006c90 <UART_SetConfig+0x2fc>)
 80069cc:	4013      	ands	r3, r2
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	6812      	ldr	r2, [r2, #0]
 80069d2:	69f9      	ldr	r1, [r7, #28]
 80069d4:	430b      	orrs	r3, r1
 80069d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	68da      	ldr	r2, [r3, #12]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	430a      	orrs	r2, r1
 80069ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	699b      	ldr	r3, [r3, #24]
 80069f2:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4aa6      	ldr	r2, [pc, #664]	; (8006c94 <UART_SetConfig+0x300>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d004      	beq.n	8006a08 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a1b      	ldr	r3, [r3, #32]
 8006a02:	69fa      	ldr	r2, [r7, #28]
 8006a04:	4313      	orrs	r3, r2
 8006a06:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006a12:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	6812      	ldr	r2, [r2, #0]
 8006a1a:	69f9      	ldr	r1, [r7, #28]
 8006a1c:	430b      	orrs	r3, r1
 8006a1e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a26:	f023 010f 	bic.w	r1, r3, #15
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	430a      	orrs	r2, r1
 8006a34:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a97      	ldr	r2, [pc, #604]	; (8006c98 <UART_SetConfig+0x304>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d121      	bne.n	8006a84 <UART_SetConfig+0xf0>
 8006a40:	4b96      	ldr	r3, [pc, #600]	; (8006c9c <UART_SetConfig+0x308>)
 8006a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a46:	f003 0303 	and.w	r3, r3, #3
 8006a4a:	2b03      	cmp	r3, #3
 8006a4c:	d816      	bhi.n	8006a7c <UART_SetConfig+0xe8>
 8006a4e:	a201      	add	r2, pc, #4	; (adr r2, 8006a54 <UART_SetConfig+0xc0>)
 8006a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a54:	08006a65 	.word	0x08006a65
 8006a58:	08006a71 	.word	0x08006a71
 8006a5c:	08006a6b 	.word	0x08006a6b
 8006a60:	08006a77 	.word	0x08006a77
 8006a64:	2301      	movs	r3, #1
 8006a66:	76fb      	strb	r3, [r7, #27]
 8006a68:	e0e8      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	76fb      	strb	r3, [r7, #27]
 8006a6e:	e0e5      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006a70:	2304      	movs	r3, #4
 8006a72:	76fb      	strb	r3, [r7, #27]
 8006a74:	e0e2      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006a76:	2308      	movs	r3, #8
 8006a78:	76fb      	strb	r3, [r7, #27]
 8006a7a:	e0df      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006a7c:	2310      	movs	r3, #16
 8006a7e:	76fb      	strb	r3, [r7, #27]
 8006a80:	bf00      	nop
 8006a82:	e0db      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4a85      	ldr	r2, [pc, #532]	; (8006ca0 <UART_SetConfig+0x30c>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d134      	bne.n	8006af8 <UART_SetConfig+0x164>
 8006a8e:	4b83      	ldr	r3, [pc, #524]	; (8006c9c <UART_SetConfig+0x308>)
 8006a90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a94:	f003 030c 	and.w	r3, r3, #12
 8006a98:	2b0c      	cmp	r3, #12
 8006a9a:	d829      	bhi.n	8006af0 <UART_SetConfig+0x15c>
 8006a9c:	a201      	add	r2, pc, #4	; (adr r2, 8006aa4 <UART_SetConfig+0x110>)
 8006a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa2:	bf00      	nop
 8006aa4:	08006ad9 	.word	0x08006ad9
 8006aa8:	08006af1 	.word	0x08006af1
 8006aac:	08006af1 	.word	0x08006af1
 8006ab0:	08006af1 	.word	0x08006af1
 8006ab4:	08006ae5 	.word	0x08006ae5
 8006ab8:	08006af1 	.word	0x08006af1
 8006abc:	08006af1 	.word	0x08006af1
 8006ac0:	08006af1 	.word	0x08006af1
 8006ac4:	08006adf 	.word	0x08006adf
 8006ac8:	08006af1 	.word	0x08006af1
 8006acc:	08006af1 	.word	0x08006af1
 8006ad0:	08006af1 	.word	0x08006af1
 8006ad4:	08006aeb 	.word	0x08006aeb
 8006ad8:	2300      	movs	r3, #0
 8006ada:	76fb      	strb	r3, [r7, #27]
 8006adc:	e0ae      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	76fb      	strb	r3, [r7, #27]
 8006ae2:	e0ab      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006ae4:	2304      	movs	r3, #4
 8006ae6:	76fb      	strb	r3, [r7, #27]
 8006ae8:	e0a8      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006aea:	2308      	movs	r3, #8
 8006aec:	76fb      	strb	r3, [r7, #27]
 8006aee:	e0a5      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006af0:	2310      	movs	r3, #16
 8006af2:	76fb      	strb	r3, [r7, #27]
 8006af4:	bf00      	nop
 8006af6:	e0a1      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a69      	ldr	r2, [pc, #420]	; (8006ca4 <UART_SetConfig+0x310>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d120      	bne.n	8006b44 <UART_SetConfig+0x1b0>
 8006b02:	4b66      	ldr	r3, [pc, #408]	; (8006c9c <UART_SetConfig+0x308>)
 8006b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006b0c:	2b10      	cmp	r3, #16
 8006b0e:	d00f      	beq.n	8006b30 <UART_SetConfig+0x19c>
 8006b10:	2b10      	cmp	r3, #16
 8006b12:	d802      	bhi.n	8006b1a <UART_SetConfig+0x186>
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d005      	beq.n	8006b24 <UART_SetConfig+0x190>
 8006b18:	e010      	b.n	8006b3c <UART_SetConfig+0x1a8>
 8006b1a:	2b20      	cmp	r3, #32
 8006b1c:	d005      	beq.n	8006b2a <UART_SetConfig+0x196>
 8006b1e:	2b30      	cmp	r3, #48	; 0x30
 8006b20:	d009      	beq.n	8006b36 <UART_SetConfig+0x1a2>
 8006b22:	e00b      	b.n	8006b3c <UART_SetConfig+0x1a8>
 8006b24:	2300      	movs	r3, #0
 8006b26:	76fb      	strb	r3, [r7, #27]
 8006b28:	e088      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b2a:	2302      	movs	r3, #2
 8006b2c:	76fb      	strb	r3, [r7, #27]
 8006b2e:	e085      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b30:	2304      	movs	r3, #4
 8006b32:	76fb      	strb	r3, [r7, #27]
 8006b34:	e082      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b36:	2308      	movs	r3, #8
 8006b38:	76fb      	strb	r3, [r7, #27]
 8006b3a:	e07f      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b3c:	2310      	movs	r3, #16
 8006b3e:	76fb      	strb	r3, [r7, #27]
 8006b40:	bf00      	nop
 8006b42:	e07b      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a57      	ldr	r2, [pc, #348]	; (8006ca8 <UART_SetConfig+0x314>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d120      	bne.n	8006b90 <UART_SetConfig+0x1fc>
 8006b4e:	4b53      	ldr	r3, [pc, #332]	; (8006c9c <UART_SetConfig+0x308>)
 8006b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b54:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b58:	2b40      	cmp	r3, #64	; 0x40
 8006b5a:	d00f      	beq.n	8006b7c <UART_SetConfig+0x1e8>
 8006b5c:	2b40      	cmp	r3, #64	; 0x40
 8006b5e:	d802      	bhi.n	8006b66 <UART_SetConfig+0x1d2>
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <UART_SetConfig+0x1dc>
 8006b64:	e010      	b.n	8006b88 <UART_SetConfig+0x1f4>
 8006b66:	2b80      	cmp	r3, #128	; 0x80
 8006b68:	d005      	beq.n	8006b76 <UART_SetConfig+0x1e2>
 8006b6a:	2bc0      	cmp	r3, #192	; 0xc0
 8006b6c:	d009      	beq.n	8006b82 <UART_SetConfig+0x1ee>
 8006b6e:	e00b      	b.n	8006b88 <UART_SetConfig+0x1f4>
 8006b70:	2300      	movs	r3, #0
 8006b72:	76fb      	strb	r3, [r7, #27]
 8006b74:	e062      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b76:	2302      	movs	r3, #2
 8006b78:	76fb      	strb	r3, [r7, #27]
 8006b7a:	e05f      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b7c:	2304      	movs	r3, #4
 8006b7e:	76fb      	strb	r3, [r7, #27]
 8006b80:	e05c      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b82:	2308      	movs	r3, #8
 8006b84:	76fb      	strb	r3, [r7, #27]
 8006b86:	e059      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b88:	2310      	movs	r3, #16
 8006b8a:	76fb      	strb	r3, [r7, #27]
 8006b8c:	bf00      	nop
 8006b8e:	e055      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	4a45      	ldr	r2, [pc, #276]	; (8006cac <UART_SetConfig+0x318>)
 8006b96:	4293      	cmp	r3, r2
 8006b98:	d124      	bne.n	8006be4 <UART_SetConfig+0x250>
 8006b9a:	4b40      	ldr	r3, [pc, #256]	; (8006c9c <UART_SetConfig+0x308>)
 8006b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ba0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ba4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ba8:	d012      	beq.n	8006bd0 <UART_SetConfig+0x23c>
 8006baa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006bae:	d802      	bhi.n	8006bb6 <UART_SetConfig+0x222>
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d007      	beq.n	8006bc4 <UART_SetConfig+0x230>
 8006bb4:	e012      	b.n	8006bdc <UART_SetConfig+0x248>
 8006bb6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bba:	d006      	beq.n	8006bca <UART_SetConfig+0x236>
 8006bbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006bc0:	d009      	beq.n	8006bd6 <UART_SetConfig+0x242>
 8006bc2:	e00b      	b.n	8006bdc <UART_SetConfig+0x248>
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	76fb      	strb	r3, [r7, #27]
 8006bc8:	e038      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006bca:	2302      	movs	r3, #2
 8006bcc:	76fb      	strb	r3, [r7, #27]
 8006bce:	e035      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006bd0:	2304      	movs	r3, #4
 8006bd2:	76fb      	strb	r3, [r7, #27]
 8006bd4:	e032      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006bd6:	2308      	movs	r3, #8
 8006bd8:	76fb      	strb	r3, [r7, #27]
 8006bda:	e02f      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006bdc:	2310      	movs	r3, #16
 8006bde:	76fb      	strb	r3, [r7, #27]
 8006be0:	bf00      	nop
 8006be2:	e02b      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a2a      	ldr	r2, [pc, #168]	; (8006c94 <UART_SetConfig+0x300>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d124      	bne.n	8006c38 <UART_SetConfig+0x2a4>
 8006bee:	4b2b      	ldr	r3, [pc, #172]	; (8006c9c <UART_SetConfig+0x308>)
 8006bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bf4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006bf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bfc:	d012      	beq.n	8006c24 <UART_SetConfig+0x290>
 8006bfe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c02:	d802      	bhi.n	8006c0a <UART_SetConfig+0x276>
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d007      	beq.n	8006c18 <UART_SetConfig+0x284>
 8006c08:	e012      	b.n	8006c30 <UART_SetConfig+0x29c>
 8006c0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c0e:	d006      	beq.n	8006c1e <UART_SetConfig+0x28a>
 8006c10:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006c14:	d009      	beq.n	8006c2a <UART_SetConfig+0x296>
 8006c16:	e00b      	b.n	8006c30 <UART_SetConfig+0x29c>
 8006c18:	2300      	movs	r3, #0
 8006c1a:	76fb      	strb	r3, [r7, #27]
 8006c1c:	e00e      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006c1e:	2302      	movs	r3, #2
 8006c20:	76fb      	strb	r3, [r7, #27]
 8006c22:	e00b      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006c24:	2304      	movs	r3, #4
 8006c26:	76fb      	strb	r3, [r7, #27]
 8006c28:	e008      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006c2a:	2308      	movs	r3, #8
 8006c2c:	76fb      	strb	r3, [r7, #27]
 8006c2e:	e005      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006c30:	2310      	movs	r3, #16
 8006c32:	76fb      	strb	r3, [r7, #27]
 8006c34:	bf00      	nop
 8006c36:	e001      	b.n	8006c3c <UART_SetConfig+0x2a8>
 8006c38:	2310      	movs	r3, #16
 8006c3a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4a14      	ldr	r2, [pc, #80]	; (8006c94 <UART_SetConfig+0x300>)
 8006c42:	4293      	cmp	r3, r2
 8006c44:	f040 80a1 	bne.w	8006d8a <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c48:	7efb      	ldrb	r3, [r7, #27]
 8006c4a:	2b08      	cmp	r3, #8
 8006c4c:	d836      	bhi.n	8006cbc <UART_SetConfig+0x328>
 8006c4e:	a201      	add	r2, pc, #4	; (adr r2, 8006c54 <UART_SetConfig+0x2c0>)
 8006c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c54:	08006c79 	.word	0x08006c79
 8006c58:	08006cbd 	.word	0x08006cbd
 8006c5c:	08006c81 	.word	0x08006c81
 8006c60:	08006cbd 	.word	0x08006cbd
 8006c64:	08006c87 	.word	0x08006c87
 8006c68:	08006cbd 	.word	0x08006cbd
 8006c6c:	08006cbd 	.word	0x08006cbd
 8006c70:	08006cbd 	.word	0x08006cbd
 8006c74:	08006cb5 	.word	0x08006cb5
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c78:	f7fd fd00 	bl	800467c <HAL_RCC_GetPCLK1Freq>
 8006c7c:	6178      	str	r0, [r7, #20]
        break;
 8006c7e:	e022      	b.n	8006cc6 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c80:	4b0b      	ldr	r3, [pc, #44]	; (8006cb0 <UART_SetConfig+0x31c>)
 8006c82:	617b      	str	r3, [r7, #20]
        break;
 8006c84:	e01f      	b.n	8006cc6 <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c86:	f7fd fc63 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8006c8a:	6178      	str	r0, [r7, #20]
        break;
 8006c8c:	e01b      	b.n	8006cc6 <UART_SetConfig+0x332>
 8006c8e:	bf00      	nop
 8006c90:	cfff69f3 	.word	0xcfff69f3
 8006c94:	40008000 	.word	0x40008000
 8006c98:	40013800 	.word	0x40013800
 8006c9c:	40021000 	.word	0x40021000
 8006ca0:	40004400 	.word	0x40004400
 8006ca4:	40004800 	.word	0x40004800
 8006ca8:	40004c00 	.word	0x40004c00
 8006cac:	40005000 	.word	0x40005000
 8006cb0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006cb4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006cb8:	617b      	str	r3, [r7, #20]
        break;
 8006cba:	e004      	b.n	8006cc6 <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006cc0:	2301      	movs	r3, #1
 8006cc2:	76bb      	strb	r3, [r7, #26]
        break;
 8006cc4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	f000 811d 	beq.w	8006f08 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cd2:	4a97      	ldr	r2, [pc, #604]	; (8006f30 <UART_SetConfig+0x59c>)
 8006cd4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cd8:	461a      	mov	r2, r3
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ce0:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	4613      	mov	r3, r2
 8006ce8:	005b      	lsls	r3, r3, #1
 8006cea:	4413      	add	r3, r2
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	429a      	cmp	r2, r3
 8006cf0:	d305      	bcc.n	8006cfe <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cf8:	68ba      	ldr	r2, [r7, #8]
 8006cfa:	429a      	cmp	r2, r3
 8006cfc:	d902      	bls.n	8006d04 <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8006cfe:	2301      	movs	r3, #1
 8006d00:	76bb      	strb	r3, [r7, #26]
 8006d02:	e101      	b.n	8006f08 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	4618      	mov	r0, r3
 8006d08:	f04f 0100 	mov.w	r1, #0
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d10:	4a87      	ldr	r2, [pc, #540]	; (8006f30 <UART_SetConfig+0x59c>)
 8006d12:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	f04f 0400 	mov.w	r4, #0
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	4623      	mov	r3, r4
 8006d20:	f7f9 ff6a 	bl	8000bf8 <__aeabi_uldivmod>
 8006d24:	4603      	mov	r3, r0
 8006d26:	460c      	mov	r4, r1
 8006d28:	4619      	mov	r1, r3
 8006d2a:	4622      	mov	r2, r4
 8006d2c:	f04f 0300 	mov.w	r3, #0
 8006d30:	f04f 0400 	mov.w	r4, #0
 8006d34:	0214      	lsls	r4, r2, #8
 8006d36:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006d3a:	020b      	lsls	r3, r1, #8
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6852      	ldr	r2, [r2, #4]
 8006d40:	0852      	lsrs	r2, r2, #1
 8006d42:	4611      	mov	r1, r2
 8006d44:	f04f 0200 	mov.w	r2, #0
 8006d48:	eb13 0b01 	adds.w	fp, r3, r1
 8006d4c:	eb44 0c02 	adc.w	ip, r4, r2
 8006d50:	4658      	mov	r0, fp
 8006d52:	4661      	mov	r1, ip
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	f04f 0400 	mov.w	r4, #0
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	4623      	mov	r3, r4
 8006d60:	f7f9 ff4a 	bl	8000bf8 <__aeabi_uldivmod>
 8006d64:	4603      	mov	r3, r0
 8006d66:	460c      	mov	r4, r1
 8006d68:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d70:	d308      	bcc.n	8006d84 <UART_SetConfig+0x3f0>
 8006d72:	693b      	ldr	r3, [r7, #16]
 8006d74:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d78:	d204      	bcs.n	8006d84 <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	693a      	ldr	r2, [r7, #16]
 8006d80:	60da      	str	r2, [r3, #12]
 8006d82:	e0c1      	b.n	8006f08 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 8006d84:	2301      	movs	r3, #1
 8006d86:	76bb      	strb	r3, [r7, #26]
 8006d88:	e0be      	b.n	8006f08 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d92:	d164      	bne.n	8006e5e <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 8006d94:	7efb      	ldrb	r3, [r7, #27]
 8006d96:	2b08      	cmp	r3, #8
 8006d98:	d827      	bhi.n	8006dea <UART_SetConfig+0x456>
 8006d9a:	a201      	add	r2, pc, #4	; (adr r2, 8006da0 <UART_SetConfig+0x40c>)
 8006d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006da0:	08006dc5 	.word	0x08006dc5
 8006da4:	08006dcd 	.word	0x08006dcd
 8006da8:	08006dd5 	.word	0x08006dd5
 8006dac:	08006deb 	.word	0x08006deb
 8006db0:	08006ddb 	.word	0x08006ddb
 8006db4:	08006deb 	.word	0x08006deb
 8006db8:	08006deb 	.word	0x08006deb
 8006dbc:	08006deb 	.word	0x08006deb
 8006dc0:	08006de3 	.word	0x08006de3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006dc4:	f7fd fc5a 	bl	800467c <HAL_RCC_GetPCLK1Freq>
 8006dc8:	6178      	str	r0, [r7, #20]
        break;
 8006dca:	e013      	b.n	8006df4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006dcc:	f7fd fc6c 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8006dd0:	6178      	str	r0, [r7, #20]
        break;
 8006dd2:	e00f      	b.n	8006df4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006dd4:	4b57      	ldr	r3, [pc, #348]	; (8006f34 <UART_SetConfig+0x5a0>)
 8006dd6:	617b      	str	r3, [r7, #20]
        break;
 8006dd8:	e00c      	b.n	8006df4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dda:	f7fd fbb9 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8006dde:	6178      	str	r0, [r7, #20]
        break;
 8006de0:	e008      	b.n	8006df4 <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006de2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006de6:	617b      	str	r3, [r7, #20]
        break;
 8006de8:	e004      	b.n	8006df4 <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	76bb      	strb	r3, [r7, #26]
        break;
 8006df2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	f000 8086 	beq.w	8006f08 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e00:	4a4b      	ldr	r2, [pc, #300]	; (8006f30 <UART_SetConfig+0x59c>)
 8006e02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e06:	461a      	mov	r2, r3
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e0e:	005a      	lsls	r2, r3, #1
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	085b      	lsrs	r3, r3, #1
 8006e16:	441a      	add	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	2b0f      	cmp	r3, #15
 8006e28:	d916      	bls.n	8006e58 <UART_SetConfig+0x4c4>
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e30:	d212      	bcs.n	8006e58 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	f023 030f 	bic.w	r3, r3, #15
 8006e3a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	085b      	lsrs	r3, r3, #1
 8006e40:	b29b      	uxth	r3, r3
 8006e42:	f003 0307 	and.w	r3, r3, #7
 8006e46:	b29a      	uxth	r2, r3
 8006e48:	89fb      	ldrh	r3, [r7, #14]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	89fa      	ldrh	r2, [r7, #14]
 8006e54:	60da      	str	r2, [r3, #12]
 8006e56:	e057      	b.n	8006f08 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	76bb      	strb	r3, [r7, #26]
 8006e5c:	e054      	b.n	8006f08 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e5e:	7efb      	ldrb	r3, [r7, #27]
 8006e60:	2b08      	cmp	r3, #8
 8006e62:	d828      	bhi.n	8006eb6 <UART_SetConfig+0x522>
 8006e64:	a201      	add	r2, pc, #4	; (adr r2, 8006e6c <UART_SetConfig+0x4d8>)
 8006e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e6a:	bf00      	nop
 8006e6c:	08006e91 	.word	0x08006e91
 8006e70:	08006e99 	.word	0x08006e99
 8006e74:	08006ea1 	.word	0x08006ea1
 8006e78:	08006eb7 	.word	0x08006eb7
 8006e7c:	08006ea7 	.word	0x08006ea7
 8006e80:	08006eb7 	.word	0x08006eb7
 8006e84:	08006eb7 	.word	0x08006eb7
 8006e88:	08006eb7 	.word	0x08006eb7
 8006e8c:	08006eaf 	.word	0x08006eaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e90:	f7fd fbf4 	bl	800467c <HAL_RCC_GetPCLK1Freq>
 8006e94:	6178      	str	r0, [r7, #20]
        break;
 8006e96:	e013      	b.n	8006ec0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e98:	f7fd fc06 	bl	80046a8 <HAL_RCC_GetPCLK2Freq>
 8006e9c:	6178      	str	r0, [r7, #20]
        break;
 8006e9e:	e00f      	b.n	8006ec0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ea0:	4b24      	ldr	r3, [pc, #144]	; (8006f34 <UART_SetConfig+0x5a0>)
 8006ea2:	617b      	str	r3, [r7, #20]
        break;
 8006ea4:	e00c      	b.n	8006ec0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ea6:	f7fd fb53 	bl	8004550 <HAL_RCC_GetSysClockFreq>
 8006eaa:	6178      	str	r0, [r7, #20]
        break;
 8006eac:	e008      	b.n	8006ec0 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006eae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006eb2:	617b      	str	r3, [r7, #20]
        break;
 8006eb4:	e004      	b.n	8006ec0 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006eba:	2301      	movs	r3, #1
 8006ebc:	76bb      	strb	r3, [r7, #26]
        break;
 8006ebe:	bf00      	nop
    }

    if (pclk != 0U)
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d020      	beq.n	8006f08 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eca:	4a19      	ldr	r2, [pc, #100]	; (8006f30 <UART_SetConfig+0x59c>)
 8006ecc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	fbb3 f2f2 	udiv	r2, r3, r2
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	085b      	lsrs	r3, r3, #1
 8006ede:	441a      	add	r2, r3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006eec:	693b      	ldr	r3, [r7, #16]
 8006eee:	2b0f      	cmp	r3, #15
 8006ef0:	d908      	bls.n	8006f04 <UART_SetConfig+0x570>
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ef8:	d204      	bcs.n	8006f04 <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	693a      	ldr	r2, [r7, #16]
 8006f00:	60da      	str	r2, [r3, #12]
 8006f02:	e001      	b.n	8006f08 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8006f24:	7ebb      	ldrb	r3, [r7, #26]
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3720      	adds	r7, #32
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006f30:	0800cd8c 	.word	0x0800cd8c
 8006f34:	00f42400 	.word	0x00f42400

08006f38 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b083      	sub	sp, #12
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f44:	f003 0301 	and.w	r3, r3, #1
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d00a      	beq.n	8006f62 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	430a      	orrs	r2, r1
 8006f60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f66:	f003 0302 	and.w	r3, r3, #2
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00a      	beq.n	8006f84 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	430a      	orrs	r2, r1
 8006f82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f88:	f003 0304 	and.w	r3, r3, #4
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d00a      	beq.n	8006fa6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	430a      	orrs	r2, r1
 8006fa4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d00a      	beq.n	8006fc8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	685b      	ldr	r3, [r3, #4]
 8006fb8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fcc:	f003 0310 	and.w	r3, r3, #16
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d00a      	beq.n	8006fea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	430a      	orrs	r2, r1
 8006fe8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fee:	f003 0320 	and.w	r3, r3, #32
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	430a      	orrs	r2, r1
 800700a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007010:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007014:	2b00      	cmp	r3, #0
 8007016:	d01a      	beq.n	800704e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	430a      	orrs	r2, r1
 800702c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007032:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007036:	d10a      	bne.n	800704e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	430a      	orrs	r2, r1
 800704c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007052:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00a      	beq.n	8007070 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	430a      	orrs	r2, r1
 800706e:	605a      	str	r2, [r3, #4]
  }
}
 8007070:	bf00      	nop
 8007072:	370c      	adds	r7, #12
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr

0800707c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b086      	sub	sp, #24
 8007080:	af02      	add	r7, sp, #8
 8007082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2200      	movs	r2, #0
 8007088:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800708c:	f7fb fafc 	bl	8002688 <HAL_GetTick>
 8007090:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f003 0308 	and.w	r3, r3, #8
 800709c:	2b08      	cmp	r3, #8
 800709e:	d10e      	bne.n	80070be <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80070a4:	9300      	str	r3, [sp, #0]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80070ae:	6878      	ldr	r0, [r7, #4]
 80070b0:	f000 f82c 	bl	800710c <UART_WaitOnFlagUntilTimeout>
 80070b4:	4603      	mov	r3, r0
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d001      	beq.n	80070be <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e022      	b.n	8007104 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b04      	cmp	r3, #4
 80070ca:	d10e      	bne.n	80070ea <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80070cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 f816 	bl	800710c <UART_WaitOnFlagUntilTimeout>
 80070e0:	4603      	mov	r3, r0
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d001      	beq.n	80070ea <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e00c      	b.n	8007104 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	2220      	movs	r2, #32
 80070ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2220      	movs	r2, #32
 80070f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007102:	2300      	movs	r3, #0
}
 8007104:	4618      	mov	r0, r3
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b084      	sub	sp, #16
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	603b      	str	r3, [r7, #0]
 8007118:	4613      	mov	r3, r2
 800711a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800711c:	e062      	b.n	80071e4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007124:	d05e      	beq.n	80071e4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007126:	f7fb faaf 	bl	8002688 <HAL_GetTick>
 800712a:	4602      	mov	r2, r0
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	69ba      	ldr	r2, [r7, #24]
 8007132:	429a      	cmp	r2, r3
 8007134:	d302      	bcc.n	800713c <UART_WaitOnFlagUntilTimeout+0x30>
 8007136:	69bb      	ldr	r3, [r7, #24]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d11d      	bne.n	8007178 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800714a:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	689a      	ldr	r2, [r3, #8]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 0201 	bic.w	r2, r2, #1
 800715a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	2220      	movs	r2, #32
 8007160:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	2220      	movs	r2, #32
 8007168:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2200      	movs	r2, #0
 8007170:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e045      	b.n	8007204 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f003 0304 	and.w	r3, r3, #4
 8007182:	2b00      	cmp	r3, #0
 8007184:	d02e      	beq.n	80071e4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	69db      	ldr	r3, [r3, #28]
 800718c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007190:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007194:	d126      	bne.n	80071e4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800719e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80071ae:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f022 0201 	bic.w	r2, r2, #1
 80071be:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	2220      	movs	r2, #32
 80071c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2220      	movs	r2, #32
 80071d4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2200      	movs	r2, #0
 80071dc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80071e0:	2303      	movs	r3, #3
 80071e2:	e00f      	b.n	8007204 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	69da      	ldr	r2, [r3, #28]
 80071ea:	68bb      	ldr	r3, [r7, #8]
 80071ec:	4013      	ands	r3, r2
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	429a      	cmp	r2, r3
 80071f2:	bf0c      	ite	eq
 80071f4:	2301      	moveq	r3, #1
 80071f6:	2300      	movne	r3, #0
 80071f8:	b2db      	uxtb	r3, r3
 80071fa:	461a      	mov	r2, r3
 80071fc:	79fb      	ldrb	r3, [r7, #7]
 80071fe:	429a      	cmp	r2, r3
 8007200:	d08d      	beq.n	800711e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007202:	2300      	movs	r3, #0
}
 8007204:	4618      	mov	r0, r3
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	681a      	ldr	r2, [r3, #0]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007222:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689a      	ldr	r2, [r3, #8]
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007232:	609a      	str	r2, [r3, #8]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2220      	movs	r2, #32
 8007238:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007246:	4770      	bx	lr

08007248 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800725e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	689b      	ldr	r3, [r3, #8]
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	6812      	ldr	r2, [r2, #0]
 800726a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800726e:	f023 0301 	bic.w	r3, r3, #1
 8007272:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2220      	movs	r2, #32
 8007278:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2200      	movs	r2, #0
 8007280:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8007282:	bf00      	nop
 8007284:	370c      	adds	r7, #12
 8007286:	46bd      	mov	sp, r7
 8007288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728c:	4770      	bx	lr

0800728e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800728e:	b580      	push	{r7, lr}
 8007290:	b084      	sub	sp, #16
 8007292:	af00      	add	r7, sp, #0
 8007294:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800729a:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 0320 	and.w	r3, r3, #32
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d11f      	bne.n	80072ea <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	681a      	ldr	r2, [r3, #0]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072c0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	689a      	ldr	r2, [r3, #8]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0201 	bic.w	r2, r2, #1
 80072d0:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	689a      	ldr	r2, [r3, #8]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80072e0:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80072ea:	68f8      	ldr	r0, [r7, #12]
 80072ec:	f7fa f96c 	bl	80015c8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80072f0:	bf00      	nop
 80072f2:	3710      	adds	r7, #16
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007304:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff fb1a 	bl	8006940 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800730c:	bf00      	nop
 800730e:	3710      	adds	r7, #16
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b086      	sub	sp, #24
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007320:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007328:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007330:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007332:	697b      	ldr	r3, [r7, #20]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800733c:	2b80      	cmp	r3, #128	; 0x80
 800733e:	d109      	bne.n	8007354 <UART_DMAError+0x40>
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	2b21      	cmp	r3, #33	; 0x21
 8007344:	d106      	bne.n	8007354 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007346:	697b      	ldr	r3, [r7, #20]
 8007348:	2200      	movs	r2, #0
 800734a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800734e:	6978      	ldr	r0, [r7, #20]
 8007350:	f7ff ff5c 	bl	800720c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	689b      	ldr	r3, [r3, #8]
 800735a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800735e:	2b40      	cmp	r3, #64	; 0x40
 8007360:	d109      	bne.n	8007376 <UART_DMAError+0x62>
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2b22      	cmp	r3, #34	; 0x22
 8007366:	d106      	bne.n	8007376 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007368:	697b      	ldr	r3, [r7, #20]
 800736a:	2200      	movs	r2, #0
 800736c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8007370:	6978      	ldr	r0, [r7, #20]
 8007372:	f7ff ff69 	bl	8007248 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800737c:	f043 0210 	orr.w	r2, r3, #16
 8007380:	697b      	ldr	r3, [r7, #20]
 8007382:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007386:	6978      	ldr	r0, [r7, #20]
 8007388:	f7ff fae4 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800738c:	bf00      	nop
 800738e:	3718      	adds	r7, #24
 8007390:	46bd      	mov	sp, r7
 8007392:	bd80      	pop	{r7, pc}

08007394 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b084      	sub	sp, #16
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073a0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2200      	movs	r2, #0
 80073ae:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f7ff face 	bl	8006954 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073b8:	bf00      	nop
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80073c0:	b480      	push	{r7}
 80073c2:	b083      	sub	sp, #12
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80073ce:	2b21      	cmp	r3, #33	; 0x21
 80073d0:	d12b      	bne.n	800742a <UART_TxISR_8BIT+0x6a>
  {
    if (huart->TxXferCount == 0U)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80073d8:	b29b      	uxth	r3, r3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d110      	bne.n	8007400 <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	681a      	ldr	r2, [r3, #0]
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073ec:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073fc:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80073fe:	e014      	b.n	800742a <UART_TxISR_8BIT+0x6a>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007404:	781a      	ldrb	r2, [r3, #0]
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	b292      	uxth	r2, r2
 800740c:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007412:	1c5a      	adds	r2, r3, #1
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800741e:	b29b      	uxth	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	b29a      	uxth	r2, r3
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 800742a:	bf00      	nop
 800742c:	370c      	adds	r7, #12
 800742e:	46bd      	mov	sp, r7
 8007430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007434:	4770      	bx	lr

08007436 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007436:	b480      	push	{r7}
 8007438:	b085      	sub	sp, #20
 800743a:	af00      	add	r7, sp, #0
 800743c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007444:	2b21      	cmp	r3, #33	; 0x21
 8007446:	d12f      	bne.n	80074a8 <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800744e:	b29b      	uxth	r3, r3
 8007450:	2b00      	cmp	r3, #0
 8007452:	d110      	bne.n	8007476 <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007462:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	681a      	ldr	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007472:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8007474:	e018      	b.n	80074a8 <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800747a:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	881a      	ldrh	r2, [r3, #0]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007488:	b292      	uxth	r2, r2
 800748a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007490:	1c9a      	adds	r2, r3, #2
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800749c:	b29b      	uxth	r3, r3
 800749e:	3b01      	subs	r3, #1
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 80074a8:	bf00      	nop
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr

080074b4 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b085      	sub	sp, #20
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80074c2:	2b21      	cmp	r3, #33	; 0x21
 80074c4:	d13e      	bne.n	8007544 <UART_TxISR_8BIT_FIFOEN+0x90>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80074cc:	81fb      	strh	r3, [r7, #14]
 80074ce:	e036      	b.n	800753e <UART_TxISR_8BIT_FIFOEN+0x8a>
    {
      if (huart->TxXferCount == 0U)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d111      	bne.n	8007500 <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	689a      	ldr	r2, [r3, #8]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80074ea:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80074fa:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 80074fc:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 80074fe:	e021      	b.n	8007544 <UART_TxISR_8BIT_FIFOEN+0x90>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	69db      	ldr	r3, [r3, #28]
 8007506:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800750a:	2b00      	cmp	r3, #0
 800750c:	d014      	beq.n	8007538 <UART_TxISR_8BIT_FIFOEN+0x84>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007512:	781a      	ldrb	r2, [r3, #0]
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	b292      	uxth	r2, r2
 800751a:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007520:	1c5a      	adds	r2, r3, #1
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800752c:	b29b      	uxth	r3, r3
 800752e:	3b01      	subs	r3, #1
 8007530:	b29a      	uxth	r2, r3
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007538:	89fb      	ldrh	r3, [r7, #14]
 800753a:	3b01      	subs	r3, #1
 800753c:	81fb      	strh	r3, [r7, #14]
 800753e:	89fb      	ldrh	r3, [r7, #14]
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1c5      	bne.n	80074d0 <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 8007544:	bf00      	nop
 8007546:	3714      	adds	r7, #20
 8007548:	46bd      	mov	sp, r7
 800754a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754e:	4770      	bx	lr

08007550 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007550:	b480      	push	{r7}
 8007552:	b085      	sub	sp, #20
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800755e:	2b21      	cmp	r3, #33	; 0x21
 8007560:	d142      	bne.n	80075e8 <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8007568:	81fb      	strh	r3, [r7, #14]
 800756a:	e03a      	b.n	80075e2 <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007572:	b29b      	uxth	r3, r3
 8007574:	2b00      	cmp	r3, #0
 8007576:	d111      	bne.n	800759c <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689a      	ldr	r2, [r3, #8]
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8007586:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	681a      	ldr	r2, [r3, #0]
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007596:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8007598:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 800759a:	e025      	b.n	80075e8 <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	69db      	ldr	r3, [r3, #28]
 80075a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d018      	beq.n	80075dc <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ae:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	881a      	ldrh	r2, [r3, #0]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075bc:	b292      	uxth	r2, r2
 80075be:	851a      	strh	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075c4:	1c9a      	adds	r2, r3, #2
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	3b01      	subs	r3, #1
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80075dc:	89fb      	ldrh	r3, [r7, #14]
 80075de:	3b01      	subs	r3, #1
 80075e0:	81fb      	strh	r3, [r7, #14]
 80075e2:	89fb      	ldrh	r3, [r7, #14]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1c1      	bne.n	800756c <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 80075e8:	bf00      	nop
 80075ea:	3714      	adds	r7, #20
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b082      	sub	sp, #8
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	681a      	ldr	r2, [r3, #0]
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800760a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2220      	movs	r2, #32
 8007610:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f7ff f986 	bl	800692c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007620:	bf00      	nop
 8007622:	3708      	adds	r7, #8
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b084      	sub	sp, #16
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007636:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800763e:	2b22      	cmp	r3, #34	; 0x22
 8007640:	d13b      	bne.n	80076ba <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007648:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800764a:	89bb      	ldrh	r3, [r7, #12]
 800764c:	b2d9      	uxtb	r1, r3
 800764e:	89fb      	ldrh	r3, [r7, #14]
 8007650:	b2da      	uxtb	r2, r3
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007656:	400a      	ands	r2, r1
 8007658:	b2d2      	uxtb	r2, r2
 800765a:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800766c:	b29b      	uxth	r3, r3
 800766e:	3b01      	subs	r3, #1
 8007670:	b29a      	uxth	r2, r3
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800767e:	b29b      	uxth	r3, r3
 8007680:	2b00      	cmp	r3, #0
 8007682:	d124      	bne.n	80076ce <UART_RxISR_8BIT+0xa6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007692:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	689a      	ldr	r2, [r3, #8]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f022 0201 	bic.w	r2, r2, #1
 80076a2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2220      	movs	r2, #32
 80076a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2200      	movs	r2, #0
 80076b0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80076b2:	6878      	ldr	r0, [r7, #4]
 80076b4:	f7f9 ff88 	bl	80015c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80076b8:	e009      	b.n	80076ce <UART_RxISR_8BIT+0xa6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	8b1b      	ldrh	r3, [r3, #24]
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f042 0208 	orr.w	r2, r2, #8
 80076ca:	b292      	uxth	r2, r2
 80076cc:	831a      	strh	r2, [r3, #24]
}
 80076ce:	bf00      	nop
 80076d0:	3710      	adds	r7, #16
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}

080076d6 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80076d6:	b580      	push	{r7, lr}
 80076d8:	b084      	sub	sp, #16
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80076e4:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076ec:	2b22      	cmp	r3, #34	; 0x22
 80076ee:	d13b      	bne.n	8007768 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80076f6:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076fc:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80076fe:	89ba      	ldrh	r2, [r7, #12]
 8007700:	89fb      	ldrh	r3, [r7, #14]
 8007702:	4013      	ands	r3, r2
 8007704:	b29a      	uxth	r2, r3
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800770e:	1c9a      	adds	r2, r3, #2
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800771a:	b29b      	uxth	r3, r3
 800771c:	3b01      	subs	r3, #1
 800771e:	b29a      	uxth	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800772c:	b29b      	uxth	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	d124      	bne.n	800777c <UART_RxISR_16BIT+0xa6>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007740:	601a      	str	r2, [r3, #0]
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	689a      	ldr	r2, [r3, #8]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f022 0201 	bic.w	r2, r2, #1
 8007750:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7f9 ff31 	bl	80015c8 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007766:	e009      	b.n	800777c <UART_RxISR_16BIT+0xa6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	8b1b      	ldrh	r3, [r3, #24]
 800776e:	b29a      	uxth	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f042 0208 	orr.w	r2, r2, #8
 8007778:	b292      	uxth	r2, r2
 800777a:	831a      	strh	r2, [r3, #24]
}
 800777c:	bf00      	nop
 800777e:	3710      	adds	r7, #16
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007792:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800779a:	2b22      	cmp	r3, #34	; 0x22
 800779c:	d168      	bne.n	8007870 <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80077a4:	81fb      	strh	r3, [r7, #14]
 80077a6:	e03f      	b.n	8007828 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80077ae:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80077b0:	893b      	ldrh	r3, [r7, #8]
 80077b2:	b2d9      	uxtb	r1, r3
 80077b4:	89bb      	ldrh	r3, [r7, #12]
 80077b6:	b2da      	uxtb	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077bc:	400a      	ands	r2, r1
 80077be:	b2d2      	uxtb	r2, r2
 80077c0:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077c6:	1c5a      	adds	r2, r3, #1
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	3b01      	subs	r3, #1
 80077d6:	b29a      	uxth	r2, r3
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d11b      	bne.n	8007822 <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	681a      	ldr	r2, [r3, #0]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80077f8:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	687a      	ldr	r2, [r7, #4]
 8007802:	6812      	ldr	r2, [r2, #0]
 8007804:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2220      	movs	r2, #32
 8007812:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2200      	movs	r2, #0
 800781a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	f7f9 fed3 	bl	80015c8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8007822:	89fb      	ldrh	r3, [r7, #14]
 8007824:	3b01      	subs	r3, #1
 8007826:	81fb      	strh	r3, [r7, #14]
 8007828:	89fb      	ldrh	r3, [r7, #14]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d1bc      	bne.n	80077a8 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007834:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007836:	897b      	ldrh	r3, [r7, #10]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d023      	beq.n	8007884 <UART_RxISR_8BIT_FIFOEN+0x100>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007842:	897a      	ldrh	r2, [r7, #10]
 8007844:	429a      	cmp	r2, r3
 8007846:	d21d      	bcs.n	8007884 <UART_RxISR_8BIT_FIFOEN+0x100>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	689a      	ldr	r2, [r3, #8]
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007856:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	4a0c      	ldr	r2, [pc, #48]	; (800788c <UART_RxISR_8BIT_FIFOEN+0x108>)
 800785c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f042 0220 	orr.w	r2, r2, #32
 800786c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800786e:	e009      	b.n	8007884 <UART_RxISR_8BIT_FIFOEN+0x100>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	8b1b      	ldrh	r3, [r3, #24]
 8007876:	b29a      	uxth	r2, r3
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f042 0208 	orr.w	r2, r2, #8
 8007880:	b292      	uxth	r2, r2
 8007882:	831a      	strh	r2, [r3, #24]
}
 8007884:	bf00      	nop
 8007886:	3710      	adds	r7, #16
 8007888:	46bd      	mov	sp, r7
 800788a:	bd80      	pop	{r7, pc}
 800788c:	08007629 	.word	0x08007629

08007890 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800789e:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078a6:	2b22      	cmp	r3, #34	; 0x22
 80078a8:	d168      	bne.n	800797c <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80078b0:	82fb      	strh	r3, [r7, #22]
 80078b2:	e03f      	b.n	8007934 <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80078ba:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078c0:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 80078c2:	8a3a      	ldrh	r2, [r7, #16]
 80078c4:	8abb      	ldrh	r3, [r7, #20]
 80078c6:	4013      	ands	r3, r2
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078d2:	1c9a      	adds	r2, r3, #2
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80078de:	b29b      	uxth	r3, r3
 80078e0:	3b01      	subs	r3, #1
 80078e2:	b29a      	uxth	r2, r3
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d11b      	bne.n	800792e <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007904:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	689b      	ldr	r3, [r3, #8]
 800790c:	687a      	ldr	r2, [r7, #4]
 800790e:	6812      	ldr	r2, [r2, #0]
 8007910:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007914:	f023 0301 	bic.w	r3, r3, #1
 8007918:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2220      	movs	r2, #32
 800791e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7f9 fe4d 	bl	80015c8 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800792e:	8afb      	ldrh	r3, [r7, #22]
 8007930:	3b01      	subs	r3, #1
 8007932:	82fb      	strh	r3, [r7, #22]
 8007934:	8afb      	ldrh	r3, [r7, #22]
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1bc      	bne.n	80078b4 <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007940:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007942:	8a7b      	ldrh	r3, [r7, #18]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d023      	beq.n	8007990 <UART_RxISR_16BIT_FIFOEN+0x100>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800794e:	8a7a      	ldrh	r2, [r7, #18]
 8007950:	429a      	cmp	r2, r3
 8007952:	d21d      	bcs.n	8007990 <UART_RxISR_16BIT_FIFOEN+0x100>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	689a      	ldr	r2, [r3, #8]
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8007962:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a0c      	ldr	r2, [pc, #48]	; (8007998 <UART_RxISR_16BIT_FIFOEN+0x108>)
 8007968:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	681a      	ldr	r2, [r3, #0]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	f042 0220 	orr.w	r2, r2, #32
 8007978:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800797a:	e009      	b.n	8007990 <UART_RxISR_16BIT_FIFOEN+0x100>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	8b1b      	ldrh	r3, [r3, #24]
 8007982:	b29a      	uxth	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f042 0208 	orr.w	r2, r2, #8
 800798c:	b292      	uxth	r2, r2
 800798e:	831a      	strh	r2, [r3, #24]
}
 8007990:	bf00      	nop
 8007992:	3718      	adds	r7, #24
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}
 8007998:	080076d7 	.word	0x080076d7

0800799c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ae:	4770      	bx	lr

080079b0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80079b0:	b480      	push	{r7}
 80079b2:	b083      	sub	sp, #12
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80079b8:	bf00      	nop
 80079ba:	370c      	adds	r7, #12
 80079bc:	46bd      	mov	sp, r7
 80079be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c2:	4770      	bx	lr

080079c4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80079cc:	bf00      	nop
 80079ce:	370c      	adds	r7, #12
 80079d0:	46bd      	mov	sp, r7
 80079d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d6:	4770      	bx	lr

080079d8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80079d8:	b480      	push	{r7}
 80079da:	b085      	sub	sp, #20
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d101      	bne.n	80079ee <HAL_UARTEx_DisableFifoMode+0x16>
 80079ea:	2302      	movs	r3, #2
 80079ec:	e027      	b.n	8007a3e <HAL_UARTEx_DisableFifoMode+0x66>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	2201      	movs	r2, #1
 80079f2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2224      	movs	r2, #36	; 0x24
 80079fa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	681a      	ldr	r2, [r3, #0]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f022 0201 	bic.w	r2, r2, #1
 8007a14:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007a1c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2220      	movs	r2, #32
 8007a30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2200      	movs	r2, #0
 8007a38:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	3714      	adds	r7, #20
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr

08007a4a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007a4a:	b580      	push	{r7, lr}
 8007a4c:	b084      	sub	sp, #16
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	6078      	str	r0, [r7, #4]
 8007a52:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d101      	bne.n	8007a62 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007a5e:	2302      	movs	r3, #2
 8007a60:	e02d      	b.n	8007abe <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2201      	movs	r2, #1
 8007a66:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2224      	movs	r2, #36	; 0x24
 8007a6e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f022 0201 	bic.w	r2, r2, #1
 8007a88:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f000 f850 	bl	8007b44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2220      	movs	r2, #32
 8007ab0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007abc:	2300      	movs	r3, #0
}
 8007abe:	4618      	mov	r0, r3
 8007ac0:	3710      	adds	r7, #16
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	bd80      	pop	{r7, pc}

08007ac6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ac6:	b580      	push	{r7, lr}
 8007ac8:	b084      	sub	sp, #16
 8007aca:	af00      	add	r7, sp, #0
 8007acc:	6078      	str	r0, [r7, #4]
 8007ace:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007ad6:	2b01      	cmp	r3, #1
 8007ad8:	d101      	bne.n	8007ade <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007ada:	2302      	movs	r3, #2
 8007adc:	e02d      	b.n	8007b3a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2201      	movs	r2, #1
 8007ae2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2224      	movs	r2, #36	; 0x24
 8007aea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f022 0201 	bic.w	r2, r2, #1
 8007b04:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	430a      	orrs	r2, r1
 8007b18:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 f812 	bl	8007b44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2200      	movs	r2, #0
 8007b34:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007b38:	2300      	movs	r3, #0
}
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	3710      	adds	r7, #16
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	bd80      	pop	{r7, pc}
	...

08007b44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b089      	sub	sp, #36	; 0x24
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007b4c:	4a2f      	ldr	r2, [pc, #188]	; (8007c0c <UARTEx_SetNbDataToProcess+0xc8>)
 8007b4e:	f107 0314 	add.w	r3, r7, #20
 8007b52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b56:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8007b5a:	4a2d      	ldr	r2, [pc, #180]	; (8007c10 <UARTEx_SetNbDataToProcess+0xcc>)
 8007b5c:	f107 030c 	add.w	r3, r7, #12
 8007b60:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007b64:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d108      	bne.n	8007b82 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007b80:	e03d      	b.n	8007bfe <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007b82:	2308      	movs	r3, #8
 8007b84:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007b86:	2308      	movs	r3, #8
 8007b88:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	689b      	ldr	r3, [r3, #8]
 8007b90:	0e5b      	lsrs	r3, r3, #25
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	f003 0307 	and.w	r3, r3, #7
 8007b98:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	689b      	ldr	r3, [r3, #8]
 8007ba0:	0f5b      	lsrs	r3, r3, #29
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	f003 0307 	and.w	r3, r3, #7
 8007ba8:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007baa:	7fbb      	ldrb	r3, [r7, #30]
 8007bac:	7f3a      	ldrb	r2, [r7, #28]
 8007bae:	f107 0120 	add.w	r1, r7, #32
 8007bb2:	440a      	add	r2, r1
 8007bb4:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007bb8:	fb02 f303 	mul.w	r3, r2, r3
 8007bbc:	7f3a      	ldrb	r2, [r7, #28]
 8007bbe:	f107 0120 	add.w	r1, r7, #32
 8007bc2:	440a      	add	r2, r1
 8007bc4:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007bc8:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007bd4:	7ffb      	ldrb	r3, [r7, #31]
 8007bd6:	7f7a      	ldrb	r2, [r7, #29]
 8007bd8:	f107 0120 	add.w	r1, r7, #32
 8007bdc:	440a      	add	r2, r1
 8007bde:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007be2:	fb02 f303 	mul.w	r3, r2, r3
 8007be6:	7f7a      	ldrb	r2, [r7, #29]
 8007be8:	f107 0120 	add.w	r1, r7, #32
 8007bec:	440a      	add	r2, r1
 8007bee:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007bf2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007bf6:	b29a      	uxth	r2, r3
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007bfe:	bf00      	nop
 8007c00:	3724      	adds	r7, #36	; 0x24
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	0800cd2c 	.word	0x0800cd2c
 8007c10:	0800cd34 	.word	0x0800cd34

08007c14 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b085      	sub	sp, #20
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007c22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007c26:	2b84      	cmp	r3, #132	; 0x84
 8007c28:	d005      	beq.n	8007c36 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007c2a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	4413      	add	r3, r2
 8007c32:	3303      	adds	r3, #3
 8007c34:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007c36:	68fb      	ldr	r3, [r7, #12]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007c48:	f000 fada 	bl	8008200 <vTaskStartScheduler>
  
  return osOK;
 8007c4c:	2300      	movs	r3, #0
}
 8007c4e:	4618      	mov	r0, r3
 8007c50:	bd80      	pop	{r7, pc}

08007c52 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007c52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c54:	b089      	sub	sp, #36	; 0x24
 8007c56:	af04      	add	r7, sp, #16
 8007c58:	6078      	str	r0, [r7, #4]
 8007c5a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	695b      	ldr	r3, [r3, #20]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d020      	beq.n	8007ca6 <osThreadCreate+0x54>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	699b      	ldr	r3, [r3, #24]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d01c      	beq.n	8007ca6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	685c      	ldr	r4, [r3, #4]
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681d      	ldr	r5, [r3, #0]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	691e      	ldr	r6, [r3, #16]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f7ff ffc8 	bl	8007c14 <makeFreeRtosPriority>
 8007c84:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	687a      	ldr	r2, [r7, #4]
 8007c8c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007c8e:	9202      	str	r2, [sp, #8]
 8007c90:	9301      	str	r3, [sp, #4]
 8007c92:	9100      	str	r1, [sp, #0]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	4632      	mov	r2, r6
 8007c98:	4629      	mov	r1, r5
 8007c9a:	4620      	mov	r0, r4
 8007c9c:	f000 f8ed 	bl	8007e7a <xTaskCreateStatic>
 8007ca0:	4603      	mov	r3, r0
 8007ca2:	60fb      	str	r3, [r7, #12]
 8007ca4:	e01c      	b.n	8007ce0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	685c      	ldr	r4, [r3, #4]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007cb2:	b29e      	uxth	r6, r3
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007cba:	4618      	mov	r0, r3
 8007cbc:	f7ff ffaa 	bl	8007c14 <makeFreeRtosPriority>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	f107 030c 	add.w	r3, r7, #12
 8007cc6:	9301      	str	r3, [sp, #4]
 8007cc8:	9200      	str	r2, [sp, #0]
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	4632      	mov	r2, r6
 8007cce:	4629      	mov	r1, r5
 8007cd0:	4620      	mov	r0, r4
 8007cd2:	f000 f92c 	bl	8007f2e <xTaskCreate>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d001      	beq.n	8007ce0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	e000      	b.n	8007ce2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
}
 8007ce2:	4618      	mov	r0, r3
 8007ce4:	3714      	adds	r7, #20
 8007ce6:	46bd      	mov	sp, r7
 8007ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007cea <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007cea:	b580      	push	{r7, lr}
 8007cec:	b084      	sub	sp, #16
 8007cee:	af00      	add	r7, sp, #0
 8007cf0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d001      	beq.n	8007d00 <osDelay+0x16>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	e000      	b.n	8007d02 <osDelay+0x18>
 8007d00:	2301      	movs	r3, #1
 8007d02:	4618      	mov	r0, r3
 8007d04:	f000 fa48 	bl	8008198 <vTaskDelay>
  
  return osOK;
 8007d08:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3710      	adds	r7, #16
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}

08007d12 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d12:	b480      	push	{r7}
 8007d14:	b083      	sub	sp, #12
 8007d16:	af00      	add	r7, sp, #0
 8007d18:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f103 0208 	add.w	r2, r3, #8
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	f04f 32ff 	mov.w	r2, #4294967295
 8007d2a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f103 0208 	add.w	r2, r3, #8
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	f103 0208 	add.w	r2, r3, #8
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2200      	movs	r2, #0
 8007d44:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d46:	bf00      	nop
 8007d48:	370c      	adds	r7, #12
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr

08007d52 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d52:	b480      	push	{r7}
 8007d54:	b083      	sub	sp, #12
 8007d56:	af00      	add	r7, sp, #0
 8007d58:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d60:	bf00      	nop
 8007d62:	370c      	adds	r7, #12
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	b085      	sub	sp, #20
 8007d70:	af00      	add	r7, sp, #0
 8007d72:	6078      	str	r0, [r7, #4]
 8007d74:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	685b      	ldr	r3, [r3, #4]
 8007d7a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	68fa      	ldr	r2, [r7, #12]
 8007d80:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	689a      	ldr	r2, [r3, #8]
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	689b      	ldr	r3, [r3, #8]
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	687a      	ldr	r2, [r7, #4]
 8007d9c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	1c5a      	adds	r2, r3, #1
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	601a      	str	r2, [r3, #0]
}
 8007da8:	bf00      	nop
 8007daa:	3714      	adds	r7, #20
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007db4:	b480      	push	{r7}
 8007db6:	b085      	sub	sp, #20
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
 8007dbc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dca:	d103      	bne.n	8007dd4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	691b      	ldr	r3, [r3, #16]
 8007dd0:	60fb      	str	r3, [r7, #12]
 8007dd2:	e00c      	b.n	8007dee <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	3308      	adds	r3, #8
 8007dd8:	60fb      	str	r3, [r7, #12]
 8007dda:	e002      	b.n	8007de2 <vListInsert+0x2e>
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	60fb      	str	r3, [r7, #12]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	68ba      	ldr	r2, [r7, #8]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d2f6      	bcs.n	8007ddc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	685b      	ldr	r3, [r3, #4]
 8007dfa:	683a      	ldr	r2, [r7, #0]
 8007dfc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	683a      	ldr	r2, [r7, #0]
 8007e08:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	1c5a      	adds	r2, r3, #1
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	601a      	str	r2, [r3, #0]
}
 8007e1a:	bf00      	nop
 8007e1c:	3714      	adds	r7, #20
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr

08007e26 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e26:	b480      	push	{r7}
 8007e28:	b085      	sub	sp, #20
 8007e2a:	af00      	add	r7, sp, #0
 8007e2c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	691b      	ldr	r3, [r3, #16]
 8007e32:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	6892      	ldr	r2, [r2, #8]
 8007e3c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	6852      	ldr	r2, [r2, #4]
 8007e46:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	429a      	cmp	r2, r3
 8007e50:	d103      	bne.n	8007e5a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689a      	ldr	r2, [r3, #8]
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	1e5a      	subs	r2, r3, #1
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3714      	adds	r7, #20
 8007e72:	46bd      	mov	sp, r7
 8007e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e78:	4770      	bx	lr

08007e7a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b08e      	sub	sp, #56	; 0x38
 8007e7e:	af04      	add	r7, sp, #16
 8007e80:	60f8      	str	r0, [r7, #12]
 8007e82:	60b9      	str	r1, [r7, #8]
 8007e84:	607a      	str	r2, [r7, #4]
 8007e86:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d109      	bne.n	8007ea2 <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007e8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e92:	f383 8811 	msr	BASEPRI, r3
 8007e96:	f3bf 8f6f 	isb	sy
 8007e9a:	f3bf 8f4f 	dsb	sy
 8007e9e:	623b      	str	r3, [r7, #32]
 8007ea0:	e7fe      	b.n	8007ea0 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8007ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d109      	bne.n	8007ebc <xTaskCreateStatic+0x42>
 8007ea8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eac:	f383 8811 	msr	BASEPRI, r3
 8007eb0:	f3bf 8f6f 	isb	sy
 8007eb4:	f3bf 8f4f 	dsb	sy
 8007eb8:	61fb      	str	r3, [r7, #28]
 8007eba:	e7fe      	b.n	8007eba <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007ebc:	2354      	movs	r3, #84	; 0x54
 8007ebe:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	2b54      	cmp	r3, #84	; 0x54
 8007ec4:	d009      	beq.n	8007eda <xTaskCreateStatic+0x60>
 8007ec6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eca:	f383 8811 	msr	BASEPRI, r3
 8007ece:	f3bf 8f6f 	isb	sy
 8007ed2:	f3bf 8f4f 	dsb	sy
 8007ed6:	61bb      	str	r3, [r7, #24]
 8007ed8:	e7fe      	b.n	8007ed8 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007eda:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007edc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d01e      	beq.n	8007f20 <xTaskCreateStatic+0xa6>
 8007ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee4:	2b00      	cmp	r3, #0
 8007ee6:	d01b      	beq.n	8007f20 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007eea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007eee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007ef0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef4:	2202      	movs	r2, #2
 8007ef6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007efa:	2300      	movs	r3, #0
 8007efc:	9303      	str	r3, [sp, #12]
 8007efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f00:	9302      	str	r3, [sp, #8]
 8007f02:	f107 0314 	add.w	r3, r7, #20
 8007f06:	9301      	str	r3, [sp, #4]
 8007f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f0a:	9300      	str	r3, [sp, #0]
 8007f0c:	683b      	ldr	r3, [r7, #0]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	68b9      	ldr	r1, [r7, #8]
 8007f12:	68f8      	ldr	r0, [r7, #12]
 8007f14:	f000 f850 	bl	8007fb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f1a:	f000 f8d3 	bl	80080c4 <prvAddNewTaskToReadyList>
 8007f1e:	e001      	b.n	8007f24 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8007f20:	2300      	movs	r3, #0
 8007f22:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007f24:	697b      	ldr	r3, [r7, #20]
	}
 8007f26:	4618      	mov	r0, r3
 8007f28:	3728      	adds	r7, #40	; 0x28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	bd80      	pop	{r7, pc}

08007f2e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f2e:	b580      	push	{r7, lr}
 8007f30:	b08c      	sub	sp, #48	; 0x30
 8007f32:	af04      	add	r7, sp, #16
 8007f34:	60f8      	str	r0, [r7, #12]
 8007f36:	60b9      	str	r1, [r7, #8]
 8007f38:	603b      	str	r3, [r7, #0]
 8007f3a:	4613      	mov	r3, r2
 8007f3c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007f3e:	88fb      	ldrh	r3, [r7, #6]
 8007f40:	009b      	lsls	r3, r3, #2
 8007f42:	4618      	mov	r0, r3
 8007f44:	f000 feae 	bl	8008ca4 <pvPortMalloc>
 8007f48:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00e      	beq.n	8007f6e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007f50:	2054      	movs	r0, #84	; 0x54
 8007f52:	f000 fea7 	bl	8008ca4 <pvPortMalloc>
 8007f56:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007f58:	69fb      	ldr	r3, [r7, #28]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d003      	beq.n	8007f66 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	697a      	ldr	r2, [r7, #20]
 8007f62:	631a      	str	r2, [r3, #48]	; 0x30
 8007f64:	e005      	b.n	8007f72 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007f66:	6978      	ldr	r0, [r7, #20]
 8007f68:	f000 ff5e 	bl	8008e28 <vPortFree>
 8007f6c:	e001      	b.n	8007f72 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d017      	beq.n	8007fa8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007f78:	69fb      	ldr	r3, [r7, #28]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007f80:	88fa      	ldrh	r2, [r7, #6]
 8007f82:	2300      	movs	r3, #0
 8007f84:	9303      	str	r3, [sp, #12]
 8007f86:	69fb      	ldr	r3, [r7, #28]
 8007f88:	9302      	str	r3, [sp, #8]
 8007f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f8c:	9301      	str	r3, [sp, #4]
 8007f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007f90:	9300      	str	r3, [sp, #0]
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	68b9      	ldr	r1, [r7, #8]
 8007f96:	68f8      	ldr	r0, [r7, #12]
 8007f98:	f000 f80e 	bl	8007fb8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f9c:	69f8      	ldr	r0, [r7, #28]
 8007f9e:	f000 f891 	bl	80080c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	61bb      	str	r3, [r7, #24]
 8007fa6:	e002      	b.n	8007fae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8007fac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007fae:	69bb      	ldr	r3, [r7, #24]
	}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3720      	adds	r7, #32
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b088      	sub	sp, #32
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	607a      	str	r2, [r7, #4]
 8007fc4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007fd0:	3b01      	subs	r3, #1
 8007fd2:	009b      	lsls	r3, r3, #2
 8007fd4:	4413      	add	r3, r2
 8007fd6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007fd8:	69bb      	ldr	r3, [r7, #24]
 8007fda:	f023 0307 	bic.w	r3, r3, #7
 8007fde:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	f003 0307 	and.w	r3, r3, #7
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d009      	beq.n	8007ffe <prvInitialiseNewTask+0x46>
 8007fea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	617b      	str	r3, [r7, #20]
 8007ffc:	e7fe      	b.n	8007ffc <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d01f      	beq.n	8008044 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008004:	2300      	movs	r3, #0
 8008006:	61fb      	str	r3, [r7, #28]
 8008008:	e012      	b.n	8008030 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800800a:	68ba      	ldr	r2, [r7, #8]
 800800c:	69fb      	ldr	r3, [r7, #28]
 800800e:	4413      	add	r3, r2
 8008010:	7819      	ldrb	r1, [r3, #0]
 8008012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008014:	69fb      	ldr	r3, [r7, #28]
 8008016:	4413      	add	r3, r2
 8008018:	3334      	adds	r3, #52	; 0x34
 800801a:	460a      	mov	r2, r1
 800801c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800801e:	68ba      	ldr	r2, [r7, #8]
 8008020:	69fb      	ldr	r3, [r7, #28]
 8008022:	4413      	add	r3, r2
 8008024:	781b      	ldrb	r3, [r3, #0]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d006      	beq.n	8008038 <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	3301      	adds	r3, #1
 800802e:	61fb      	str	r3, [r7, #28]
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	2b0f      	cmp	r3, #15
 8008034:	d9e9      	bls.n	800800a <prvInitialiseNewTask+0x52>
 8008036:	e000      	b.n	800803a <prvInitialiseNewTask+0x82>
			{
				break;
 8008038:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800803a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800803c:	2200      	movs	r2, #0
 800803e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008042:	e003      	b.n	800804c <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008046:	2200      	movs	r2, #0
 8008048:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800804c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800804e:	2b06      	cmp	r3, #6
 8008050:	d901      	bls.n	8008056 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008052:	2306      	movs	r3, #6
 8008054:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008058:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800805a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800805c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800805e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008060:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008064:	2200      	movs	r2, #0
 8008066:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800806a:	3304      	adds	r3, #4
 800806c:	4618      	mov	r0, r3
 800806e:	f7ff fe70 	bl	8007d52 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008074:	3318      	adds	r3, #24
 8008076:	4618      	mov	r0, r3
 8008078:	f7ff fe6b 	bl	8007d52 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800807c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800807e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008080:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008084:	f1c3 0207 	rsb	r2, r3, #7
 8008088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800808c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800808e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008090:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008094:	2200      	movs	r2, #0
 8008096:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80080a0:	683a      	ldr	r2, [r7, #0]
 80080a2:	68f9      	ldr	r1, [r7, #12]
 80080a4:	69b8      	ldr	r0, [r7, #24]
 80080a6:	f000 fbfd 	bl	80088a4 <pxPortInitialiseStack>
 80080aa:	4602      	mov	r2, r0
 80080ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ae:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80080b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d002      	beq.n	80080bc <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80080b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080ba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080bc:	bf00      	nop
 80080be:	3720      	adds	r7, #32
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}

080080c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80080c4:	b580      	push	{r7, lr}
 80080c6:	b082      	sub	sp, #8
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80080cc:	f000 fd0e 	bl	8008aec <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80080d0:	4b2a      	ldr	r3, [pc, #168]	; (800817c <prvAddNewTaskToReadyList+0xb8>)
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	3301      	adds	r3, #1
 80080d6:	4a29      	ldr	r2, [pc, #164]	; (800817c <prvAddNewTaskToReadyList+0xb8>)
 80080d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80080da:	4b29      	ldr	r3, [pc, #164]	; (8008180 <prvAddNewTaskToReadyList+0xbc>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d109      	bne.n	80080f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80080e2:	4a27      	ldr	r2, [pc, #156]	; (8008180 <prvAddNewTaskToReadyList+0xbc>)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80080e8:	4b24      	ldr	r3, [pc, #144]	; (800817c <prvAddNewTaskToReadyList+0xb8>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2b01      	cmp	r3, #1
 80080ee:	d110      	bne.n	8008112 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80080f0:	f000 fab8 	bl	8008664 <prvInitialiseTaskLists>
 80080f4:	e00d      	b.n	8008112 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80080f6:	4b23      	ldr	r3, [pc, #140]	; (8008184 <prvAddNewTaskToReadyList+0xc0>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d109      	bne.n	8008112 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80080fe:	4b20      	ldr	r3, [pc, #128]	; (8008180 <prvAddNewTaskToReadyList+0xbc>)
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008108:	429a      	cmp	r2, r3
 800810a:	d802      	bhi.n	8008112 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800810c:	4a1c      	ldr	r2, [pc, #112]	; (8008180 <prvAddNewTaskToReadyList+0xbc>)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008112:	4b1d      	ldr	r3, [pc, #116]	; (8008188 <prvAddNewTaskToReadyList+0xc4>)
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	3301      	adds	r3, #1
 8008118:	4a1b      	ldr	r2, [pc, #108]	; (8008188 <prvAddNewTaskToReadyList+0xc4>)
 800811a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008120:	2201      	movs	r2, #1
 8008122:	409a      	lsls	r2, r3
 8008124:	4b19      	ldr	r3, [pc, #100]	; (800818c <prvAddNewTaskToReadyList+0xc8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	4313      	orrs	r3, r2
 800812a:	4a18      	ldr	r2, [pc, #96]	; (800818c <prvAddNewTaskToReadyList+0xc8>)
 800812c:	6013      	str	r3, [r2, #0]
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008132:	4613      	mov	r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	4413      	add	r3, r2
 8008138:	009b      	lsls	r3, r3, #2
 800813a:	4a15      	ldr	r2, [pc, #84]	; (8008190 <prvAddNewTaskToReadyList+0xcc>)
 800813c:	441a      	add	r2, r3
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	3304      	adds	r3, #4
 8008142:	4619      	mov	r1, r3
 8008144:	4610      	mov	r0, r2
 8008146:	f7ff fe11 	bl	8007d6c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800814a:	f000 fcfd 	bl	8008b48 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800814e:	4b0d      	ldr	r3, [pc, #52]	; (8008184 <prvAddNewTaskToReadyList+0xc0>)
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00e      	beq.n	8008174 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008156:	4b0a      	ldr	r3, [pc, #40]	; (8008180 <prvAddNewTaskToReadyList+0xbc>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008160:	429a      	cmp	r2, r3
 8008162:	d207      	bcs.n	8008174 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008164:	4b0b      	ldr	r3, [pc, #44]	; (8008194 <prvAddNewTaskToReadyList+0xd0>)
 8008166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800816a:	601a      	str	r2, [r3, #0]
 800816c:	f3bf 8f4f 	dsb	sy
 8008170:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008174:	bf00      	nop
 8008176:	3708      	adds	r7, #8
 8008178:	46bd      	mov	sp, r7
 800817a:	bd80      	pop	{r7, pc}
 800817c:	20000580 	.word	0x20000580
 8008180:	20000480 	.word	0x20000480
 8008184:	2000058c 	.word	0x2000058c
 8008188:	2000059c 	.word	0x2000059c
 800818c:	20000588 	.word	0x20000588
 8008190:	20000484 	.word	0x20000484
 8008194:	e000ed04 	.word	0xe000ed04

08008198 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80081a0:	2300      	movs	r3, #0
 80081a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d016      	beq.n	80081d8 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80081aa:	4b13      	ldr	r3, [pc, #76]	; (80081f8 <vTaskDelay+0x60>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d009      	beq.n	80081c6 <vTaskDelay+0x2e>
 80081b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081b6:	f383 8811 	msr	BASEPRI, r3
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	60bb      	str	r3, [r7, #8]
 80081c4:	e7fe      	b.n	80081c4 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80081c6:	f000 f879 	bl	80082bc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80081ca:	2100      	movs	r1, #0
 80081cc:	6878      	ldr	r0, [r7, #4]
 80081ce:	f000 fb03 	bl	80087d8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80081d2:	f000 f881 	bl	80082d8 <xTaskResumeAll>
 80081d6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d107      	bne.n	80081ee <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80081de:	4b07      	ldr	r3, [pc, #28]	; (80081fc <vTaskDelay+0x64>)
 80081e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80081e4:	601a      	str	r2, [r3, #0]
 80081e6:	f3bf 8f4f 	dsb	sy
 80081ea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80081ee:	bf00      	nop
 80081f0:	3710      	adds	r7, #16
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}
 80081f6:	bf00      	nop
 80081f8:	200005a8 	.word	0x200005a8
 80081fc:	e000ed04 	.word	0xe000ed04

08008200 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b08a      	sub	sp, #40	; 0x28
 8008204:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008206:	2300      	movs	r3, #0
 8008208:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800820a:	2300      	movs	r3, #0
 800820c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800820e:	463a      	mov	r2, r7
 8008210:	1d39      	adds	r1, r7, #4
 8008212:	f107 0308 	add.w	r3, r7, #8
 8008216:	4618      	mov	r0, r3
 8008218:	f7f8 ff56 	bl	80010c8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800821c:	6839      	ldr	r1, [r7, #0]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	68ba      	ldr	r2, [r7, #8]
 8008222:	9202      	str	r2, [sp, #8]
 8008224:	9301      	str	r3, [sp, #4]
 8008226:	2300      	movs	r3, #0
 8008228:	9300      	str	r3, [sp, #0]
 800822a:	2300      	movs	r3, #0
 800822c:	460a      	mov	r2, r1
 800822e:	491d      	ldr	r1, [pc, #116]	; (80082a4 <vTaskStartScheduler+0xa4>)
 8008230:	481d      	ldr	r0, [pc, #116]	; (80082a8 <vTaskStartScheduler+0xa8>)
 8008232:	f7ff fe22 	bl	8007e7a <xTaskCreateStatic>
 8008236:	4602      	mov	r2, r0
 8008238:	4b1c      	ldr	r3, [pc, #112]	; (80082ac <vTaskStartScheduler+0xac>)
 800823a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800823c:	4b1b      	ldr	r3, [pc, #108]	; (80082ac <vTaskStartScheduler+0xac>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d002      	beq.n	800824a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008244:	2301      	movs	r3, #1
 8008246:	617b      	str	r3, [r7, #20]
 8008248:	e001      	b.n	800824e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800824a:	2300      	movs	r3, #0
 800824c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	2b01      	cmp	r3, #1
 8008252:	d115      	bne.n	8008280 <vTaskStartScheduler+0x80>
 8008254:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008258:	f383 8811 	msr	BASEPRI, r3
 800825c:	f3bf 8f6f 	isb	sy
 8008260:	f3bf 8f4f 	dsb	sy
 8008264:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008266:	4b12      	ldr	r3, [pc, #72]	; (80082b0 <vTaskStartScheduler+0xb0>)
 8008268:	f04f 32ff 	mov.w	r2, #4294967295
 800826c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800826e:	4b11      	ldr	r3, [pc, #68]	; (80082b4 <vTaskStartScheduler+0xb4>)
 8008270:	2201      	movs	r2, #1
 8008272:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008274:	4b10      	ldr	r3, [pc, #64]	; (80082b8 <vTaskStartScheduler+0xb8>)
 8008276:	2200      	movs	r2, #0
 8008278:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800827a:	f000 fb99 	bl	80089b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800827e:	e00d      	b.n	800829c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008280:	697b      	ldr	r3, [r7, #20]
 8008282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008286:	d109      	bne.n	800829c <vTaskStartScheduler+0x9c>
 8008288:	f04f 0350 	mov.w	r3, #80	; 0x50
 800828c:	f383 8811 	msr	BASEPRI, r3
 8008290:	f3bf 8f6f 	isb	sy
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	60fb      	str	r3, [r7, #12]
 800829a:	e7fe      	b.n	800829a <vTaskStartScheduler+0x9a>
}
 800829c:	bf00      	nop
 800829e:	3718      	adds	r7, #24
 80082a0:	46bd      	mov	sp, r7
 80082a2:	bd80      	pop	{r7, pc}
 80082a4:	0800cd3c 	.word	0x0800cd3c
 80082a8:	08008635 	.word	0x08008635
 80082ac:	200005a4 	.word	0x200005a4
 80082b0:	200005a0 	.word	0x200005a0
 80082b4:	2000058c 	.word	0x2000058c
 80082b8:	20000584 	.word	0x20000584

080082bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80082bc:	b480      	push	{r7}
 80082be:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80082c0:	4b04      	ldr	r3, [pc, #16]	; (80082d4 <vTaskSuspendAll+0x18>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	3301      	adds	r3, #1
 80082c6:	4a03      	ldr	r2, [pc, #12]	; (80082d4 <vTaskSuspendAll+0x18>)
 80082c8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80082ca:	bf00      	nop
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	200005a8 	.word	0x200005a8

080082d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b084      	sub	sp, #16
 80082dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80082de:	2300      	movs	r3, #0
 80082e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80082e2:	2300      	movs	r3, #0
 80082e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80082e6:	4b41      	ldr	r3, [pc, #260]	; (80083ec <xTaskResumeAll+0x114>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d109      	bne.n	8008302 <xTaskResumeAll+0x2a>
 80082ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082f2:	f383 8811 	msr	BASEPRI, r3
 80082f6:	f3bf 8f6f 	isb	sy
 80082fa:	f3bf 8f4f 	dsb	sy
 80082fe:	603b      	str	r3, [r7, #0]
 8008300:	e7fe      	b.n	8008300 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008302:	f000 fbf3 	bl	8008aec <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008306:	4b39      	ldr	r3, [pc, #228]	; (80083ec <xTaskResumeAll+0x114>)
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	3b01      	subs	r3, #1
 800830c:	4a37      	ldr	r2, [pc, #220]	; (80083ec <xTaskResumeAll+0x114>)
 800830e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008310:	4b36      	ldr	r3, [pc, #216]	; (80083ec <xTaskResumeAll+0x114>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d161      	bne.n	80083dc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008318:	4b35      	ldr	r3, [pc, #212]	; (80083f0 <xTaskResumeAll+0x118>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d05d      	beq.n	80083dc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008320:	e02e      	b.n	8008380 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008322:	4b34      	ldr	r3, [pc, #208]	; (80083f4 <xTaskResumeAll+0x11c>)
 8008324:	68db      	ldr	r3, [r3, #12]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	3318      	adds	r3, #24
 800832e:	4618      	mov	r0, r3
 8008330:	f7ff fd79 	bl	8007e26 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	3304      	adds	r3, #4
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff fd74 	bl	8007e26 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008342:	2201      	movs	r2, #1
 8008344:	409a      	lsls	r2, r3
 8008346:	4b2c      	ldr	r3, [pc, #176]	; (80083f8 <xTaskResumeAll+0x120>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4313      	orrs	r3, r2
 800834c:	4a2a      	ldr	r2, [pc, #168]	; (80083f8 <xTaskResumeAll+0x120>)
 800834e:	6013      	str	r3, [r2, #0]
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	4a27      	ldr	r2, [pc, #156]	; (80083fc <xTaskResumeAll+0x124>)
 800835e:	441a      	add	r2, r3
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	3304      	adds	r3, #4
 8008364:	4619      	mov	r1, r3
 8008366:	4610      	mov	r0, r2
 8008368:	f7ff fd00 	bl	8007d6c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008370:	4b23      	ldr	r3, [pc, #140]	; (8008400 <xTaskResumeAll+0x128>)
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008376:	429a      	cmp	r2, r3
 8008378:	d302      	bcc.n	8008380 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800837a:	4b22      	ldr	r3, [pc, #136]	; (8008404 <xTaskResumeAll+0x12c>)
 800837c:	2201      	movs	r2, #1
 800837e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008380:	4b1c      	ldr	r3, [pc, #112]	; (80083f4 <xTaskResumeAll+0x11c>)
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d1cc      	bne.n	8008322 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d001      	beq.n	8008392 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800838e:	f000 fa03 	bl	8008798 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008392:	4b1d      	ldr	r3, [pc, #116]	; (8008408 <xTaskResumeAll+0x130>)
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d010      	beq.n	80083c0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800839e:	f000 f837 	bl	8008410 <xTaskIncrementTick>
 80083a2:	4603      	mov	r3, r0
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d002      	beq.n	80083ae <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80083a8:	4b16      	ldr	r3, [pc, #88]	; (8008404 <xTaskResumeAll+0x12c>)
 80083aa:	2201      	movs	r2, #1
 80083ac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	3b01      	subs	r3, #1
 80083b2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d1f1      	bne.n	800839e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80083ba:	4b13      	ldr	r3, [pc, #76]	; (8008408 <xTaskResumeAll+0x130>)
 80083bc:	2200      	movs	r2, #0
 80083be:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80083c0:	4b10      	ldr	r3, [pc, #64]	; (8008404 <xTaskResumeAll+0x12c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d009      	beq.n	80083dc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80083c8:	2301      	movs	r3, #1
 80083ca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80083cc:	4b0f      	ldr	r3, [pc, #60]	; (800840c <xTaskResumeAll+0x134>)
 80083ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083d2:	601a      	str	r2, [r3, #0]
 80083d4:	f3bf 8f4f 	dsb	sy
 80083d8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80083dc:	f000 fbb4 	bl	8008b48 <vPortExitCritical>

	return xAlreadyYielded;
 80083e0:	68bb      	ldr	r3, [r7, #8]
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	200005a8 	.word	0x200005a8
 80083f0:	20000580 	.word	0x20000580
 80083f4:	20000540 	.word	0x20000540
 80083f8:	20000588 	.word	0x20000588
 80083fc:	20000484 	.word	0x20000484
 8008400:	20000480 	.word	0x20000480
 8008404:	20000594 	.word	0x20000594
 8008408:	20000590 	.word	0x20000590
 800840c:	e000ed04 	.word	0xe000ed04

08008410 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008410:	b580      	push	{r7, lr}
 8008412:	b086      	sub	sp, #24
 8008414:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008416:	2300      	movs	r3, #0
 8008418:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800841a:	4b4e      	ldr	r3, [pc, #312]	; (8008554 <xTaskIncrementTick+0x144>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	f040 8087 	bne.w	8008532 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008424:	4b4c      	ldr	r3, [pc, #304]	; (8008558 <xTaskIncrementTick+0x148>)
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	3301      	adds	r3, #1
 800842a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800842c:	4a4a      	ldr	r2, [pc, #296]	; (8008558 <xTaskIncrementTick+0x148>)
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008432:	693b      	ldr	r3, [r7, #16]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d11f      	bne.n	8008478 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8008438:	4b48      	ldr	r3, [pc, #288]	; (800855c <xTaskIncrementTick+0x14c>)
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	2b00      	cmp	r3, #0
 8008440:	d009      	beq.n	8008456 <xTaskIncrementTick+0x46>
 8008442:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	603b      	str	r3, [r7, #0]
 8008454:	e7fe      	b.n	8008454 <xTaskIncrementTick+0x44>
 8008456:	4b41      	ldr	r3, [pc, #260]	; (800855c <xTaskIncrementTick+0x14c>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	60fb      	str	r3, [r7, #12]
 800845c:	4b40      	ldr	r3, [pc, #256]	; (8008560 <xTaskIncrementTick+0x150>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	4a3e      	ldr	r2, [pc, #248]	; (800855c <xTaskIncrementTick+0x14c>)
 8008462:	6013      	str	r3, [r2, #0]
 8008464:	4a3e      	ldr	r2, [pc, #248]	; (8008560 <xTaskIncrementTick+0x150>)
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6013      	str	r3, [r2, #0]
 800846a:	4b3e      	ldr	r3, [pc, #248]	; (8008564 <xTaskIncrementTick+0x154>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3301      	adds	r3, #1
 8008470:	4a3c      	ldr	r2, [pc, #240]	; (8008564 <xTaskIncrementTick+0x154>)
 8008472:	6013      	str	r3, [r2, #0]
 8008474:	f000 f990 	bl	8008798 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008478:	4b3b      	ldr	r3, [pc, #236]	; (8008568 <xTaskIncrementTick+0x158>)
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	693a      	ldr	r2, [r7, #16]
 800847e:	429a      	cmp	r2, r3
 8008480:	d348      	bcc.n	8008514 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008482:	4b36      	ldr	r3, [pc, #216]	; (800855c <xTaskIncrementTick+0x14c>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d104      	bne.n	8008496 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800848c:	4b36      	ldr	r3, [pc, #216]	; (8008568 <xTaskIncrementTick+0x158>)
 800848e:	f04f 32ff 	mov.w	r2, #4294967295
 8008492:	601a      	str	r2, [r3, #0]
					break;
 8008494:	e03e      	b.n	8008514 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008496:	4b31      	ldr	r3, [pc, #196]	; (800855c <xTaskIncrementTick+0x14c>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68db      	ldr	r3, [r3, #12]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80084a0:	68bb      	ldr	r3, [r7, #8]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	429a      	cmp	r2, r3
 80084ac:	d203      	bcs.n	80084b6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80084ae:	4a2e      	ldr	r2, [pc, #184]	; (8008568 <xTaskIncrementTick+0x158>)
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80084b4:	e02e      	b.n	8008514 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	3304      	adds	r3, #4
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7ff fcb3 	bl	8007e26 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80084c0:	68bb      	ldr	r3, [r7, #8]
 80084c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d004      	beq.n	80084d2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	3318      	adds	r3, #24
 80084cc:	4618      	mov	r0, r3
 80084ce:	f7ff fcaa 	bl	8007e26 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80084d2:	68bb      	ldr	r3, [r7, #8]
 80084d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084d6:	2201      	movs	r2, #1
 80084d8:	409a      	lsls	r2, r3
 80084da:	4b24      	ldr	r3, [pc, #144]	; (800856c <xTaskIncrementTick+0x15c>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4313      	orrs	r3, r2
 80084e0:	4a22      	ldr	r2, [pc, #136]	; (800856c <xTaskIncrementTick+0x15c>)
 80084e2:	6013      	str	r3, [r2, #0]
 80084e4:	68bb      	ldr	r3, [r7, #8]
 80084e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e8:	4613      	mov	r3, r2
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	4a1f      	ldr	r2, [pc, #124]	; (8008570 <xTaskIncrementTick+0x160>)
 80084f2:	441a      	add	r2, r3
 80084f4:	68bb      	ldr	r3, [r7, #8]
 80084f6:	3304      	adds	r3, #4
 80084f8:	4619      	mov	r1, r3
 80084fa:	4610      	mov	r0, r2
 80084fc:	f7ff fc36 	bl	8007d6c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008504:	4b1b      	ldr	r3, [pc, #108]	; (8008574 <xTaskIncrementTick+0x164>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800850a:	429a      	cmp	r2, r3
 800850c:	d3b9      	bcc.n	8008482 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800850e:	2301      	movs	r3, #1
 8008510:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008512:	e7b6      	b.n	8008482 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008514:	4b17      	ldr	r3, [pc, #92]	; (8008574 <xTaskIncrementTick+0x164>)
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800851a:	4915      	ldr	r1, [pc, #84]	; (8008570 <xTaskIncrementTick+0x160>)
 800851c:	4613      	mov	r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	4413      	add	r3, r2
 8008522:	009b      	lsls	r3, r3, #2
 8008524:	440b      	add	r3, r1
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2b01      	cmp	r3, #1
 800852a:	d907      	bls.n	800853c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800852c:	2301      	movs	r3, #1
 800852e:	617b      	str	r3, [r7, #20]
 8008530:	e004      	b.n	800853c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008532:	4b11      	ldr	r3, [pc, #68]	; (8008578 <xTaskIncrementTick+0x168>)
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	3301      	adds	r3, #1
 8008538:	4a0f      	ldr	r2, [pc, #60]	; (8008578 <xTaskIncrementTick+0x168>)
 800853a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800853c:	4b0f      	ldr	r3, [pc, #60]	; (800857c <xTaskIncrementTick+0x16c>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d001      	beq.n	8008548 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8008544:	2301      	movs	r3, #1
 8008546:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008548:	697b      	ldr	r3, [r7, #20]
}
 800854a:	4618      	mov	r0, r3
 800854c:	3718      	adds	r7, #24
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	200005a8 	.word	0x200005a8
 8008558:	20000584 	.word	0x20000584
 800855c:	20000538 	.word	0x20000538
 8008560:	2000053c 	.word	0x2000053c
 8008564:	20000598 	.word	0x20000598
 8008568:	200005a0 	.word	0x200005a0
 800856c:	20000588 	.word	0x20000588
 8008570:	20000484 	.word	0x20000484
 8008574:	20000480 	.word	0x20000480
 8008578:	20000590 	.word	0x20000590
 800857c:	20000594 	.word	0x20000594

08008580 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008580:	b480      	push	{r7}
 8008582:	b087      	sub	sp, #28
 8008584:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008586:	4b26      	ldr	r3, [pc, #152]	; (8008620 <vTaskSwitchContext+0xa0>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d003      	beq.n	8008596 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800858e:	4b25      	ldr	r3, [pc, #148]	; (8008624 <vTaskSwitchContext+0xa4>)
 8008590:	2201      	movs	r2, #1
 8008592:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008594:	e03e      	b.n	8008614 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8008596:	4b23      	ldr	r3, [pc, #140]	; (8008624 <vTaskSwitchContext+0xa4>)
 8008598:	2200      	movs	r2, #0
 800859a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800859c:	4b22      	ldr	r3, [pc, #136]	; (8008628 <vTaskSwitchContext+0xa8>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	fab3 f383 	clz	r3, r3
 80085a8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80085aa:	7afb      	ldrb	r3, [r7, #11]
 80085ac:	f1c3 031f 	rsb	r3, r3, #31
 80085b0:	617b      	str	r3, [r7, #20]
 80085b2:	491e      	ldr	r1, [pc, #120]	; (800862c <vTaskSwitchContext+0xac>)
 80085b4:	697a      	ldr	r2, [r7, #20]
 80085b6:	4613      	mov	r3, r2
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	440b      	add	r3, r1
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d109      	bne.n	80085da <vTaskSwitchContext+0x5a>
	__asm volatile
 80085c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ca:	f383 8811 	msr	BASEPRI, r3
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f3bf 8f4f 	dsb	sy
 80085d6:	607b      	str	r3, [r7, #4]
 80085d8:	e7fe      	b.n	80085d8 <vTaskSwitchContext+0x58>
 80085da:	697a      	ldr	r2, [r7, #20]
 80085dc:	4613      	mov	r3, r2
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	4413      	add	r3, r2
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	4a11      	ldr	r2, [pc, #68]	; (800862c <vTaskSwitchContext+0xac>)
 80085e6:	4413      	add	r3, r2
 80085e8:	613b      	str	r3, [r7, #16]
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	685a      	ldr	r2, [r3, #4]
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	605a      	str	r2, [r3, #4]
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	685a      	ldr	r2, [r3, #4]
 80085f8:	693b      	ldr	r3, [r7, #16]
 80085fa:	3308      	adds	r3, #8
 80085fc:	429a      	cmp	r2, r3
 80085fe:	d104      	bne.n	800860a <vTaskSwitchContext+0x8a>
 8008600:	693b      	ldr	r3, [r7, #16]
 8008602:	685b      	ldr	r3, [r3, #4]
 8008604:	685a      	ldr	r2, [r3, #4]
 8008606:	693b      	ldr	r3, [r7, #16]
 8008608:	605a      	str	r2, [r3, #4]
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	68db      	ldr	r3, [r3, #12]
 8008610:	4a07      	ldr	r2, [pc, #28]	; (8008630 <vTaskSwitchContext+0xb0>)
 8008612:	6013      	str	r3, [r2, #0]
}
 8008614:	bf00      	nop
 8008616:	371c      	adds	r7, #28
 8008618:	46bd      	mov	sp, r7
 800861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861e:	4770      	bx	lr
 8008620:	200005a8 	.word	0x200005a8
 8008624:	20000594 	.word	0x20000594
 8008628:	20000588 	.word	0x20000588
 800862c:	20000484 	.word	0x20000484
 8008630:	20000480 	.word	0x20000480

08008634 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b082      	sub	sp, #8
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800863c:	f000 f852 	bl	80086e4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008640:	4b06      	ldr	r3, [pc, #24]	; (800865c <prvIdleTask+0x28>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b01      	cmp	r3, #1
 8008646:	d9f9      	bls.n	800863c <prvIdleTask+0x8>
			{
				taskYIELD();
 8008648:	4b05      	ldr	r3, [pc, #20]	; (8008660 <prvIdleTask+0x2c>)
 800864a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800864e:	601a      	str	r2, [r3, #0]
 8008650:	f3bf 8f4f 	dsb	sy
 8008654:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008658:	e7f0      	b.n	800863c <prvIdleTask+0x8>
 800865a:	bf00      	nop
 800865c:	20000484 	.word	0x20000484
 8008660:	e000ed04 	.word	0xe000ed04

08008664 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800866a:	2300      	movs	r3, #0
 800866c:	607b      	str	r3, [r7, #4]
 800866e:	e00c      	b.n	800868a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	4613      	mov	r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	009b      	lsls	r3, r3, #2
 800867a:	4a12      	ldr	r2, [pc, #72]	; (80086c4 <prvInitialiseTaskLists+0x60>)
 800867c:	4413      	add	r3, r2
 800867e:	4618      	mov	r0, r3
 8008680:	f7ff fb47 	bl	8007d12 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	3301      	adds	r3, #1
 8008688:	607b      	str	r3, [r7, #4]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b06      	cmp	r3, #6
 800868e:	d9ef      	bls.n	8008670 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008690:	480d      	ldr	r0, [pc, #52]	; (80086c8 <prvInitialiseTaskLists+0x64>)
 8008692:	f7ff fb3e 	bl	8007d12 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008696:	480d      	ldr	r0, [pc, #52]	; (80086cc <prvInitialiseTaskLists+0x68>)
 8008698:	f7ff fb3b 	bl	8007d12 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800869c:	480c      	ldr	r0, [pc, #48]	; (80086d0 <prvInitialiseTaskLists+0x6c>)
 800869e:	f7ff fb38 	bl	8007d12 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80086a2:	480c      	ldr	r0, [pc, #48]	; (80086d4 <prvInitialiseTaskLists+0x70>)
 80086a4:	f7ff fb35 	bl	8007d12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80086a8:	480b      	ldr	r0, [pc, #44]	; (80086d8 <prvInitialiseTaskLists+0x74>)
 80086aa:	f7ff fb32 	bl	8007d12 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80086ae:	4b0b      	ldr	r3, [pc, #44]	; (80086dc <prvInitialiseTaskLists+0x78>)
 80086b0:	4a05      	ldr	r2, [pc, #20]	; (80086c8 <prvInitialiseTaskLists+0x64>)
 80086b2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80086b4:	4b0a      	ldr	r3, [pc, #40]	; (80086e0 <prvInitialiseTaskLists+0x7c>)
 80086b6:	4a05      	ldr	r2, [pc, #20]	; (80086cc <prvInitialiseTaskLists+0x68>)
 80086b8:	601a      	str	r2, [r3, #0]
}
 80086ba:	bf00      	nop
 80086bc:	3708      	adds	r7, #8
 80086be:	46bd      	mov	sp, r7
 80086c0:	bd80      	pop	{r7, pc}
 80086c2:	bf00      	nop
 80086c4:	20000484 	.word	0x20000484
 80086c8:	20000510 	.word	0x20000510
 80086cc:	20000524 	.word	0x20000524
 80086d0:	20000540 	.word	0x20000540
 80086d4:	20000554 	.word	0x20000554
 80086d8:	2000056c 	.word	0x2000056c
 80086dc:	20000538 	.word	0x20000538
 80086e0:	2000053c 	.word	0x2000053c

080086e4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80086ea:	e019      	b.n	8008720 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80086ec:	f000 f9fe 	bl	8008aec <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086f0:	4b0f      	ldr	r3, [pc, #60]	; (8008730 <prvCheckTasksWaitingTermination+0x4c>)
 80086f2:	68db      	ldr	r3, [r3, #12]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	3304      	adds	r3, #4
 80086fc:	4618      	mov	r0, r3
 80086fe:	f7ff fb92 	bl	8007e26 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008702:	4b0c      	ldr	r3, [pc, #48]	; (8008734 <prvCheckTasksWaitingTermination+0x50>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	3b01      	subs	r3, #1
 8008708:	4a0a      	ldr	r2, [pc, #40]	; (8008734 <prvCheckTasksWaitingTermination+0x50>)
 800870a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800870c:	4b0a      	ldr	r3, [pc, #40]	; (8008738 <prvCheckTasksWaitingTermination+0x54>)
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	3b01      	subs	r3, #1
 8008712:	4a09      	ldr	r2, [pc, #36]	; (8008738 <prvCheckTasksWaitingTermination+0x54>)
 8008714:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008716:	f000 fa17 	bl	8008b48 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f80e 	bl	800873c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008720:	4b05      	ldr	r3, [pc, #20]	; (8008738 <prvCheckTasksWaitingTermination+0x54>)
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1e1      	bne.n	80086ec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008728:	bf00      	nop
 800872a:	3708      	adds	r7, #8
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	20000554 	.word	0x20000554
 8008734:	20000580 	.word	0x20000580
 8008738:	20000568 	.word	0x20000568

0800873c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800873c:	b580      	push	{r7, lr}
 800873e:	b084      	sub	sp, #16
 8008740:	af00      	add	r7, sp, #0
 8008742:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800874a:	2b00      	cmp	r3, #0
 800874c:	d108      	bne.n	8008760 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008752:	4618      	mov	r0, r3
 8008754:	f000 fb68 	bl	8008e28 <vPortFree>
				vPortFree( pxTCB );
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fb65 	bl	8008e28 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800875e:	e017      	b.n	8008790 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008766:	2b01      	cmp	r3, #1
 8008768:	d103      	bne.n	8008772 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800876a:	6878      	ldr	r0, [r7, #4]
 800876c:	f000 fb5c 	bl	8008e28 <vPortFree>
	}
 8008770:	e00e      	b.n	8008790 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008778:	2b02      	cmp	r3, #2
 800877a:	d009      	beq.n	8008790 <prvDeleteTCB+0x54>
 800877c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008780:	f383 8811 	msr	BASEPRI, r3
 8008784:	f3bf 8f6f 	isb	sy
 8008788:	f3bf 8f4f 	dsb	sy
 800878c:	60fb      	str	r3, [r7, #12]
 800878e:	e7fe      	b.n	800878e <prvDeleteTCB+0x52>
	}
 8008790:	bf00      	nop
 8008792:	3710      	adds	r7, #16
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800879e:	4b0c      	ldr	r3, [pc, #48]	; (80087d0 <prvResetNextTaskUnblockTime+0x38>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d104      	bne.n	80087b2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80087a8:	4b0a      	ldr	r3, [pc, #40]	; (80087d4 <prvResetNextTaskUnblockTime+0x3c>)
 80087aa:	f04f 32ff 	mov.w	r2, #4294967295
 80087ae:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80087b0:	e008      	b.n	80087c4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087b2:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <prvResetNextTaskUnblockTime+0x38>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	68db      	ldr	r3, [r3, #12]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	685b      	ldr	r3, [r3, #4]
 80087c0:	4a04      	ldr	r2, [pc, #16]	; (80087d4 <prvResetNextTaskUnblockTime+0x3c>)
 80087c2:	6013      	str	r3, [r2, #0]
}
 80087c4:	bf00      	nop
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr
 80087d0:	20000538 	.word	0x20000538
 80087d4:	200005a0 	.word	0x200005a0

080087d8 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
 80087e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80087e2:	4b29      	ldr	r3, [pc, #164]	; (8008888 <prvAddCurrentTaskToDelayedList+0xb0>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087e8:	4b28      	ldr	r3, [pc, #160]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	3304      	adds	r3, #4
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7ff fb19 	bl	8007e26 <uxListRemove>
 80087f4:	4603      	mov	r3, r0
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d10b      	bne.n	8008812 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80087fa:	4b24      	ldr	r3, [pc, #144]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008800:	2201      	movs	r2, #1
 8008802:	fa02 f303 	lsl.w	r3, r2, r3
 8008806:	43da      	mvns	r2, r3
 8008808:	4b21      	ldr	r3, [pc, #132]	; (8008890 <prvAddCurrentTaskToDelayedList+0xb8>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	4013      	ands	r3, r2
 800880e:	4a20      	ldr	r2, [pc, #128]	; (8008890 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008810:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008818:	d10a      	bne.n	8008830 <prvAddCurrentTaskToDelayedList+0x58>
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d007      	beq.n	8008830 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008820:	4b1a      	ldr	r3, [pc, #104]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	3304      	adds	r3, #4
 8008826:	4619      	mov	r1, r3
 8008828:	481a      	ldr	r0, [pc, #104]	; (8008894 <prvAddCurrentTaskToDelayedList+0xbc>)
 800882a:	f7ff fa9f 	bl	8007d6c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800882e:	e026      	b.n	800887e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008830:	68fa      	ldr	r2, [r7, #12]
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	4413      	add	r3, r2
 8008836:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008838:	4b14      	ldr	r3, [pc, #80]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68ba      	ldr	r2, [r7, #8]
 800883e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008840:	68ba      	ldr	r2, [r7, #8]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	429a      	cmp	r2, r3
 8008846:	d209      	bcs.n	800885c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008848:	4b13      	ldr	r3, [pc, #76]	; (8008898 <prvAddCurrentTaskToDelayedList+0xc0>)
 800884a:	681a      	ldr	r2, [r3, #0]
 800884c:	4b0f      	ldr	r3, [pc, #60]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	3304      	adds	r3, #4
 8008852:	4619      	mov	r1, r3
 8008854:	4610      	mov	r0, r2
 8008856:	f7ff faad 	bl	8007db4 <vListInsert>
}
 800885a:	e010      	b.n	800887e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800885c:	4b0f      	ldr	r3, [pc, #60]	; (800889c <prvAddCurrentTaskToDelayedList+0xc4>)
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	4b0a      	ldr	r3, [pc, #40]	; (800888c <prvAddCurrentTaskToDelayedList+0xb4>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	3304      	adds	r3, #4
 8008866:	4619      	mov	r1, r3
 8008868:	4610      	mov	r0, r2
 800886a:	f7ff faa3 	bl	8007db4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800886e:	4b0c      	ldr	r3, [pc, #48]	; (80088a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	429a      	cmp	r2, r3
 8008876:	d202      	bcs.n	800887e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008878:	4a09      	ldr	r2, [pc, #36]	; (80088a0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	6013      	str	r3, [r2, #0]
}
 800887e:	bf00      	nop
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	20000584 	.word	0x20000584
 800888c:	20000480 	.word	0x20000480
 8008890:	20000588 	.word	0x20000588
 8008894:	2000056c 	.word	0x2000056c
 8008898:	2000053c 	.word	0x2000053c
 800889c:	20000538 	.word	0x20000538
 80088a0:	200005a0 	.word	0x200005a0

080088a4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80088a4:	b480      	push	{r7}
 80088a6:	b085      	sub	sp, #20
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	60f8      	str	r0, [r7, #12]
 80088ac:	60b9      	str	r1, [r7, #8]
 80088ae:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	3b04      	subs	r3, #4
 80088b4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80088bc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	3b04      	subs	r3, #4
 80088c2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80088c4:	68bb      	ldr	r3, [r7, #8]
 80088c6:	f023 0201 	bic.w	r2, r3, #1
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	3b04      	subs	r3, #4
 80088d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80088d4:	4a0c      	ldr	r2, [pc, #48]	; (8008908 <pxPortInitialiseStack+0x64>)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	3b14      	subs	r3, #20
 80088de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	3b04      	subs	r3, #4
 80088ea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f06f 0202 	mvn.w	r2, #2
 80088f2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	3b20      	subs	r3, #32
 80088f8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80088fa:	68fb      	ldr	r3, [r7, #12]
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr
 8008908:	0800890d 	.word	0x0800890d

0800890c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800890c:	b480      	push	{r7}
 800890e:	b085      	sub	sp, #20
 8008910:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008912:	2300      	movs	r3, #0
 8008914:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008916:	4b11      	ldr	r3, [pc, #68]	; (800895c <prvTaskExitError+0x50>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891e:	d009      	beq.n	8008934 <prvTaskExitError+0x28>
 8008920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008924:	f383 8811 	msr	BASEPRI, r3
 8008928:	f3bf 8f6f 	isb	sy
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	60fb      	str	r3, [r7, #12]
 8008932:	e7fe      	b.n	8008932 <prvTaskExitError+0x26>
 8008934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008938:	f383 8811 	msr	BASEPRI, r3
 800893c:	f3bf 8f6f 	isb	sy
 8008940:	f3bf 8f4f 	dsb	sy
 8008944:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008946:	bf00      	nop
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d0fc      	beq.n	8008948 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800894e:	bf00      	nop
 8008950:	3714      	adds	r7, #20
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr
 800895a:	bf00      	nop
 800895c:	20000020 	.word	0x20000020

08008960 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008960:	4b07      	ldr	r3, [pc, #28]	; (8008980 <pxCurrentTCBConst2>)
 8008962:	6819      	ldr	r1, [r3, #0]
 8008964:	6808      	ldr	r0, [r1, #0]
 8008966:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800896a:	f380 8809 	msr	PSP, r0
 800896e:	f3bf 8f6f 	isb	sy
 8008972:	f04f 0000 	mov.w	r0, #0
 8008976:	f380 8811 	msr	BASEPRI, r0
 800897a:	4770      	bx	lr
 800897c:	f3af 8000 	nop.w

08008980 <pxCurrentTCBConst2>:
 8008980:	20000480 	.word	0x20000480
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008984:	bf00      	nop
 8008986:	bf00      	nop

08008988 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008988:	4808      	ldr	r0, [pc, #32]	; (80089ac <prvPortStartFirstTask+0x24>)
 800898a:	6800      	ldr	r0, [r0, #0]
 800898c:	6800      	ldr	r0, [r0, #0]
 800898e:	f380 8808 	msr	MSP, r0
 8008992:	f04f 0000 	mov.w	r0, #0
 8008996:	f380 8814 	msr	CONTROL, r0
 800899a:	b662      	cpsie	i
 800899c:	b661      	cpsie	f
 800899e:	f3bf 8f4f 	dsb	sy
 80089a2:	f3bf 8f6f 	isb	sy
 80089a6:	df00      	svc	0
 80089a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80089aa:	bf00      	nop
 80089ac:	e000ed08 	.word	0xe000ed08

080089b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b086      	sub	sp, #24
 80089b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80089b6:	4b44      	ldr	r3, [pc, #272]	; (8008ac8 <xPortStartScheduler+0x118>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a44      	ldr	r2, [pc, #272]	; (8008acc <xPortStartScheduler+0x11c>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d109      	bne.n	80089d4 <xPortStartScheduler+0x24>
 80089c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	613b      	str	r3, [r7, #16]
 80089d2:	e7fe      	b.n	80089d2 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80089d4:	4b3c      	ldr	r3, [pc, #240]	; (8008ac8 <xPortStartScheduler+0x118>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	4a3d      	ldr	r2, [pc, #244]	; (8008ad0 <xPortStartScheduler+0x120>)
 80089da:	4293      	cmp	r3, r2
 80089dc:	d109      	bne.n	80089f2 <xPortStartScheduler+0x42>
 80089de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e2:	f383 8811 	msr	BASEPRI, r3
 80089e6:	f3bf 8f6f 	isb	sy
 80089ea:	f3bf 8f4f 	dsb	sy
 80089ee:	60fb      	str	r3, [r7, #12]
 80089f0:	e7fe      	b.n	80089f0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80089f2:	4b38      	ldr	r3, [pc, #224]	; (8008ad4 <xPortStartScheduler+0x124>)
 80089f4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80089f6:	697b      	ldr	r3, [r7, #20]
 80089f8:	781b      	ldrb	r3, [r3, #0]
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	22ff      	movs	r2, #255	; 0xff
 8008a02:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	b2db      	uxtb	r3, r3
 8008a0a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a0c:	78fb      	ldrb	r3, [r7, #3]
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008a14:	b2da      	uxtb	r2, r3
 8008a16:	4b30      	ldr	r3, [pc, #192]	; (8008ad8 <xPortStartScheduler+0x128>)
 8008a18:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008a1a:	4b30      	ldr	r3, [pc, #192]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a1c:	2207      	movs	r2, #7
 8008a1e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a20:	e009      	b.n	8008a36 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8008a22:	4b2e      	ldr	r3, [pc, #184]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	3b01      	subs	r3, #1
 8008a28:	4a2c      	ldr	r2, [pc, #176]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a2a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008a2c:	78fb      	ldrb	r3, [r7, #3]
 8008a2e:	b2db      	uxtb	r3, r3
 8008a30:	005b      	lsls	r3, r3, #1
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008a36:	78fb      	ldrb	r3, [r7, #3]
 8008a38:	b2db      	uxtb	r3, r3
 8008a3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008a3e:	2b80      	cmp	r3, #128	; 0x80
 8008a40:	d0ef      	beq.n	8008a22 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008a42:	4b26      	ldr	r3, [pc, #152]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f1c3 0307 	rsb	r3, r3, #7
 8008a4a:	2b04      	cmp	r3, #4
 8008a4c:	d009      	beq.n	8008a62 <xPortStartScheduler+0xb2>
 8008a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a52:	f383 8811 	msr	BASEPRI, r3
 8008a56:	f3bf 8f6f 	isb	sy
 8008a5a:	f3bf 8f4f 	dsb	sy
 8008a5e:	60bb      	str	r3, [r7, #8]
 8008a60:	e7fe      	b.n	8008a60 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008a62:	4b1e      	ldr	r3, [pc, #120]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	021b      	lsls	r3, r3, #8
 8008a68:	4a1c      	ldr	r2, [pc, #112]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008a6c:	4b1b      	ldr	r3, [pc, #108]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a74:	4a19      	ldr	r2, [pc, #100]	; (8008adc <xPortStartScheduler+0x12c>)
 8008a76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	b2da      	uxtb	r2, r3
 8008a7c:	697b      	ldr	r3, [r7, #20]
 8008a7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008a80:	4b17      	ldr	r3, [pc, #92]	; (8008ae0 <xPortStartScheduler+0x130>)
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a16      	ldr	r2, [pc, #88]	; (8008ae0 <xPortStartScheduler+0x130>)
 8008a86:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008a8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008a8c:	4b14      	ldr	r3, [pc, #80]	; (8008ae0 <xPortStartScheduler+0x130>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	4a13      	ldr	r2, [pc, #76]	; (8008ae0 <xPortStartScheduler+0x130>)
 8008a92:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008a96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008a98:	f000 f8d6 	bl	8008c48 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008a9c:	4b11      	ldr	r3, [pc, #68]	; (8008ae4 <xPortStartScheduler+0x134>)
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008aa2:	f000 f8f5 	bl	8008c90 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008aa6:	4b10      	ldr	r3, [pc, #64]	; (8008ae8 <xPortStartScheduler+0x138>)
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a0f      	ldr	r2, [pc, #60]	; (8008ae8 <xPortStartScheduler+0x138>)
 8008aac:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008ab0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ab2:	f7ff ff69 	bl	8008988 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008ab6:	f7ff fd63 	bl	8008580 <vTaskSwitchContext>
	prvTaskExitError();
 8008aba:	f7ff ff27 	bl	800890c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	3718      	adds	r7, #24
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	e000ed00 	.word	0xe000ed00
 8008acc:	410fc271 	.word	0x410fc271
 8008ad0:	410fc270 	.word	0x410fc270
 8008ad4:	e000e400 	.word	0xe000e400
 8008ad8:	200005ac 	.word	0x200005ac
 8008adc:	200005b0 	.word	0x200005b0
 8008ae0:	e000ed20 	.word	0xe000ed20
 8008ae4:	20000020 	.word	0x20000020
 8008ae8:	e000ef34 	.word	0xe000ef34

08008aec <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008af6:	f383 8811 	msr	BASEPRI, r3
 8008afa:	f3bf 8f6f 	isb	sy
 8008afe:	f3bf 8f4f 	dsb	sy
 8008b02:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b04:	4b0e      	ldr	r3, [pc, #56]	; (8008b40 <vPortEnterCritical+0x54>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	4a0d      	ldr	r2, [pc, #52]	; (8008b40 <vPortEnterCritical+0x54>)
 8008b0c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b0e:	4b0c      	ldr	r3, [pc, #48]	; (8008b40 <vPortEnterCritical+0x54>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b01      	cmp	r3, #1
 8008b14:	d10e      	bne.n	8008b34 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008b16:	4b0b      	ldr	r3, [pc, #44]	; (8008b44 <vPortEnterCritical+0x58>)
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	b2db      	uxtb	r3, r3
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d009      	beq.n	8008b34 <vPortEnterCritical+0x48>
 8008b20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	603b      	str	r3, [r7, #0]
 8008b32:	e7fe      	b.n	8008b32 <vPortEnterCritical+0x46>
	}
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr
 8008b40:	20000020 	.word	0x20000020
 8008b44:	e000ed04 	.word	0xe000ed04

08008b48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008b48:	b480      	push	{r7}
 8008b4a:	b083      	sub	sp, #12
 8008b4c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008b4e:	4b11      	ldr	r3, [pc, #68]	; (8008b94 <vPortExitCritical+0x4c>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d109      	bne.n	8008b6a <vPortExitCritical+0x22>
 8008b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b5a:	f383 8811 	msr	BASEPRI, r3
 8008b5e:	f3bf 8f6f 	isb	sy
 8008b62:	f3bf 8f4f 	dsb	sy
 8008b66:	607b      	str	r3, [r7, #4]
 8008b68:	e7fe      	b.n	8008b68 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8008b6a:	4b0a      	ldr	r3, [pc, #40]	; (8008b94 <vPortExitCritical+0x4c>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	3b01      	subs	r3, #1
 8008b70:	4a08      	ldr	r2, [pc, #32]	; (8008b94 <vPortExitCritical+0x4c>)
 8008b72:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008b74:	4b07      	ldr	r3, [pc, #28]	; (8008b94 <vPortExitCritical+0x4c>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d104      	bne.n	8008b86 <vPortExitCritical+0x3e>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8008b86:	bf00      	nop
 8008b88:	370c      	adds	r7, #12
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b90:	4770      	bx	lr
 8008b92:	bf00      	nop
 8008b94:	20000020 	.word	0x20000020
	...

08008ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008ba0:	f3ef 8009 	mrs	r0, PSP
 8008ba4:	f3bf 8f6f 	isb	sy
 8008ba8:	4b15      	ldr	r3, [pc, #84]	; (8008c00 <pxCurrentTCBConst>)
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	f01e 0f10 	tst.w	lr, #16
 8008bb0:	bf08      	it	eq
 8008bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bba:	6010      	str	r0, [r2, #0]
 8008bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008bc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008bc4:	f380 8811 	msr	BASEPRI, r0
 8008bc8:	f3bf 8f4f 	dsb	sy
 8008bcc:	f3bf 8f6f 	isb	sy
 8008bd0:	f7ff fcd6 	bl	8008580 <vTaskSwitchContext>
 8008bd4:	f04f 0000 	mov.w	r0, #0
 8008bd8:	f380 8811 	msr	BASEPRI, r0
 8008bdc:	bc09      	pop	{r0, r3}
 8008bde:	6819      	ldr	r1, [r3, #0]
 8008be0:	6808      	ldr	r0, [r1, #0]
 8008be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be6:	f01e 0f10 	tst.w	lr, #16
 8008bea:	bf08      	it	eq
 8008bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008bf0:	f380 8809 	msr	PSP, r0
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	f3af 8000 	nop.w

08008c00 <pxCurrentTCBConst>:
 8008c00:	20000480 	.word	0x20000480
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop

08008c08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b082      	sub	sp, #8
 8008c0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c12:	f383 8811 	msr	BASEPRI, r3
 8008c16:	f3bf 8f6f 	isb	sy
 8008c1a:	f3bf 8f4f 	dsb	sy
 8008c1e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008c20:	f7ff fbf6 	bl	8008410 <xTaskIncrementTick>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d003      	beq.n	8008c32 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008c2a:	4b06      	ldr	r3, [pc, #24]	; (8008c44 <SysTick_Handler+0x3c>)
 8008c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008c30:	601a      	str	r2, [r3, #0]
 8008c32:	2300      	movs	r3, #0
 8008c34:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8008c3c:	bf00      	nop
 8008c3e:	3708      	adds	r7, #8
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}
 8008c44:	e000ed04 	.word	0xe000ed04

08008c48 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008c48:	b480      	push	{r7}
 8008c4a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008c4c:	4b0b      	ldr	r3, [pc, #44]	; (8008c7c <vPortSetupTimerInterrupt+0x34>)
 8008c4e:	2200      	movs	r2, #0
 8008c50:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008c52:	4b0b      	ldr	r3, [pc, #44]	; (8008c80 <vPortSetupTimerInterrupt+0x38>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008c58:	4b0a      	ldr	r3, [pc, #40]	; (8008c84 <vPortSetupTimerInterrupt+0x3c>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4a0a      	ldr	r2, [pc, #40]	; (8008c88 <vPortSetupTimerInterrupt+0x40>)
 8008c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8008c62:	099b      	lsrs	r3, r3, #6
 8008c64:	4a09      	ldr	r2, [pc, #36]	; (8008c8c <vPortSetupTimerInterrupt+0x44>)
 8008c66:	3b01      	subs	r3, #1
 8008c68:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008c6a:	4b04      	ldr	r3, [pc, #16]	; (8008c7c <vPortSetupTimerInterrupt+0x34>)
 8008c6c:	2207      	movs	r2, #7
 8008c6e:	601a      	str	r2, [r3, #0]
}
 8008c70:	bf00      	nop
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	e000e010 	.word	0xe000e010
 8008c80:	e000e018 	.word	0xe000e018
 8008c84:	20000014 	.word	0x20000014
 8008c88:	10624dd3 	.word	0x10624dd3
 8008c8c:	e000e014 	.word	0xe000e014

08008c90 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008c90:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008ca0 <vPortEnableVFP+0x10>
 8008c94:	6801      	ldr	r1, [r0, #0]
 8008c96:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008c9a:	6001      	str	r1, [r0, #0]
 8008c9c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008c9e:	bf00      	nop
 8008ca0:	e000ed88 	.word	0xe000ed88

08008ca4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b08a      	sub	sp, #40	; 0x28
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008cac:	2300      	movs	r3, #0
 8008cae:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008cb0:	f7ff fb04 	bl	80082bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008cb4:	4b57      	ldr	r3, [pc, #348]	; (8008e14 <pvPortMalloc+0x170>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d101      	bne.n	8008cc0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008cbc:	f000 f90c 	bl	8008ed8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008cc0:	4b55      	ldr	r3, [pc, #340]	; (8008e18 <pvPortMalloc+0x174>)
 8008cc2:	681a      	ldr	r2, [r3, #0]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4013      	ands	r3, r2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	f040 808c 	bne.w	8008de6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d01c      	beq.n	8008d0e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8008cd4:	2208      	movs	r2, #8
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4413      	add	r3, r2
 8008cda:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f003 0307 	and.w	r3, r3, #7
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d013      	beq.n	8008d0e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f023 0307 	bic.w	r3, r3, #7
 8008cec:	3308      	adds	r3, #8
 8008cee:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	f003 0307 	and.w	r3, r3, #7
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d009      	beq.n	8008d0e <pvPortMalloc+0x6a>
	__asm volatile
 8008cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cfe:	f383 8811 	msr	BASEPRI, r3
 8008d02:	f3bf 8f6f 	isb	sy
 8008d06:	f3bf 8f4f 	dsb	sy
 8008d0a:	617b      	str	r3, [r7, #20]
 8008d0c:	e7fe      	b.n	8008d0c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d068      	beq.n	8008de6 <pvPortMalloc+0x142>
 8008d14:	4b41      	ldr	r3, [pc, #260]	; (8008e1c <pvPortMalloc+0x178>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d863      	bhi.n	8008de6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008d1e:	4b40      	ldr	r3, [pc, #256]	; (8008e20 <pvPortMalloc+0x17c>)
 8008d20:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008d22:	4b3f      	ldr	r3, [pc, #252]	; (8008e20 <pvPortMalloc+0x17c>)
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d28:	e004      	b.n	8008d34 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	687a      	ldr	r2, [r7, #4]
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	d903      	bls.n	8008d46 <pvPortMalloc+0xa2>
 8008d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d1f1      	bne.n	8008d2a <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008d46:	4b33      	ldr	r3, [pc, #204]	; (8008e14 <pvPortMalloc+0x170>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d4c:	429a      	cmp	r2, r3
 8008d4e:	d04a      	beq.n	8008de6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2208      	movs	r2, #8
 8008d56:	4413      	add	r3, r2
 8008d58:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d5c:	681a      	ldr	r2, [r3, #0]
 8008d5e:	6a3b      	ldr	r3, [r7, #32]
 8008d60:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	1ad2      	subs	r2, r2, r3
 8008d6a:	2308      	movs	r3, #8
 8008d6c:	005b      	lsls	r3, r3, #1
 8008d6e:	429a      	cmp	r2, r3
 8008d70:	d91e      	bls.n	8008db0 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008d72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4413      	add	r3, r2
 8008d78:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008d7a:	69bb      	ldr	r3, [r7, #24]
 8008d7c:	f003 0307 	and.w	r3, r3, #7
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d009      	beq.n	8008d98 <pvPortMalloc+0xf4>
 8008d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d88:	f383 8811 	msr	BASEPRI, r3
 8008d8c:	f3bf 8f6f 	isb	sy
 8008d90:	f3bf 8f4f 	dsb	sy
 8008d94:	613b      	str	r3, [r7, #16]
 8008d96:	e7fe      	b.n	8008d96 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d9a:	685a      	ldr	r2, [r3, #4]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	1ad2      	subs	r2, r2, r3
 8008da0:	69bb      	ldr	r3, [r7, #24]
 8008da2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	687a      	ldr	r2, [r7, #4]
 8008da8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008daa:	69b8      	ldr	r0, [r7, #24]
 8008dac:	f000 f8f6 	bl	8008f9c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008db0:	4b1a      	ldr	r3, [pc, #104]	; (8008e1c <pvPortMalloc+0x178>)
 8008db2:	681a      	ldr	r2, [r3, #0]
 8008db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db6:	685b      	ldr	r3, [r3, #4]
 8008db8:	1ad3      	subs	r3, r2, r3
 8008dba:	4a18      	ldr	r2, [pc, #96]	; (8008e1c <pvPortMalloc+0x178>)
 8008dbc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008dbe:	4b17      	ldr	r3, [pc, #92]	; (8008e1c <pvPortMalloc+0x178>)
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	4b18      	ldr	r3, [pc, #96]	; (8008e24 <pvPortMalloc+0x180>)
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d203      	bcs.n	8008dd2 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008dca:	4b14      	ldr	r3, [pc, #80]	; (8008e1c <pvPortMalloc+0x178>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a15      	ldr	r2, [pc, #84]	; (8008e24 <pvPortMalloc+0x180>)
 8008dd0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd4:	685a      	ldr	r2, [r3, #4]
 8008dd6:	4b10      	ldr	r3, [pc, #64]	; (8008e18 <pvPortMalloc+0x174>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	431a      	orrs	r2, r3
 8008ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dde:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de2:	2200      	movs	r2, #0
 8008de4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008de6:	f7ff fa77 	bl	80082d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008dea:	69fb      	ldr	r3, [r7, #28]
 8008dec:	f003 0307 	and.w	r3, r3, #7
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d009      	beq.n	8008e08 <pvPortMalloc+0x164>
 8008df4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008df8:	f383 8811 	msr	BASEPRI, r3
 8008dfc:	f3bf 8f6f 	isb	sy
 8008e00:	f3bf 8f4f 	dsb	sy
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	e7fe      	b.n	8008e06 <pvPortMalloc+0x162>
	return pvReturn;
 8008e08:	69fb      	ldr	r3, [r7, #28]
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3728      	adds	r7, #40	; 0x28
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
 8008e12:	bf00      	nop
 8008e14:	20001174 	.word	0x20001174
 8008e18:	20001180 	.word	0x20001180
 8008e1c:	20001178 	.word	0x20001178
 8008e20:	2000116c 	.word	0x2000116c
 8008e24:	2000117c 	.word	0x2000117c

08008e28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b086      	sub	sp, #24
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d046      	beq.n	8008ec8 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008e3a:	2308      	movs	r3, #8
 8008e3c:	425b      	negs	r3, r3
 8008e3e:	697a      	ldr	r2, [r7, #20]
 8008e40:	4413      	add	r3, r2
 8008e42:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008e48:	693b      	ldr	r3, [r7, #16]
 8008e4a:	685a      	ldr	r2, [r3, #4]
 8008e4c:	4b20      	ldr	r3, [pc, #128]	; (8008ed0 <vPortFree+0xa8>)
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	4013      	ands	r3, r2
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d109      	bne.n	8008e6a <vPortFree+0x42>
 8008e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e5a:	f383 8811 	msr	BASEPRI, r3
 8008e5e:	f3bf 8f6f 	isb	sy
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	60fb      	str	r3, [r7, #12]
 8008e68:	e7fe      	b.n	8008e68 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d009      	beq.n	8008e86 <vPortFree+0x5e>
 8008e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e76:	f383 8811 	msr	BASEPRI, r3
 8008e7a:	f3bf 8f6f 	isb	sy
 8008e7e:	f3bf 8f4f 	dsb	sy
 8008e82:	60bb      	str	r3, [r7, #8]
 8008e84:	e7fe      	b.n	8008e84 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008e86:	693b      	ldr	r3, [r7, #16]
 8008e88:	685a      	ldr	r2, [r3, #4]
 8008e8a:	4b11      	ldr	r3, [pc, #68]	; (8008ed0 <vPortFree+0xa8>)
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4013      	ands	r3, r2
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d019      	beq.n	8008ec8 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d115      	bne.n	8008ec8 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	685a      	ldr	r2, [r3, #4]
 8008ea0:	4b0b      	ldr	r3, [pc, #44]	; (8008ed0 <vPortFree+0xa8>)
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	43db      	mvns	r3, r3
 8008ea6:	401a      	ands	r2, r3
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008eac:	f7ff fa06 	bl	80082bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008eb0:	693b      	ldr	r3, [r7, #16]
 8008eb2:	685a      	ldr	r2, [r3, #4]
 8008eb4:	4b07      	ldr	r3, [pc, #28]	; (8008ed4 <vPortFree+0xac>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4413      	add	r3, r2
 8008eba:	4a06      	ldr	r2, [pc, #24]	; (8008ed4 <vPortFree+0xac>)
 8008ebc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ebe:	6938      	ldr	r0, [r7, #16]
 8008ec0:	f000 f86c 	bl	8008f9c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8008ec4:	f7ff fa08 	bl	80082d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008ec8:	bf00      	nop
 8008eca:	3718      	adds	r7, #24
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	20001180 	.word	0x20001180
 8008ed4:	20001178 	.word	0x20001178

08008ed8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008ed8:	b480      	push	{r7}
 8008eda:	b085      	sub	sp, #20
 8008edc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008ede:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8008ee2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008ee4:	4b27      	ldr	r3, [pc, #156]	; (8008f84 <prvHeapInit+0xac>)
 8008ee6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	f003 0307 	and.w	r3, r3, #7
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d00c      	beq.n	8008f0c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	3307      	adds	r3, #7
 8008ef6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f023 0307 	bic.w	r3, r3, #7
 8008efe:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008f00:	68ba      	ldr	r2, [r7, #8]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	1ad3      	subs	r3, r2, r3
 8008f06:	4a1f      	ldr	r2, [pc, #124]	; (8008f84 <prvHeapInit+0xac>)
 8008f08:	4413      	add	r3, r2
 8008f0a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008f10:	4a1d      	ldr	r2, [pc, #116]	; (8008f88 <prvHeapInit+0xb0>)
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008f16:	4b1c      	ldr	r3, [pc, #112]	; (8008f88 <prvHeapInit+0xb0>)
 8008f18:	2200      	movs	r2, #0
 8008f1a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	4413      	add	r3, r2
 8008f22:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008f24:	2208      	movs	r2, #8
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	1a9b      	subs	r3, r3, r2
 8008f2a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f023 0307 	bic.w	r3, r3, #7
 8008f32:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	4a15      	ldr	r2, [pc, #84]	; (8008f8c <prvHeapInit+0xb4>)
 8008f38:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008f3a:	4b14      	ldr	r3, [pc, #80]	; (8008f8c <prvHeapInit+0xb4>)
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008f42:	4b12      	ldr	r3, [pc, #72]	; (8008f8c <prvHeapInit+0xb4>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2200      	movs	r2, #0
 8008f48:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	68fa      	ldr	r2, [r7, #12]
 8008f52:	1ad2      	subs	r2, r2, r3
 8008f54:	683b      	ldr	r3, [r7, #0]
 8008f56:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008f58:	4b0c      	ldr	r3, [pc, #48]	; (8008f8c <prvHeapInit+0xb4>)
 8008f5a:	681a      	ldr	r2, [r3, #0]
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	685b      	ldr	r3, [r3, #4]
 8008f64:	4a0a      	ldr	r2, [pc, #40]	; (8008f90 <prvHeapInit+0xb8>)
 8008f66:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	4a09      	ldr	r2, [pc, #36]	; (8008f94 <prvHeapInit+0xbc>)
 8008f6e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008f70:	4b09      	ldr	r3, [pc, #36]	; (8008f98 <prvHeapInit+0xc0>)
 8008f72:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008f76:	601a      	str	r2, [r3, #0]
}
 8008f78:	bf00      	nop
 8008f7a:	3714      	adds	r7, #20
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr
 8008f84:	200005b4 	.word	0x200005b4
 8008f88:	2000116c 	.word	0x2000116c
 8008f8c:	20001174 	.word	0x20001174
 8008f90:	2000117c 	.word	0x2000117c
 8008f94:	20001178 	.word	0x20001178
 8008f98:	20001180 	.word	0x20001180

08008f9c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008fa4:	4b28      	ldr	r3, [pc, #160]	; (8009048 <prvInsertBlockIntoFreeList+0xac>)
 8008fa6:	60fb      	str	r3, [r7, #12]
 8008fa8:	e002      	b.n	8008fb0 <prvInsertBlockIntoFreeList+0x14>
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	60fb      	str	r3, [r7, #12]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	687a      	ldr	r2, [r7, #4]
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d8f7      	bhi.n	8008faa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	4413      	add	r3, r2
 8008fc6:	687a      	ldr	r2, [r7, #4]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	d108      	bne.n	8008fde <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	685a      	ldr	r2, [r3, #4]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	441a      	add	r2, r3
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	685b      	ldr	r3, [r3, #4]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	441a      	add	r2, r3
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	d118      	bne.n	8009024 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	4b15      	ldr	r3, [pc, #84]	; (800904c <prvInsertBlockIntoFreeList+0xb0>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d00d      	beq.n	800901a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	685a      	ldr	r2, [r3, #4]
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	685b      	ldr	r3, [r3, #4]
 8009008:	441a      	add	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681a      	ldr	r2, [r3, #0]
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	601a      	str	r2, [r3, #0]
 8009018:	e008      	b.n	800902c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800901a:	4b0c      	ldr	r3, [pc, #48]	; (800904c <prvInsertBlockIntoFreeList+0xb0>)
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	601a      	str	r2, [r3, #0]
 8009022:	e003      	b.n	800902c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800902c:	68fa      	ldr	r2, [r7, #12]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	429a      	cmp	r2, r3
 8009032:	d002      	beq.n	800903a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800903a:	bf00      	nop
 800903c:	3714      	adds	r7, #20
 800903e:	46bd      	mov	sp, r7
 8009040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop
 8009048:	2000116c 	.word	0x2000116c
 800904c:	20001174 	.word	0x20001174

08009050 <__errno>:
 8009050:	4b01      	ldr	r3, [pc, #4]	; (8009058 <__errno+0x8>)
 8009052:	6818      	ldr	r0, [r3, #0]
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	20000024 	.word	0x20000024

0800905c <__libc_init_array>:
 800905c:	b570      	push	{r4, r5, r6, lr}
 800905e:	4e0d      	ldr	r6, [pc, #52]	; (8009094 <__libc_init_array+0x38>)
 8009060:	4c0d      	ldr	r4, [pc, #52]	; (8009098 <__libc_init_array+0x3c>)
 8009062:	1ba4      	subs	r4, r4, r6
 8009064:	10a4      	asrs	r4, r4, #2
 8009066:	2500      	movs	r5, #0
 8009068:	42a5      	cmp	r5, r4
 800906a:	d109      	bne.n	8009080 <__libc_init_array+0x24>
 800906c:	4e0b      	ldr	r6, [pc, #44]	; (800909c <__libc_init_array+0x40>)
 800906e:	4c0c      	ldr	r4, [pc, #48]	; (80090a0 <__libc_init_array+0x44>)
 8009070:	f003 fdc0 	bl	800cbf4 <_init>
 8009074:	1ba4      	subs	r4, r4, r6
 8009076:	10a4      	asrs	r4, r4, #2
 8009078:	2500      	movs	r5, #0
 800907a:	42a5      	cmp	r5, r4
 800907c:	d105      	bne.n	800908a <__libc_init_array+0x2e>
 800907e:	bd70      	pop	{r4, r5, r6, pc}
 8009080:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009084:	4798      	blx	r3
 8009086:	3501      	adds	r5, #1
 8009088:	e7ee      	b.n	8009068 <__libc_init_array+0xc>
 800908a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800908e:	4798      	blx	r3
 8009090:	3501      	adds	r5, #1
 8009092:	e7f2      	b.n	800907a <__libc_init_array+0x1e>
 8009094:	0800d0b8 	.word	0x0800d0b8
 8009098:	0800d0b8 	.word	0x0800d0b8
 800909c:	0800d0b8 	.word	0x0800d0b8
 80090a0:	0800d0bc 	.word	0x0800d0bc

080090a4 <memcpy>:
 80090a4:	b510      	push	{r4, lr}
 80090a6:	1e43      	subs	r3, r0, #1
 80090a8:	440a      	add	r2, r1
 80090aa:	4291      	cmp	r1, r2
 80090ac:	d100      	bne.n	80090b0 <memcpy+0xc>
 80090ae:	bd10      	pop	{r4, pc}
 80090b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090b8:	e7f7      	b.n	80090aa <memcpy+0x6>

080090ba <memset>:
 80090ba:	4402      	add	r2, r0
 80090bc:	4603      	mov	r3, r0
 80090be:	4293      	cmp	r3, r2
 80090c0:	d100      	bne.n	80090c4 <memset+0xa>
 80090c2:	4770      	bx	lr
 80090c4:	f803 1b01 	strb.w	r1, [r3], #1
 80090c8:	e7f9      	b.n	80090be <memset+0x4>

080090ca <__cvt>:
 80090ca:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80090ce:	ec55 4b10 	vmov	r4, r5, d0
 80090d2:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80090d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80090d8:	2d00      	cmp	r5, #0
 80090da:	460e      	mov	r6, r1
 80090dc:	4691      	mov	r9, r2
 80090de:	4619      	mov	r1, r3
 80090e0:	bfb8      	it	lt
 80090e2:	4622      	movlt	r2, r4
 80090e4:	462b      	mov	r3, r5
 80090e6:	f027 0720 	bic.w	r7, r7, #32
 80090ea:	bfbb      	ittet	lt
 80090ec:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80090f0:	461d      	movlt	r5, r3
 80090f2:	2300      	movge	r3, #0
 80090f4:	232d      	movlt	r3, #45	; 0x2d
 80090f6:	bfb8      	it	lt
 80090f8:	4614      	movlt	r4, r2
 80090fa:	2f46      	cmp	r7, #70	; 0x46
 80090fc:	700b      	strb	r3, [r1, #0]
 80090fe:	d004      	beq.n	800910a <__cvt+0x40>
 8009100:	2f45      	cmp	r7, #69	; 0x45
 8009102:	d100      	bne.n	8009106 <__cvt+0x3c>
 8009104:	3601      	adds	r6, #1
 8009106:	2102      	movs	r1, #2
 8009108:	e000      	b.n	800910c <__cvt+0x42>
 800910a:	2103      	movs	r1, #3
 800910c:	ab03      	add	r3, sp, #12
 800910e:	9301      	str	r3, [sp, #4]
 8009110:	ab02      	add	r3, sp, #8
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	4632      	mov	r2, r6
 8009116:	4653      	mov	r3, sl
 8009118:	ec45 4b10 	vmov	d0, r4, r5
 800911c:	f000 fe1c 	bl	8009d58 <_dtoa_r>
 8009120:	2f47      	cmp	r7, #71	; 0x47
 8009122:	4680      	mov	r8, r0
 8009124:	d102      	bne.n	800912c <__cvt+0x62>
 8009126:	f019 0f01 	tst.w	r9, #1
 800912a:	d026      	beq.n	800917a <__cvt+0xb0>
 800912c:	2f46      	cmp	r7, #70	; 0x46
 800912e:	eb08 0906 	add.w	r9, r8, r6
 8009132:	d111      	bne.n	8009158 <__cvt+0x8e>
 8009134:	f898 3000 	ldrb.w	r3, [r8]
 8009138:	2b30      	cmp	r3, #48	; 0x30
 800913a:	d10a      	bne.n	8009152 <__cvt+0x88>
 800913c:	2200      	movs	r2, #0
 800913e:	2300      	movs	r3, #0
 8009140:	4620      	mov	r0, r4
 8009142:	4629      	mov	r1, r5
 8009144:	f7f7 fce8 	bl	8000b18 <__aeabi_dcmpeq>
 8009148:	b918      	cbnz	r0, 8009152 <__cvt+0x88>
 800914a:	f1c6 0601 	rsb	r6, r6, #1
 800914e:	f8ca 6000 	str.w	r6, [sl]
 8009152:	f8da 3000 	ldr.w	r3, [sl]
 8009156:	4499      	add	r9, r3
 8009158:	2200      	movs	r2, #0
 800915a:	2300      	movs	r3, #0
 800915c:	4620      	mov	r0, r4
 800915e:	4629      	mov	r1, r5
 8009160:	f7f7 fcda 	bl	8000b18 <__aeabi_dcmpeq>
 8009164:	b938      	cbnz	r0, 8009176 <__cvt+0xac>
 8009166:	2230      	movs	r2, #48	; 0x30
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	454b      	cmp	r3, r9
 800916c:	d205      	bcs.n	800917a <__cvt+0xb0>
 800916e:	1c59      	adds	r1, r3, #1
 8009170:	9103      	str	r1, [sp, #12]
 8009172:	701a      	strb	r2, [r3, #0]
 8009174:	e7f8      	b.n	8009168 <__cvt+0x9e>
 8009176:	f8cd 900c 	str.w	r9, [sp, #12]
 800917a:	9b03      	ldr	r3, [sp, #12]
 800917c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800917e:	eba3 0308 	sub.w	r3, r3, r8
 8009182:	4640      	mov	r0, r8
 8009184:	6013      	str	r3, [r2, #0]
 8009186:	b004      	add	sp, #16
 8009188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800918c <__exponent>:
 800918c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800918e:	2900      	cmp	r1, #0
 8009190:	4604      	mov	r4, r0
 8009192:	bfba      	itte	lt
 8009194:	4249      	neglt	r1, r1
 8009196:	232d      	movlt	r3, #45	; 0x2d
 8009198:	232b      	movge	r3, #43	; 0x2b
 800919a:	2909      	cmp	r1, #9
 800919c:	f804 2b02 	strb.w	r2, [r4], #2
 80091a0:	7043      	strb	r3, [r0, #1]
 80091a2:	dd20      	ble.n	80091e6 <__exponent+0x5a>
 80091a4:	f10d 0307 	add.w	r3, sp, #7
 80091a8:	461f      	mov	r7, r3
 80091aa:	260a      	movs	r6, #10
 80091ac:	fb91 f5f6 	sdiv	r5, r1, r6
 80091b0:	fb06 1115 	mls	r1, r6, r5, r1
 80091b4:	3130      	adds	r1, #48	; 0x30
 80091b6:	2d09      	cmp	r5, #9
 80091b8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80091bc:	f103 32ff 	add.w	r2, r3, #4294967295
 80091c0:	4629      	mov	r1, r5
 80091c2:	dc09      	bgt.n	80091d8 <__exponent+0x4c>
 80091c4:	3130      	adds	r1, #48	; 0x30
 80091c6:	3b02      	subs	r3, #2
 80091c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80091cc:	42bb      	cmp	r3, r7
 80091ce:	4622      	mov	r2, r4
 80091d0:	d304      	bcc.n	80091dc <__exponent+0x50>
 80091d2:	1a10      	subs	r0, r2, r0
 80091d4:	b003      	add	sp, #12
 80091d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091d8:	4613      	mov	r3, r2
 80091da:	e7e7      	b.n	80091ac <__exponent+0x20>
 80091dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091e0:	f804 2b01 	strb.w	r2, [r4], #1
 80091e4:	e7f2      	b.n	80091cc <__exponent+0x40>
 80091e6:	2330      	movs	r3, #48	; 0x30
 80091e8:	4419      	add	r1, r3
 80091ea:	7083      	strb	r3, [r0, #2]
 80091ec:	1d02      	adds	r2, r0, #4
 80091ee:	70c1      	strb	r1, [r0, #3]
 80091f0:	e7ef      	b.n	80091d2 <__exponent+0x46>
	...

080091f4 <_printf_float>:
 80091f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f8:	b08d      	sub	sp, #52	; 0x34
 80091fa:	460c      	mov	r4, r1
 80091fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009200:	4616      	mov	r6, r2
 8009202:	461f      	mov	r7, r3
 8009204:	4605      	mov	r5, r0
 8009206:	f001 fcd9 	bl	800abbc <_localeconv_r>
 800920a:	6803      	ldr	r3, [r0, #0]
 800920c:	9304      	str	r3, [sp, #16]
 800920e:	4618      	mov	r0, r3
 8009210:	f7f7 f800 	bl	8000214 <strlen>
 8009214:	2300      	movs	r3, #0
 8009216:	930a      	str	r3, [sp, #40]	; 0x28
 8009218:	f8d8 3000 	ldr.w	r3, [r8]
 800921c:	9005      	str	r0, [sp, #20]
 800921e:	3307      	adds	r3, #7
 8009220:	f023 0307 	bic.w	r3, r3, #7
 8009224:	f103 0208 	add.w	r2, r3, #8
 8009228:	f894 a018 	ldrb.w	sl, [r4, #24]
 800922c:	f8d4 b000 	ldr.w	fp, [r4]
 8009230:	f8c8 2000 	str.w	r2, [r8]
 8009234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009238:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800923c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009240:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009244:	9307      	str	r3, [sp, #28]
 8009246:	f8cd 8018 	str.w	r8, [sp, #24]
 800924a:	f04f 32ff 	mov.w	r2, #4294967295
 800924e:	4ba7      	ldr	r3, [pc, #668]	; (80094ec <_printf_float+0x2f8>)
 8009250:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009254:	f7f7 fc92 	bl	8000b7c <__aeabi_dcmpun>
 8009258:	bb70      	cbnz	r0, 80092b8 <_printf_float+0xc4>
 800925a:	f04f 32ff 	mov.w	r2, #4294967295
 800925e:	4ba3      	ldr	r3, [pc, #652]	; (80094ec <_printf_float+0x2f8>)
 8009260:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009264:	f7f7 fc6c 	bl	8000b40 <__aeabi_dcmple>
 8009268:	bb30      	cbnz	r0, 80092b8 <_printf_float+0xc4>
 800926a:	2200      	movs	r2, #0
 800926c:	2300      	movs	r3, #0
 800926e:	4640      	mov	r0, r8
 8009270:	4649      	mov	r1, r9
 8009272:	f7f7 fc5b 	bl	8000b2c <__aeabi_dcmplt>
 8009276:	b110      	cbz	r0, 800927e <_printf_float+0x8a>
 8009278:	232d      	movs	r3, #45	; 0x2d
 800927a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800927e:	4a9c      	ldr	r2, [pc, #624]	; (80094f0 <_printf_float+0x2fc>)
 8009280:	4b9c      	ldr	r3, [pc, #624]	; (80094f4 <_printf_float+0x300>)
 8009282:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009286:	bf8c      	ite	hi
 8009288:	4690      	movhi	r8, r2
 800928a:	4698      	movls	r8, r3
 800928c:	2303      	movs	r3, #3
 800928e:	f02b 0204 	bic.w	r2, fp, #4
 8009292:	6123      	str	r3, [r4, #16]
 8009294:	6022      	str	r2, [r4, #0]
 8009296:	f04f 0900 	mov.w	r9, #0
 800929a:	9700      	str	r7, [sp, #0]
 800929c:	4633      	mov	r3, r6
 800929e:	aa0b      	add	r2, sp, #44	; 0x2c
 80092a0:	4621      	mov	r1, r4
 80092a2:	4628      	mov	r0, r5
 80092a4:	f000 f9e6 	bl	8009674 <_printf_common>
 80092a8:	3001      	adds	r0, #1
 80092aa:	f040 808d 	bne.w	80093c8 <_printf_float+0x1d4>
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295
 80092b2:	b00d      	add	sp, #52	; 0x34
 80092b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092b8:	4642      	mov	r2, r8
 80092ba:	464b      	mov	r3, r9
 80092bc:	4640      	mov	r0, r8
 80092be:	4649      	mov	r1, r9
 80092c0:	f7f7 fc5c 	bl	8000b7c <__aeabi_dcmpun>
 80092c4:	b110      	cbz	r0, 80092cc <_printf_float+0xd8>
 80092c6:	4a8c      	ldr	r2, [pc, #560]	; (80094f8 <_printf_float+0x304>)
 80092c8:	4b8c      	ldr	r3, [pc, #560]	; (80094fc <_printf_float+0x308>)
 80092ca:	e7da      	b.n	8009282 <_printf_float+0x8e>
 80092cc:	6861      	ldr	r1, [r4, #4]
 80092ce:	1c4b      	adds	r3, r1, #1
 80092d0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80092d4:	a80a      	add	r0, sp, #40	; 0x28
 80092d6:	d13e      	bne.n	8009356 <_printf_float+0x162>
 80092d8:	2306      	movs	r3, #6
 80092da:	6063      	str	r3, [r4, #4]
 80092dc:	2300      	movs	r3, #0
 80092de:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80092e2:	ab09      	add	r3, sp, #36	; 0x24
 80092e4:	9300      	str	r3, [sp, #0]
 80092e6:	ec49 8b10 	vmov	d0, r8, r9
 80092ea:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80092ee:	6022      	str	r2, [r4, #0]
 80092f0:	f8cd a004 	str.w	sl, [sp, #4]
 80092f4:	6861      	ldr	r1, [r4, #4]
 80092f6:	4628      	mov	r0, r5
 80092f8:	f7ff fee7 	bl	80090ca <__cvt>
 80092fc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009300:	2b47      	cmp	r3, #71	; 0x47
 8009302:	4680      	mov	r8, r0
 8009304:	d109      	bne.n	800931a <_printf_float+0x126>
 8009306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009308:	1cd8      	adds	r0, r3, #3
 800930a:	db02      	blt.n	8009312 <_printf_float+0x11e>
 800930c:	6862      	ldr	r2, [r4, #4]
 800930e:	4293      	cmp	r3, r2
 8009310:	dd47      	ble.n	80093a2 <_printf_float+0x1ae>
 8009312:	f1aa 0a02 	sub.w	sl, sl, #2
 8009316:	fa5f fa8a 	uxtb.w	sl, sl
 800931a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800931e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009320:	d824      	bhi.n	800936c <_printf_float+0x178>
 8009322:	3901      	subs	r1, #1
 8009324:	4652      	mov	r2, sl
 8009326:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800932a:	9109      	str	r1, [sp, #36]	; 0x24
 800932c:	f7ff ff2e 	bl	800918c <__exponent>
 8009330:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009332:	1813      	adds	r3, r2, r0
 8009334:	2a01      	cmp	r2, #1
 8009336:	4681      	mov	r9, r0
 8009338:	6123      	str	r3, [r4, #16]
 800933a:	dc02      	bgt.n	8009342 <_printf_float+0x14e>
 800933c:	6822      	ldr	r2, [r4, #0]
 800933e:	07d1      	lsls	r1, r2, #31
 8009340:	d501      	bpl.n	8009346 <_printf_float+0x152>
 8009342:	3301      	adds	r3, #1
 8009344:	6123      	str	r3, [r4, #16]
 8009346:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800934a:	2b00      	cmp	r3, #0
 800934c:	d0a5      	beq.n	800929a <_printf_float+0xa6>
 800934e:	232d      	movs	r3, #45	; 0x2d
 8009350:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009354:	e7a1      	b.n	800929a <_printf_float+0xa6>
 8009356:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800935a:	f000 8177 	beq.w	800964c <_printf_float+0x458>
 800935e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009362:	d1bb      	bne.n	80092dc <_printf_float+0xe8>
 8009364:	2900      	cmp	r1, #0
 8009366:	d1b9      	bne.n	80092dc <_printf_float+0xe8>
 8009368:	2301      	movs	r3, #1
 800936a:	e7b6      	b.n	80092da <_printf_float+0xe6>
 800936c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009370:	d119      	bne.n	80093a6 <_printf_float+0x1b2>
 8009372:	2900      	cmp	r1, #0
 8009374:	6863      	ldr	r3, [r4, #4]
 8009376:	dd0c      	ble.n	8009392 <_printf_float+0x19e>
 8009378:	6121      	str	r1, [r4, #16]
 800937a:	b913      	cbnz	r3, 8009382 <_printf_float+0x18e>
 800937c:	6822      	ldr	r2, [r4, #0]
 800937e:	07d2      	lsls	r2, r2, #31
 8009380:	d502      	bpl.n	8009388 <_printf_float+0x194>
 8009382:	3301      	adds	r3, #1
 8009384:	440b      	add	r3, r1
 8009386:	6123      	str	r3, [r4, #16]
 8009388:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800938a:	65a3      	str	r3, [r4, #88]	; 0x58
 800938c:	f04f 0900 	mov.w	r9, #0
 8009390:	e7d9      	b.n	8009346 <_printf_float+0x152>
 8009392:	b913      	cbnz	r3, 800939a <_printf_float+0x1a6>
 8009394:	6822      	ldr	r2, [r4, #0]
 8009396:	07d0      	lsls	r0, r2, #31
 8009398:	d501      	bpl.n	800939e <_printf_float+0x1aa>
 800939a:	3302      	adds	r3, #2
 800939c:	e7f3      	b.n	8009386 <_printf_float+0x192>
 800939e:	2301      	movs	r3, #1
 80093a0:	e7f1      	b.n	8009386 <_printf_float+0x192>
 80093a2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80093a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80093aa:	4293      	cmp	r3, r2
 80093ac:	db05      	blt.n	80093ba <_printf_float+0x1c6>
 80093ae:	6822      	ldr	r2, [r4, #0]
 80093b0:	6123      	str	r3, [r4, #16]
 80093b2:	07d1      	lsls	r1, r2, #31
 80093b4:	d5e8      	bpl.n	8009388 <_printf_float+0x194>
 80093b6:	3301      	adds	r3, #1
 80093b8:	e7e5      	b.n	8009386 <_printf_float+0x192>
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	bfd4      	ite	le
 80093be:	f1c3 0302 	rsble	r3, r3, #2
 80093c2:	2301      	movgt	r3, #1
 80093c4:	4413      	add	r3, r2
 80093c6:	e7de      	b.n	8009386 <_printf_float+0x192>
 80093c8:	6823      	ldr	r3, [r4, #0]
 80093ca:	055a      	lsls	r2, r3, #21
 80093cc:	d407      	bmi.n	80093de <_printf_float+0x1ea>
 80093ce:	6923      	ldr	r3, [r4, #16]
 80093d0:	4642      	mov	r2, r8
 80093d2:	4631      	mov	r1, r6
 80093d4:	4628      	mov	r0, r5
 80093d6:	47b8      	blx	r7
 80093d8:	3001      	adds	r0, #1
 80093da:	d12b      	bne.n	8009434 <_printf_float+0x240>
 80093dc:	e767      	b.n	80092ae <_printf_float+0xba>
 80093de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80093e2:	f240 80dc 	bls.w	800959e <_printf_float+0x3aa>
 80093e6:	2200      	movs	r2, #0
 80093e8:	2300      	movs	r3, #0
 80093ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80093ee:	f7f7 fb93 	bl	8000b18 <__aeabi_dcmpeq>
 80093f2:	2800      	cmp	r0, #0
 80093f4:	d033      	beq.n	800945e <_printf_float+0x26a>
 80093f6:	2301      	movs	r3, #1
 80093f8:	4a41      	ldr	r2, [pc, #260]	; (8009500 <_printf_float+0x30c>)
 80093fa:	4631      	mov	r1, r6
 80093fc:	4628      	mov	r0, r5
 80093fe:	47b8      	blx	r7
 8009400:	3001      	adds	r0, #1
 8009402:	f43f af54 	beq.w	80092ae <_printf_float+0xba>
 8009406:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800940a:	429a      	cmp	r2, r3
 800940c:	db02      	blt.n	8009414 <_printf_float+0x220>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	07d8      	lsls	r0, r3, #31
 8009412:	d50f      	bpl.n	8009434 <_printf_float+0x240>
 8009414:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009418:	4631      	mov	r1, r6
 800941a:	4628      	mov	r0, r5
 800941c:	47b8      	blx	r7
 800941e:	3001      	adds	r0, #1
 8009420:	f43f af45 	beq.w	80092ae <_printf_float+0xba>
 8009424:	f04f 0800 	mov.w	r8, #0
 8009428:	f104 091a 	add.w	r9, r4, #26
 800942c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800942e:	3b01      	subs	r3, #1
 8009430:	4543      	cmp	r3, r8
 8009432:	dc09      	bgt.n	8009448 <_printf_float+0x254>
 8009434:	6823      	ldr	r3, [r4, #0]
 8009436:	079b      	lsls	r3, r3, #30
 8009438:	f100 8103 	bmi.w	8009642 <_printf_float+0x44e>
 800943c:	68e0      	ldr	r0, [r4, #12]
 800943e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009440:	4298      	cmp	r0, r3
 8009442:	bfb8      	it	lt
 8009444:	4618      	movlt	r0, r3
 8009446:	e734      	b.n	80092b2 <_printf_float+0xbe>
 8009448:	2301      	movs	r3, #1
 800944a:	464a      	mov	r2, r9
 800944c:	4631      	mov	r1, r6
 800944e:	4628      	mov	r0, r5
 8009450:	47b8      	blx	r7
 8009452:	3001      	adds	r0, #1
 8009454:	f43f af2b 	beq.w	80092ae <_printf_float+0xba>
 8009458:	f108 0801 	add.w	r8, r8, #1
 800945c:	e7e6      	b.n	800942c <_printf_float+0x238>
 800945e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009460:	2b00      	cmp	r3, #0
 8009462:	dc2b      	bgt.n	80094bc <_printf_float+0x2c8>
 8009464:	2301      	movs	r3, #1
 8009466:	4a26      	ldr	r2, [pc, #152]	; (8009500 <_printf_float+0x30c>)
 8009468:	4631      	mov	r1, r6
 800946a:	4628      	mov	r0, r5
 800946c:	47b8      	blx	r7
 800946e:	3001      	adds	r0, #1
 8009470:	f43f af1d 	beq.w	80092ae <_printf_float+0xba>
 8009474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009476:	b923      	cbnz	r3, 8009482 <_printf_float+0x28e>
 8009478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800947a:	b913      	cbnz	r3, 8009482 <_printf_float+0x28e>
 800947c:	6823      	ldr	r3, [r4, #0]
 800947e:	07d9      	lsls	r1, r3, #31
 8009480:	d5d8      	bpl.n	8009434 <_printf_float+0x240>
 8009482:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009486:	4631      	mov	r1, r6
 8009488:	4628      	mov	r0, r5
 800948a:	47b8      	blx	r7
 800948c:	3001      	adds	r0, #1
 800948e:	f43f af0e 	beq.w	80092ae <_printf_float+0xba>
 8009492:	f04f 0900 	mov.w	r9, #0
 8009496:	f104 0a1a 	add.w	sl, r4, #26
 800949a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800949c:	425b      	negs	r3, r3
 800949e:	454b      	cmp	r3, r9
 80094a0:	dc01      	bgt.n	80094a6 <_printf_float+0x2b2>
 80094a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094a4:	e794      	b.n	80093d0 <_printf_float+0x1dc>
 80094a6:	2301      	movs	r3, #1
 80094a8:	4652      	mov	r2, sl
 80094aa:	4631      	mov	r1, r6
 80094ac:	4628      	mov	r0, r5
 80094ae:	47b8      	blx	r7
 80094b0:	3001      	adds	r0, #1
 80094b2:	f43f aefc 	beq.w	80092ae <_printf_float+0xba>
 80094b6:	f109 0901 	add.w	r9, r9, #1
 80094ba:	e7ee      	b.n	800949a <_printf_float+0x2a6>
 80094bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80094c0:	429a      	cmp	r2, r3
 80094c2:	bfa8      	it	ge
 80094c4:	461a      	movge	r2, r3
 80094c6:	2a00      	cmp	r2, #0
 80094c8:	4691      	mov	r9, r2
 80094ca:	dd07      	ble.n	80094dc <_printf_float+0x2e8>
 80094cc:	4613      	mov	r3, r2
 80094ce:	4631      	mov	r1, r6
 80094d0:	4642      	mov	r2, r8
 80094d2:	4628      	mov	r0, r5
 80094d4:	47b8      	blx	r7
 80094d6:	3001      	adds	r0, #1
 80094d8:	f43f aee9 	beq.w	80092ae <_printf_float+0xba>
 80094dc:	f104 031a 	add.w	r3, r4, #26
 80094e0:	f04f 0b00 	mov.w	fp, #0
 80094e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80094e8:	9306      	str	r3, [sp, #24]
 80094ea:	e015      	b.n	8009518 <_printf_float+0x324>
 80094ec:	7fefffff 	.word	0x7fefffff
 80094f0:	0800cdac 	.word	0x0800cdac
 80094f4:	0800cda8 	.word	0x0800cda8
 80094f8:	0800cdb4 	.word	0x0800cdb4
 80094fc:	0800cdb0 	.word	0x0800cdb0
 8009500:	0800cdb8 	.word	0x0800cdb8
 8009504:	2301      	movs	r3, #1
 8009506:	9a06      	ldr	r2, [sp, #24]
 8009508:	4631      	mov	r1, r6
 800950a:	4628      	mov	r0, r5
 800950c:	47b8      	blx	r7
 800950e:	3001      	adds	r0, #1
 8009510:	f43f aecd 	beq.w	80092ae <_printf_float+0xba>
 8009514:	f10b 0b01 	add.w	fp, fp, #1
 8009518:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800951c:	ebaa 0309 	sub.w	r3, sl, r9
 8009520:	455b      	cmp	r3, fp
 8009522:	dcef      	bgt.n	8009504 <_printf_float+0x310>
 8009524:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009528:	429a      	cmp	r2, r3
 800952a:	44d0      	add	r8, sl
 800952c:	db15      	blt.n	800955a <_printf_float+0x366>
 800952e:	6823      	ldr	r3, [r4, #0]
 8009530:	07da      	lsls	r2, r3, #31
 8009532:	d412      	bmi.n	800955a <_printf_float+0x366>
 8009534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009536:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009538:	eba3 020a 	sub.w	r2, r3, sl
 800953c:	eba3 0a01 	sub.w	sl, r3, r1
 8009540:	4592      	cmp	sl, r2
 8009542:	bfa8      	it	ge
 8009544:	4692      	movge	sl, r2
 8009546:	f1ba 0f00 	cmp.w	sl, #0
 800954a:	dc0e      	bgt.n	800956a <_printf_float+0x376>
 800954c:	f04f 0800 	mov.w	r8, #0
 8009550:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009554:	f104 091a 	add.w	r9, r4, #26
 8009558:	e019      	b.n	800958e <_printf_float+0x39a>
 800955a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800955e:	4631      	mov	r1, r6
 8009560:	4628      	mov	r0, r5
 8009562:	47b8      	blx	r7
 8009564:	3001      	adds	r0, #1
 8009566:	d1e5      	bne.n	8009534 <_printf_float+0x340>
 8009568:	e6a1      	b.n	80092ae <_printf_float+0xba>
 800956a:	4653      	mov	r3, sl
 800956c:	4642      	mov	r2, r8
 800956e:	4631      	mov	r1, r6
 8009570:	4628      	mov	r0, r5
 8009572:	47b8      	blx	r7
 8009574:	3001      	adds	r0, #1
 8009576:	d1e9      	bne.n	800954c <_printf_float+0x358>
 8009578:	e699      	b.n	80092ae <_printf_float+0xba>
 800957a:	2301      	movs	r3, #1
 800957c:	464a      	mov	r2, r9
 800957e:	4631      	mov	r1, r6
 8009580:	4628      	mov	r0, r5
 8009582:	47b8      	blx	r7
 8009584:	3001      	adds	r0, #1
 8009586:	f43f ae92 	beq.w	80092ae <_printf_float+0xba>
 800958a:	f108 0801 	add.w	r8, r8, #1
 800958e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009592:	1a9b      	subs	r3, r3, r2
 8009594:	eba3 030a 	sub.w	r3, r3, sl
 8009598:	4543      	cmp	r3, r8
 800959a:	dcee      	bgt.n	800957a <_printf_float+0x386>
 800959c:	e74a      	b.n	8009434 <_printf_float+0x240>
 800959e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a0:	2a01      	cmp	r2, #1
 80095a2:	dc01      	bgt.n	80095a8 <_printf_float+0x3b4>
 80095a4:	07db      	lsls	r3, r3, #31
 80095a6:	d53a      	bpl.n	800961e <_printf_float+0x42a>
 80095a8:	2301      	movs	r3, #1
 80095aa:	4642      	mov	r2, r8
 80095ac:	4631      	mov	r1, r6
 80095ae:	4628      	mov	r0, r5
 80095b0:	47b8      	blx	r7
 80095b2:	3001      	adds	r0, #1
 80095b4:	f43f ae7b 	beq.w	80092ae <_printf_float+0xba>
 80095b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80095bc:	4631      	mov	r1, r6
 80095be:	4628      	mov	r0, r5
 80095c0:	47b8      	blx	r7
 80095c2:	3001      	adds	r0, #1
 80095c4:	f108 0801 	add.w	r8, r8, #1
 80095c8:	f43f ae71 	beq.w	80092ae <_printf_float+0xba>
 80095cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80095ce:	2200      	movs	r2, #0
 80095d0:	f103 3aff 	add.w	sl, r3, #4294967295
 80095d4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80095d8:	2300      	movs	r3, #0
 80095da:	f7f7 fa9d 	bl	8000b18 <__aeabi_dcmpeq>
 80095de:	b9c8      	cbnz	r0, 8009614 <_printf_float+0x420>
 80095e0:	4653      	mov	r3, sl
 80095e2:	4642      	mov	r2, r8
 80095e4:	4631      	mov	r1, r6
 80095e6:	4628      	mov	r0, r5
 80095e8:	47b8      	blx	r7
 80095ea:	3001      	adds	r0, #1
 80095ec:	d10e      	bne.n	800960c <_printf_float+0x418>
 80095ee:	e65e      	b.n	80092ae <_printf_float+0xba>
 80095f0:	2301      	movs	r3, #1
 80095f2:	4652      	mov	r2, sl
 80095f4:	4631      	mov	r1, r6
 80095f6:	4628      	mov	r0, r5
 80095f8:	47b8      	blx	r7
 80095fa:	3001      	adds	r0, #1
 80095fc:	f43f ae57 	beq.w	80092ae <_printf_float+0xba>
 8009600:	f108 0801 	add.w	r8, r8, #1
 8009604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009606:	3b01      	subs	r3, #1
 8009608:	4543      	cmp	r3, r8
 800960a:	dcf1      	bgt.n	80095f0 <_printf_float+0x3fc>
 800960c:	464b      	mov	r3, r9
 800960e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009612:	e6de      	b.n	80093d2 <_printf_float+0x1de>
 8009614:	f04f 0800 	mov.w	r8, #0
 8009618:	f104 0a1a 	add.w	sl, r4, #26
 800961c:	e7f2      	b.n	8009604 <_printf_float+0x410>
 800961e:	2301      	movs	r3, #1
 8009620:	e7df      	b.n	80095e2 <_printf_float+0x3ee>
 8009622:	2301      	movs	r3, #1
 8009624:	464a      	mov	r2, r9
 8009626:	4631      	mov	r1, r6
 8009628:	4628      	mov	r0, r5
 800962a:	47b8      	blx	r7
 800962c:	3001      	adds	r0, #1
 800962e:	f43f ae3e 	beq.w	80092ae <_printf_float+0xba>
 8009632:	f108 0801 	add.w	r8, r8, #1
 8009636:	68e3      	ldr	r3, [r4, #12]
 8009638:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800963a:	1a9b      	subs	r3, r3, r2
 800963c:	4543      	cmp	r3, r8
 800963e:	dcf0      	bgt.n	8009622 <_printf_float+0x42e>
 8009640:	e6fc      	b.n	800943c <_printf_float+0x248>
 8009642:	f04f 0800 	mov.w	r8, #0
 8009646:	f104 0919 	add.w	r9, r4, #25
 800964a:	e7f4      	b.n	8009636 <_printf_float+0x442>
 800964c:	2900      	cmp	r1, #0
 800964e:	f43f ae8b 	beq.w	8009368 <_printf_float+0x174>
 8009652:	2300      	movs	r3, #0
 8009654:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009658:	ab09      	add	r3, sp, #36	; 0x24
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	ec49 8b10 	vmov	d0, r8, r9
 8009660:	6022      	str	r2, [r4, #0]
 8009662:	f8cd a004 	str.w	sl, [sp, #4]
 8009666:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800966a:	4628      	mov	r0, r5
 800966c:	f7ff fd2d 	bl	80090ca <__cvt>
 8009670:	4680      	mov	r8, r0
 8009672:	e648      	b.n	8009306 <_printf_float+0x112>

08009674 <_printf_common>:
 8009674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009678:	4691      	mov	r9, r2
 800967a:	461f      	mov	r7, r3
 800967c:	688a      	ldr	r2, [r1, #8]
 800967e:	690b      	ldr	r3, [r1, #16]
 8009680:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009684:	4293      	cmp	r3, r2
 8009686:	bfb8      	it	lt
 8009688:	4613      	movlt	r3, r2
 800968a:	f8c9 3000 	str.w	r3, [r9]
 800968e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009692:	4606      	mov	r6, r0
 8009694:	460c      	mov	r4, r1
 8009696:	b112      	cbz	r2, 800969e <_printf_common+0x2a>
 8009698:	3301      	adds	r3, #1
 800969a:	f8c9 3000 	str.w	r3, [r9]
 800969e:	6823      	ldr	r3, [r4, #0]
 80096a0:	0699      	lsls	r1, r3, #26
 80096a2:	bf42      	ittt	mi
 80096a4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80096a8:	3302      	addmi	r3, #2
 80096aa:	f8c9 3000 	strmi.w	r3, [r9]
 80096ae:	6825      	ldr	r5, [r4, #0]
 80096b0:	f015 0506 	ands.w	r5, r5, #6
 80096b4:	d107      	bne.n	80096c6 <_printf_common+0x52>
 80096b6:	f104 0a19 	add.w	sl, r4, #25
 80096ba:	68e3      	ldr	r3, [r4, #12]
 80096bc:	f8d9 2000 	ldr.w	r2, [r9]
 80096c0:	1a9b      	subs	r3, r3, r2
 80096c2:	42ab      	cmp	r3, r5
 80096c4:	dc28      	bgt.n	8009718 <_printf_common+0xa4>
 80096c6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80096ca:	6822      	ldr	r2, [r4, #0]
 80096cc:	3300      	adds	r3, #0
 80096ce:	bf18      	it	ne
 80096d0:	2301      	movne	r3, #1
 80096d2:	0692      	lsls	r2, r2, #26
 80096d4:	d42d      	bmi.n	8009732 <_printf_common+0xbe>
 80096d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80096da:	4639      	mov	r1, r7
 80096dc:	4630      	mov	r0, r6
 80096de:	47c0      	blx	r8
 80096e0:	3001      	adds	r0, #1
 80096e2:	d020      	beq.n	8009726 <_printf_common+0xb2>
 80096e4:	6823      	ldr	r3, [r4, #0]
 80096e6:	68e5      	ldr	r5, [r4, #12]
 80096e8:	f8d9 2000 	ldr.w	r2, [r9]
 80096ec:	f003 0306 	and.w	r3, r3, #6
 80096f0:	2b04      	cmp	r3, #4
 80096f2:	bf08      	it	eq
 80096f4:	1aad      	subeq	r5, r5, r2
 80096f6:	68a3      	ldr	r3, [r4, #8]
 80096f8:	6922      	ldr	r2, [r4, #16]
 80096fa:	bf0c      	ite	eq
 80096fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009700:	2500      	movne	r5, #0
 8009702:	4293      	cmp	r3, r2
 8009704:	bfc4      	itt	gt
 8009706:	1a9b      	subgt	r3, r3, r2
 8009708:	18ed      	addgt	r5, r5, r3
 800970a:	f04f 0900 	mov.w	r9, #0
 800970e:	341a      	adds	r4, #26
 8009710:	454d      	cmp	r5, r9
 8009712:	d11a      	bne.n	800974a <_printf_common+0xd6>
 8009714:	2000      	movs	r0, #0
 8009716:	e008      	b.n	800972a <_printf_common+0xb6>
 8009718:	2301      	movs	r3, #1
 800971a:	4652      	mov	r2, sl
 800971c:	4639      	mov	r1, r7
 800971e:	4630      	mov	r0, r6
 8009720:	47c0      	blx	r8
 8009722:	3001      	adds	r0, #1
 8009724:	d103      	bne.n	800972e <_printf_common+0xba>
 8009726:	f04f 30ff 	mov.w	r0, #4294967295
 800972a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800972e:	3501      	adds	r5, #1
 8009730:	e7c3      	b.n	80096ba <_printf_common+0x46>
 8009732:	18e1      	adds	r1, r4, r3
 8009734:	1c5a      	adds	r2, r3, #1
 8009736:	2030      	movs	r0, #48	; 0x30
 8009738:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800973c:	4422      	add	r2, r4
 800973e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009742:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009746:	3302      	adds	r3, #2
 8009748:	e7c5      	b.n	80096d6 <_printf_common+0x62>
 800974a:	2301      	movs	r3, #1
 800974c:	4622      	mov	r2, r4
 800974e:	4639      	mov	r1, r7
 8009750:	4630      	mov	r0, r6
 8009752:	47c0      	blx	r8
 8009754:	3001      	adds	r0, #1
 8009756:	d0e6      	beq.n	8009726 <_printf_common+0xb2>
 8009758:	f109 0901 	add.w	r9, r9, #1
 800975c:	e7d8      	b.n	8009710 <_printf_common+0x9c>
	...

08009760 <_printf_i>:
 8009760:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009764:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009768:	460c      	mov	r4, r1
 800976a:	7e09      	ldrb	r1, [r1, #24]
 800976c:	b085      	sub	sp, #20
 800976e:	296e      	cmp	r1, #110	; 0x6e
 8009770:	4617      	mov	r7, r2
 8009772:	4606      	mov	r6, r0
 8009774:	4698      	mov	r8, r3
 8009776:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009778:	f000 80b3 	beq.w	80098e2 <_printf_i+0x182>
 800977c:	d822      	bhi.n	80097c4 <_printf_i+0x64>
 800977e:	2963      	cmp	r1, #99	; 0x63
 8009780:	d036      	beq.n	80097f0 <_printf_i+0x90>
 8009782:	d80a      	bhi.n	800979a <_printf_i+0x3a>
 8009784:	2900      	cmp	r1, #0
 8009786:	f000 80b9 	beq.w	80098fc <_printf_i+0x19c>
 800978a:	2958      	cmp	r1, #88	; 0x58
 800978c:	f000 8083 	beq.w	8009896 <_printf_i+0x136>
 8009790:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009794:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009798:	e032      	b.n	8009800 <_printf_i+0xa0>
 800979a:	2964      	cmp	r1, #100	; 0x64
 800979c:	d001      	beq.n	80097a2 <_printf_i+0x42>
 800979e:	2969      	cmp	r1, #105	; 0x69
 80097a0:	d1f6      	bne.n	8009790 <_printf_i+0x30>
 80097a2:	6820      	ldr	r0, [r4, #0]
 80097a4:	6813      	ldr	r3, [r2, #0]
 80097a6:	0605      	lsls	r5, r0, #24
 80097a8:	f103 0104 	add.w	r1, r3, #4
 80097ac:	d52a      	bpl.n	8009804 <_printf_i+0xa4>
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	6011      	str	r1, [r2, #0]
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	da03      	bge.n	80097be <_printf_i+0x5e>
 80097b6:	222d      	movs	r2, #45	; 0x2d
 80097b8:	425b      	negs	r3, r3
 80097ba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80097be:	486f      	ldr	r0, [pc, #444]	; (800997c <_printf_i+0x21c>)
 80097c0:	220a      	movs	r2, #10
 80097c2:	e039      	b.n	8009838 <_printf_i+0xd8>
 80097c4:	2973      	cmp	r1, #115	; 0x73
 80097c6:	f000 809d 	beq.w	8009904 <_printf_i+0x1a4>
 80097ca:	d808      	bhi.n	80097de <_printf_i+0x7e>
 80097cc:	296f      	cmp	r1, #111	; 0x6f
 80097ce:	d020      	beq.n	8009812 <_printf_i+0xb2>
 80097d0:	2970      	cmp	r1, #112	; 0x70
 80097d2:	d1dd      	bne.n	8009790 <_printf_i+0x30>
 80097d4:	6823      	ldr	r3, [r4, #0]
 80097d6:	f043 0320 	orr.w	r3, r3, #32
 80097da:	6023      	str	r3, [r4, #0]
 80097dc:	e003      	b.n	80097e6 <_printf_i+0x86>
 80097de:	2975      	cmp	r1, #117	; 0x75
 80097e0:	d017      	beq.n	8009812 <_printf_i+0xb2>
 80097e2:	2978      	cmp	r1, #120	; 0x78
 80097e4:	d1d4      	bne.n	8009790 <_printf_i+0x30>
 80097e6:	2378      	movs	r3, #120	; 0x78
 80097e8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80097ec:	4864      	ldr	r0, [pc, #400]	; (8009980 <_printf_i+0x220>)
 80097ee:	e055      	b.n	800989c <_printf_i+0x13c>
 80097f0:	6813      	ldr	r3, [r2, #0]
 80097f2:	1d19      	adds	r1, r3, #4
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	6011      	str	r1, [r2, #0]
 80097f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80097fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009800:	2301      	movs	r3, #1
 8009802:	e08c      	b.n	800991e <_printf_i+0x1be>
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	6011      	str	r1, [r2, #0]
 8009808:	f010 0f40 	tst.w	r0, #64	; 0x40
 800980c:	bf18      	it	ne
 800980e:	b21b      	sxthne	r3, r3
 8009810:	e7cf      	b.n	80097b2 <_printf_i+0x52>
 8009812:	6813      	ldr	r3, [r2, #0]
 8009814:	6825      	ldr	r5, [r4, #0]
 8009816:	1d18      	adds	r0, r3, #4
 8009818:	6010      	str	r0, [r2, #0]
 800981a:	0628      	lsls	r0, r5, #24
 800981c:	d501      	bpl.n	8009822 <_printf_i+0xc2>
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	e002      	b.n	8009828 <_printf_i+0xc8>
 8009822:	0668      	lsls	r0, r5, #25
 8009824:	d5fb      	bpl.n	800981e <_printf_i+0xbe>
 8009826:	881b      	ldrh	r3, [r3, #0]
 8009828:	4854      	ldr	r0, [pc, #336]	; (800997c <_printf_i+0x21c>)
 800982a:	296f      	cmp	r1, #111	; 0x6f
 800982c:	bf14      	ite	ne
 800982e:	220a      	movne	r2, #10
 8009830:	2208      	moveq	r2, #8
 8009832:	2100      	movs	r1, #0
 8009834:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009838:	6865      	ldr	r5, [r4, #4]
 800983a:	60a5      	str	r5, [r4, #8]
 800983c:	2d00      	cmp	r5, #0
 800983e:	f2c0 8095 	blt.w	800996c <_printf_i+0x20c>
 8009842:	6821      	ldr	r1, [r4, #0]
 8009844:	f021 0104 	bic.w	r1, r1, #4
 8009848:	6021      	str	r1, [r4, #0]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d13d      	bne.n	80098ca <_printf_i+0x16a>
 800984e:	2d00      	cmp	r5, #0
 8009850:	f040 808e 	bne.w	8009970 <_printf_i+0x210>
 8009854:	4665      	mov	r5, ip
 8009856:	2a08      	cmp	r2, #8
 8009858:	d10b      	bne.n	8009872 <_printf_i+0x112>
 800985a:	6823      	ldr	r3, [r4, #0]
 800985c:	07db      	lsls	r3, r3, #31
 800985e:	d508      	bpl.n	8009872 <_printf_i+0x112>
 8009860:	6923      	ldr	r3, [r4, #16]
 8009862:	6862      	ldr	r2, [r4, #4]
 8009864:	429a      	cmp	r2, r3
 8009866:	bfde      	ittt	le
 8009868:	2330      	movle	r3, #48	; 0x30
 800986a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800986e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009872:	ebac 0305 	sub.w	r3, ip, r5
 8009876:	6123      	str	r3, [r4, #16]
 8009878:	f8cd 8000 	str.w	r8, [sp]
 800987c:	463b      	mov	r3, r7
 800987e:	aa03      	add	r2, sp, #12
 8009880:	4621      	mov	r1, r4
 8009882:	4630      	mov	r0, r6
 8009884:	f7ff fef6 	bl	8009674 <_printf_common>
 8009888:	3001      	adds	r0, #1
 800988a:	d14d      	bne.n	8009928 <_printf_i+0x1c8>
 800988c:	f04f 30ff 	mov.w	r0, #4294967295
 8009890:	b005      	add	sp, #20
 8009892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009896:	4839      	ldr	r0, [pc, #228]	; (800997c <_printf_i+0x21c>)
 8009898:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800989c:	6813      	ldr	r3, [r2, #0]
 800989e:	6821      	ldr	r1, [r4, #0]
 80098a0:	1d1d      	adds	r5, r3, #4
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	6015      	str	r5, [r2, #0]
 80098a6:	060a      	lsls	r2, r1, #24
 80098a8:	d50b      	bpl.n	80098c2 <_printf_i+0x162>
 80098aa:	07ca      	lsls	r2, r1, #31
 80098ac:	bf44      	itt	mi
 80098ae:	f041 0120 	orrmi.w	r1, r1, #32
 80098b2:	6021      	strmi	r1, [r4, #0]
 80098b4:	b91b      	cbnz	r3, 80098be <_printf_i+0x15e>
 80098b6:	6822      	ldr	r2, [r4, #0]
 80098b8:	f022 0220 	bic.w	r2, r2, #32
 80098bc:	6022      	str	r2, [r4, #0]
 80098be:	2210      	movs	r2, #16
 80098c0:	e7b7      	b.n	8009832 <_printf_i+0xd2>
 80098c2:	064d      	lsls	r5, r1, #25
 80098c4:	bf48      	it	mi
 80098c6:	b29b      	uxthmi	r3, r3
 80098c8:	e7ef      	b.n	80098aa <_printf_i+0x14a>
 80098ca:	4665      	mov	r5, ip
 80098cc:	fbb3 f1f2 	udiv	r1, r3, r2
 80098d0:	fb02 3311 	mls	r3, r2, r1, r3
 80098d4:	5cc3      	ldrb	r3, [r0, r3]
 80098d6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80098da:	460b      	mov	r3, r1
 80098dc:	2900      	cmp	r1, #0
 80098de:	d1f5      	bne.n	80098cc <_printf_i+0x16c>
 80098e0:	e7b9      	b.n	8009856 <_printf_i+0xf6>
 80098e2:	6813      	ldr	r3, [r2, #0]
 80098e4:	6825      	ldr	r5, [r4, #0]
 80098e6:	6961      	ldr	r1, [r4, #20]
 80098e8:	1d18      	adds	r0, r3, #4
 80098ea:	6010      	str	r0, [r2, #0]
 80098ec:	0628      	lsls	r0, r5, #24
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	d501      	bpl.n	80098f6 <_printf_i+0x196>
 80098f2:	6019      	str	r1, [r3, #0]
 80098f4:	e002      	b.n	80098fc <_printf_i+0x19c>
 80098f6:	066a      	lsls	r2, r5, #25
 80098f8:	d5fb      	bpl.n	80098f2 <_printf_i+0x192>
 80098fa:	8019      	strh	r1, [r3, #0]
 80098fc:	2300      	movs	r3, #0
 80098fe:	6123      	str	r3, [r4, #16]
 8009900:	4665      	mov	r5, ip
 8009902:	e7b9      	b.n	8009878 <_printf_i+0x118>
 8009904:	6813      	ldr	r3, [r2, #0]
 8009906:	1d19      	adds	r1, r3, #4
 8009908:	6011      	str	r1, [r2, #0]
 800990a:	681d      	ldr	r5, [r3, #0]
 800990c:	6862      	ldr	r2, [r4, #4]
 800990e:	2100      	movs	r1, #0
 8009910:	4628      	mov	r0, r5
 8009912:	f7f6 fc8d 	bl	8000230 <memchr>
 8009916:	b108      	cbz	r0, 800991c <_printf_i+0x1bc>
 8009918:	1b40      	subs	r0, r0, r5
 800991a:	6060      	str	r0, [r4, #4]
 800991c:	6863      	ldr	r3, [r4, #4]
 800991e:	6123      	str	r3, [r4, #16]
 8009920:	2300      	movs	r3, #0
 8009922:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009926:	e7a7      	b.n	8009878 <_printf_i+0x118>
 8009928:	6923      	ldr	r3, [r4, #16]
 800992a:	462a      	mov	r2, r5
 800992c:	4639      	mov	r1, r7
 800992e:	4630      	mov	r0, r6
 8009930:	47c0      	blx	r8
 8009932:	3001      	adds	r0, #1
 8009934:	d0aa      	beq.n	800988c <_printf_i+0x12c>
 8009936:	6823      	ldr	r3, [r4, #0]
 8009938:	079b      	lsls	r3, r3, #30
 800993a:	d413      	bmi.n	8009964 <_printf_i+0x204>
 800993c:	68e0      	ldr	r0, [r4, #12]
 800993e:	9b03      	ldr	r3, [sp, #12]
 8009940:	4298      	cmp	r0, r3
 8009942:	bfb8      	it	lt
 8009944:	4618      	movlt	r0, r3
 8009946:	e7a3      	b.n	8009890 <_printf_i+0x130>
 8009948:	2301      	movs	r3, #1
 800994a:	464a      	mov	r2, r9
 800994c:	4639      	mov	r1, r7
 800994e:	4630      	mov	r0, r6
 8009950:	47c0      	blx	r8
 8009952:	3001      	adds	r0, #1
 8009954:	d09a      	beq.n	800988c <_printf_i+0x12c>
 8009956:	3501      	adds	r5, #1
 8009958:	68e3      	ldr	r3, [r4, #12]
 800995a:	9a03      	ldr	r2, [sp, #12]
 800995c:	1a9b      	subs	r3, r3, r2
 800995e:	42ab      	cmp	r3, r5
 8009960:	dcf2      	bgt.n	8009948 <_printf_i+0x1e8>
 8009962:	e7eb      	b.n	800993c <_printf_i+0x1dc>
 8009964:	2500      	movs	r5, #0
 8009966:	f104 0919 	add.w	r9, r4, #25
 800996a:	e7f5      	b.n	8009958 <_printf_i+0x1f8>
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1ac      	bne.n	80098ca <_printf_i+0x16a>
 8009970:	7803      	ldrb	r3, [r0, #0]
 8009972:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009976:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800997a:	e76c      	b.n	8009856 <_printf_i+0xf6>
 800997c:	0800cdba 	.word	0x0800cdba
 8009980:	0800cdcb 	.word	0x0800cdcb

08009984 <iprintf>:
 8009984:	b40f      	push	{r0, r1, r2, r3}
 8009986:	4b0a      	ldr	r3, [pc, #40]	; (80099b0 <iprintf+0x2c>)
 8009988:	b513      	push	{r0, r1, r4, lr}
 800998a:	681c      	ldr	r4, [r3, #0]
 800998c:	b124      	cbz	r4, 8009998 <iprintf+0x14>
 800998e:	69a3      	ldr	r3, [r4, #24]
 8009990:	b913      	cbnz	r3, 8009998 <iprintf+0x14>
 8009992:	4620      	mov	r0, r4
 8009994:	f001 f888 	bl	800aaa8 <__sinit>
 8009998:	ab05      	add	r3, sp, #20
 800999a:	9a04      	ldr	r2, [sp, #16]
 800999c:	68a1      	ldr	r1, [r4, #8]
 800999e:	9301      	str	r3, [sp, #4]
 80099a0:	4620      	mov	r0, r4
 80099a2:	f001 fe93 	bl	800b6cc <_vfiprintf_r>
 80099a6:	b002      	add	sp, #8
 80099a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099ac:	b004      	add	sp, #16
 80099ae:	4770      	bx	lr
 80099b0:	20000024 	.word	0x20000024

080099b4 <_puts_r>:
 80099b4:	b570      	push	{r4, r5, r6, lr}
 80099b6:	460e      	mov	r6, r1
 80099b8:	4605      	mov	r5, r0
 80099ba:	b118      	cbz	r0, 80099c4 <_puts_r+0x10>
 80099bc:	6983      	ldr	r3, [r0, #24]
 80099be:	b90b      	cbnz	r3, 80099c4 <_puts_r+0x10>
 80099c0:	f001 f872 	bl	800aaa8 <__sinit>
 80099c4:	69ab      	ldr	r3, [r5, #24]
 80099c6:	68ac      	ldr	r4, [r5, #8]
 80099c8:	b913      	cbnz	r3, 80099d0 <_puts_r+0x1c>
 80099ca:	4628      	mov	r0, r5
 80099cc:	f001 f86c 	bl	800aaa8 <__sinit>
 80099d0:	4b23      	ldr	r3, [pc, #140]	; (8009a60 <_puts_r+0xac>)
 80099d2:	429c      	cmp	r4, r3
 80099d4:	d117      	bne.n	8009a06 <_puts_r+0x52>
 80099d6:	686c      	ldr	r4, [r5, #4]
 80099d8:	89a3      	ldrh	r3, [r4, #12]
 80099da:	071b      	lsls	r3, r3, #28
 80099dc:	d51d      	bpl.n	8009a1a <_puts_r+0x66>
 80099de:	6923      	ldr	r3, [r4, #16]
 80099e0:	b1db      	cbz	r3, 8009a1a <_puts_r+0x66>
 80099e2:	3e01      	subs	r6, #1
 80099e4:	68a3      	ldr	r3, [r4, #8]
 80099e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80099ea:	3b01      	subs	r3, #1
 80099ec:	60a3      	str	r3, [r4, #8]
 80099ee:	b9e9      	cbnz	r1, 8009a2c <_puts_r+0x78>
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	da2e      	bge.n	8009a52 <_puts_r+0x9e>
 80099f4:	4622      	mov	r2, r4
 80099f6:	210a      	movs	r1, #10
 80099f8:	4628      	mov	r0, r5
 80099fa:	f000 f85f 	bl	8009abc <__swbuf_r>
 80099fe:	3001      	adds	r0, #1
 8009a00:	d011      	beq.n	8009a26 <_puts_r+0x72>
 8009a02:	200a      	movs	r0, #10
 8009a04:	e011      	b.n	8009a2a <_puts_r+0x76>
 8009a06:	4b17      	ldr	r3, [pc, #92]	; (8009a64 <_puts_r+0xb0>)
 8009a08:	429c      	cmp	r4, r3
 8009a0a:	d101      	bne.n	8009a10 <_puts_r+0x5c>
 8009a0c:	68ac      	ldr	r4, [r5, #8]
 8009a0e:	e7e3      	b.n	80099d8 <_puts_r+0x24>
 8009a10:	4b15      	ldr	r3, [pc, #84]	; (8009a68 <_puts_r+0xb4>)
 8009a12:	429c      	cmp	r4, r3
 8009a14:	bf08      	it	eq
 8009a16:	68ec      	ldreq	r4, [r5, #12]
 8009a18:	e7de      	b.n	80099d8 <_puts_r+0x24>
 8009a1a:	4621      	mov	r1, r4
 8009a1c:	4628      	mov	r0, r5
 8009a1e:	f000 f89f 	bl	8009b60 <__swsetup_r>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	d0dd      	beq.n	80099e2 <_puts_r+0x2e>
 8009a26:	f04f 30ff 	mov.w	r0, #4294967295
 8009a2a:	bd70      	pop	{r4, r5, r6, pc}
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	da04      	bge.n	8009a3a <_puts_r+0x86>
 8009a30:	69a2      	ldr	r2, [r4, #24]
 8009a32:	429a      	cmp	r2, r3
 8009a34:	dc06      	bgt.n	8009a44 <_puts_r+0x90>
 8009a36:	290a      	cmp	r1, #10
 8009a38:	d004      	beq.n	8009a44 <_puts_r+0x90>
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	6022      	str	r2, [r4, #0]
 8009a40:	7019      	strb	r1, [r3, #0]
 8009a42:	e7cf      	b.n	80099e4 <_puts_r+0x30>
 8009a44:	4622      	mov	r2, r4
 8009a46:	4628      	mov	r0, r5
 8009a48:	f000 f838 	bl	8009abc <__swbuf_r>
 8009a4c:	3001      	adds	r0, #1
 8009a4e:	d1c9      	bne.n	80099e4 <_puts_r+0x30>
 8009a50:	e7e9      	b.n	8009a26 <_puts_r+0x72>
 8009a52:	6823      	ldr	r3, [r4, #0]
 8009a54:	200a      	movs	r0, #10
 8009a56:	1c5a      	adds	r2, r3, #1
 8009a58:	6022      	str	r2, [r4, #0]
 8009a5a:	7018      	strb	r0, [r3, #0]
 8009a5c:	e7e5      	b.n	8009a2a <_puts_r+0x76>
 8009a5e:	bf00      	nop
 8009a60:	0800ce0c 	.word	0x0800ce0c
 8009a64:	0800ce2c 	.word	0x0800ce2c
 8009a68:	0800cdec 	.word	0x0800cdec

08009a6c <puts>:
 8009a6c:	4b02      	ldr	r3, [pc, #8]	; (8009a78 <puts+0xc>)
 8009a6e:	4601      	mov	r1, r0
 8009a70:	6818      	ldr	r0, [r3, #0]
 8009a72:	f7ff bf9f 	b.w	80099b4 <_puts_r>
 8009a76:	bf00      	nop
 8009a78:	20000024 	.word	0x20000024

08009a7c <siprintf>:
 8009a7c:	b40e      	push	{r1, r2, r3}
 8009a7e:	b500      	push	{lr}
 8009a80:	b09c      	sub	sp, #112	; 0x70
 8009a82:	ab1d      	add	r3, sp, #116	; 0x74
 8009a84:	9002      	str	r0, [sp, #8]
 8009a86:	9006      	str	r0, [sp, #24]
 8009a88:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009a8c:	4809      	ldr	r0, [pc, #36]	; (8009ab4 <siprintf+0x38>)
 8009a8e:	9107      	str	r1, [sp, #28]
 8009a90:	9104      	str	r1, [sp, #16]
 8009a92:	4909      	ldr	r1, [pc, #36]	; (8009ab8 <siprintf+0x3c>)
 8009a94:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a98:	9105      	str	r1, [sp, #20]
 8009a9a:	6800      	ldr	r0, [r0, #0]
 8009a9c:	9301      	str	r3, [sp, #4]
 8009a9e:	a902      	add	r1, sp, #8
 8009aa0:	f001 fcf2 	bl	800b488 <_svfiprintf_r>
 8009aa4:	9b02      	ldr	r3, [sp, #8]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	701a      	strb	r2, [r3, #0]
 8009aaa:	b01c      	add	sp, #112	; 0x70
 8009aac:	f85d eb04 	ldr.w	lr, [sp], #4
 8009ab0:	b003      	add	sp, #12
 8009ab2:	4770      	bx	lr
 8009ab4:	20000024 	.word	0x20000024
 8009ab8:	ffff0208 	.word	0xffff0208

08009abc <__swbuf_r>:
 8009abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009abe:	460e      	mov	r6, r1
 8009ac0:	4614      	mov	r4, r2
 8009ac2:	4605      	mov	r5, r0
 8009ac4:	b118      	cbz	r0, 8009ace <__swbuf_r+0x12>
 8009ac6:	6983      	ldr	r3, [r0, #24]
 8009ac8:	b90b      	cbnz	r3, 8009ace <__swbuf_r+0x12>
 8009aca:	f000 ffed 	bl	800aaa8 <__sinit>
 8009ace:	4b21      	ldr	r3, [pc, #132]	; (8009b54 <__swbuf_r+0x98>)
 8009ad0:	429c      	cmp	r4, r3
 8009ad2:	d12a      	bne.n	8009b2a <__swbuf_r+0x6e>
 8009ad4:	686c      	ldr	r4, [r5, #4]
 8009ad6:	69a3      	ldr	r3, [r4, #24]
 8009ad8:	60a3      	str	r3, [r4, #8]
 8009ada:	89a3      	ldrh	r3, [r4, #12]
 8009adc:	071a      	lsls	r2, r3, #28
 8009ade:	d52e      	bpl.n	8009b3e <__swbuf_r+0x82>
 8009ae0:	6923      	ldr	r3, [r4, #16]
 8009ae2:	b363      	cbz	r3, 8009b3e <__swbuf_r+0x82>
 8009ae4:	6923      	ldr	r3, [r4, #16]
 8009ae6:	6820      	ldr	r0, [r4, #0]
 8009ae8:	1ac0      	subs	r0, r0, r3
 8009aea:	6963      	ldr	r3, [r4, #20]
 8009aec:	b2f6      	uxtb	r6, r6
 8009aee:	4283      	cmp	r3, r0
 8009af0:	4637      	mov	r7, r6
 8009af2:	dc04      	bgt.n	8009afe <__swbuf_r+0x42>
 8009af4:	4621      	mov	r1, r4
 8009af6:	4628      	mov	r0, r5
 8009af8:	f000 ff6c 	bl	800a9d4 <_fflush_r>
 8009afc:	bb28      	cbnz	r0, 8009b4a <__swbuf_r+0x8e>
 8009afe:	68a3      	ldr	r3, [r4, #8]
 8009b00:	3b01      	subs	r3, #1
 8009b02:	60a3      	str	r3, [r4, #8]
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	1c5a      	adds	r2, r3, #1
 8009b08:	6022      	str	r2, [r4, #0]
 8009b0a:	701e      	strb	r6, [r3, #0]
 8009b0c:	6963      	ldr	r3, [r4, #20]
 8009b0e:	3001      	adds	r0, #1
 8009b10:	4283      	cmp	r3, r0
 8009b12:	d004      	beq.n	8009b1e <__swbuf_r+0x62>
 8009b14:	89a3      	ldrh	r3, [r4, #12]
 8009b16:	07db      	lsls	r3, r3, #31
 8009b18:	d519      	bpl.n	8009b4e <__swbuf_r+0x92>
 8009b1a:	2e0a      	cmp	r6, #10
 8009b1c:	d117      	bne.n	8009b4e <__swbuf_r+0x92>
 8009b1e:	4621      	mov	r1, r4
 8009b20:	4628      	mov	r0, r5
 8009b22:	f000 ff57 	bl	800a9d4 <_fflush_r>
 8009b26:	b190      	cbz	r0, 8009b4e <__swbuf_r+0x92>
 8009b28:	e00f      	b.n	8009b4a <__swbuf_r+0x8e>
 8009b2a:	4b0b      	ldr	r3, [pc, #44]	; (8009b58 <__swbuf_r+0x9c>)
 8009b2c:	429c      	cmp	r4, r3
 8009b2e:	d101      	bne.n	8009b34 <__swbuf_r+0x78>
 8009b30:	68ac      	ldr	r4, [r5, #8]
 8009b32:	e7d0      	b.n	8009ad6 <__swbuf_r+0x1a>
 8009b34:	4b09      	ldr	r3, [pc, #36]	; (8009b5c <__swbuf_r+0xa0>)
 8009b36:	429c      	cmp	r4, r3
 8009b38:	bf08      	it	eq
 8009b3a:	68ec      	ldreq	r4, [r5, #12]
 8009b3c:	e7cb      	b.n	8009ad6 <__swbuf_r+0x1a>
 8009b3e:	4621      	mov	r1, r4
 8009b40:	4628      	mov	r0, r5
 8009b42:	f000 f80d 	bl	8009b60 <__swsetup_r>
 8009b46:	2800      	cmp	r0, #0
 8009b48:	d0cc      	beq.n	8009ae4 <__swbuf_r+0x28>
 8009b4a:	f04f 37ff 	mov.w	r7, #4294967295
 8009b4e:	4638      	mov	r0, r7
 8009b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b52:	bf00      	nop
 8009b54:	0800ce0c 	.word	0x0800ce0c
 8009b58:	0800ce2c 	.word	0x0800ce2c
 8009b5c:	0800cdec 	.word	0x0800cdec

08009b60 <__swsetup_r>:
 8009b60:	4b32      	ldr	r3, [pc, #200]	; (8009c2c <__swsetup_r+0xcc>)
 8009b62:	b570      	push	{r4, r5, r6, lr}
 8009b64:	681d      	ldr	r5, [r3, #0]
 8009b66:	4606      	mov	r6, r0
 8009b68:	460c      	mov	r4, r1
 8009b6a:	b125      	cbz	r5, 8009b76 <__swsetup_r+0x16>
 8009b6c:	69ab      	ldr	r3, [r5, #24]
 8009b6e:	b913      	cbnz	r3, 8009b76 <__swsetup_r+0x16>
 8009b70:	4628      	mov	r0, r5
 8009b72:	f000 ff99 	bl	800aaa8 <__sinit>
 8009b76:	4b2e      	ldr	r3, [pc, #184]	; (8009c30 <__swsetup_r+0xd0>)
 8009b78:	429c      	cmp	r4, r3
 8009b7a:	d10f      	bne.n	8009b9c <__swsetup_r+0x3c>
 8009b7c:	686c      	ldr	r4, [r5, #4]
 8009b7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b82:	b29a      	uxth	r2, r3
 8009b84:	0715      	lsls	r5, r2, #28
 8009b86:	d42c      	bmi.n	8009be2 <__swsetup_r+0x82>
 8009b88:	06d0      	lsls	r0, r2, #27
 8009b8a:	d411      	bmi.n	8009bb0 <__swsetup_r+0x50>
 8009b8c:	2209      	movs	r2, #9
 8009b8e:	6032      	str	r2, [r6, #0]
 8009b90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b94:	81a3      	strh	r3, [r4, #12]
 8009b96:	f04f 30ff 	mov.w	r0, #4294967295
 8009b9a:	e03e      	b.n	8009c1a <__swsetup_r+0xba>
 8009b9c:	4b25      	ldr	r3, [pc, #148]	; (8009c34 <__swsetup_r+0xd4>)
 8009b9e:	429c      	cmp	r4, r3
 8009ba0:	d101      	bne.n	8009ba6 <__swsetup_r+0x46>
 8009ba2:	68ac      	ldr	r4, [r5, #8]
 8009ba4:	e7eb      	b.n	8009b7e <__swsetup_r+0x1e>
 8009ba6:	4b24      	ldr	r3, [pc, #144]	; (8009c38 <__swsetup_r+0xd8>)
 8009ba8:	429c      	cmp	r4, r3
 8009baa:	bf08      	it	eq
 8009bac:	68ec      	ldreq	r4, [r5, #12]
 8009bae:	e7e6      	b.n	8009b7e <__swsetup_r+0x1e>
 8009bb0:	0751      	lsls	r1, r2, #29
 8009bb2:	d512      	bpl.n	8009bda <__swsetup_r+0x7a>
 8009bb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bb6:	b141      	cbz	r1, 8009bca <__swsetup_r+0x6a>
 8009bb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bbc:	4299      	cmp	r1, r3
 8009bbe:	d002      	beq.n	8009bc6 <__swsetup_r+0x66>
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f001 fb5f 	bl	800b284 <_free_r>
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	6363      	str	r3, [r4, #52]	; 0x34
 8009bca:	89a3      	ldrh	r3, [r4, #12]
 8009bcc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009bd0:	81a3      	strh	r3, [r4, #12]
 8009bd2:	2300      	movs	r3, #0
 8009bd4:	6063      	str	r3, [r4, #4]
 8009bd6:	6923      	ldr	r3, [r4, #16]
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	89a3      	ldrh	r3, [r4, #12]
 8009bdc:	f043 0308 	orr.w	r3, r3, #8
 8009be0:	81a3      	strh	r3, [r4, #12]
 8009be2:	6923      	ldr	r3, [r4, #16]
 8009be4:	b94b      	cbnz	r3, 8009bfa <__swsetup_r+0x9a>
 8009be6:	89a3      	ldrh	r3, [r4, #12]
 8009be8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009bec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bf0:	d003      	beq.n	8009bfa <__swsetup_r+0x9a>
 8009bf2:	4621      	mov	r1, r4
 8009bf4:	4630      	mov	r0, r6
 8009bf6:	f001 f813 	bl	800ac20 <__smakebuf_r>
 8009bfa:	89a2      	ldrh	r2, [r4, #12]
 8009bfc:	f012 0301 	ands.w	r3, r2, #1
 8009c00:	d00c      	beq.n	8009c1c <__swsetup_r+0xbc>
 8009c02:	2300      	movs	r3, #0
 8009c04:	60a3      	str	r3, [r4, #8]
 8009c06:	6963      	ldr	r3, [r4, #20]
 8009c08:	425b      	negs	r3, r3
 8009c0a:	61a3      	str	r3, [r4, #24]
 8009c0c:	6923      	ldr	r3, [r4, #16]
 8009c0e:	b953      	cbnz	r3, 8009c26 <__swsetup_r+0xc6>
 8009c10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c14:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009c18:	d1ba      	bne.n	8009b90 <__swsetup_r+0x30>
 8009c1a:	bd70      	pop	{r4, r5, r6, pc}
 8009c1c:	0792      	lsls	r2, r2, #30
 8009c1e:	bf58      	it	pl
 8009c20:	6963      	ldrpl	r3, [r4, #20]
 8009c22:	60a3      	str	r3, [r4, #8]
 8009c24:	e7f2      	b.n	8009c0c <__swsetup_r+0xac>
 8009c26:	2000      	movs	r0, #0
 8009c28:	e7f7      	b.n	8009c1a <__swsetup_r+0xba>
 8009c2a:	bf00      	nop
 8009c2c:	20000024 	.word	0x20000024
 8009c30:	0800ce0c 	.word	0x0800ce0c
 8009c34:	0800ce2c 	.word	0x0800ce2c
 8009c38:	0800cdec 	.word	0x0800cdec

08009c3c <quorem>:
 8009c3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c40:	6903      	ldr	r3, [r0, #16]
 8009c42:	690c      	ldr	r4, [r1, #16]
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	4680      	mov	r8, r0
 8009c48:	f2c0 8082 	blt.w	8009d50 <quorem+0x114>
 8009c4c:	3c01      	subs	r4, #1
 8009c4e:	f101 0714 	add.w	r7, r1, #20
 8009c52:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009c56:	f100 0614 	add.w	r6, r0, #20
 8009c5a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8009c5e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009c62:	eb06 030c 	add.w	r3, r6, ip
 8009c66:	3501      	adds	r5, #1
 8009c68:	eb07 090c 	add.w	r9, r7, ip
 8009c6c:	9301      	str	r3, [sp, #4]
 8009c6e:	fbb0 f5f5 	udiv	r5, r0, r5
 8009c72:	b395      	cbz	r5, 8009cda <quorem+0x9e>
 8009c74:	f04f 0a00 	mov.w	sl, #0
 8009c78:	4638      	mov	r0, r7
 8009c7a:	46b6      	mov	lr, r6
 8009c7c:	46d3      	mov	fp, sl
 8009c7e:	f850 2b04 	ldr.w	r2, [r0], #4
 8009c82:	b293      	uxth	r3, r2
 8009c84:	fb05 a303 	mla	r3, r5, r3, sl
 8009c88:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c8c:	b29b      	uxth	r3, r3
 8009c8e:	ebab 0303 	sub.w	r3, fp, r3
 8009c92:	0c12      	lsrs	r2, r2, #16
 8009c94:	f8de b000 	ldr.w	fp, [lr]
 8009c98:	fb05 a202 	mla	r2, r5, r2, sl
 8009c9c:	fa13 f38b 	uxtah	r3, r3, fp
 8009ca0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009ca4:	fa1f fb82 	uxth.w	fp, r2
 8009ca8:	f8de 2000 	ldr.w	r2, [lr]
 8009cac:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8009cb0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009cb4:	b29b      	uxth	r3, r3
 8009cb6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009cba:	4581      	cmp	r9, r0
 8009cbc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8009cc0:	f84e 3b04 	str.w	r3, [lr], #4
 8009cc4:	d2db      	bcs.n	8009c7e <quorem+0x42>
 8009cc6:	f856 300c 	ldr.w	r3, [r6, ip]
 8009cca:	b933      	cbnz	r3, 8009cda <quorem+0x9e>
 8009ccc:	9b01      	ldr	r3, [sp, #4]
 8009cce:	3b04      	subs	r3, #4
 8009cd0:	429e      	cmp	r6, r3
 8009cd2:	461a      	mov	r2, r3
 8009cd4:	d330      	bcc.n	8009d38 <quorem+0xfc>
 8009cd6:	f8c8 4010 	str.w	r4, [r8, #16]
 8009cda:	4640      	mov	r0, r8
 8009cdc:	f001 f9fe 	bl	800b0dc <__mcmp>
 8009ce0:	2800      	cmp	r0, #0
 8009ce2:	db25      	blt.n	8009d30 <quorem+0xf4>
 8009ce4:	3501      	adds	r5, #1
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	f04f 0c00 	mov.w	ip, #0
 8009cec:	f857 2b04 	ldr.w	r2, [r7], #4
 8009cf0:	f8d0 e000 	ldr.w	lr, [r0]
 8009cf4:	b293      	uxth	r3, r2
 8009cf6:	ebac 0303 	sub.w	r3, ip, r3
 8009cfa:	0c12      	lsrs	r2, r2, #16
 8009cfc:	fa13 f38e 	uxtah	r3, r3, lr
 8009d00:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009d04:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d08:	b29b      	uxth	r3, r3
 8009d0a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d0e:	45b9      	cmp	r9, r7
 8009d10:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d14:	f840 3b04 	str.w	r3, [r0], #4
 8009d18:	d2e8      	bcs.n	8009cec <quorem+0xb0>
 8009d1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009d1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009d22:	b92a      	cbnz	r2, 8009d30 <quorem+0xf4>
 8009d24:	3b04      	subs	r3, #4
 8009d26:	429e      	cmp	r6, r3
 8009d28:	461a      	mov	r2, r3
 8009d2a:	d30b      	bcc.n	8009d44 <quorem+0x108>
 8009d2c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009d30:	4628      	mov	r0, r5
 8009d32:	b003      	add	sp, #12
 8009d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d38:	6812      	ldr	r2, [r2, #0]
 8009d3a:	3b04      	subs	r3, #4
 8009d3c:	2a00      	cmp	r2, #0
 8009d3e:	d1ca      	bne.n	8009cd6 <quorem+0x9a>
 8009d40:	3c01      	subs	r4, #1
 8009d42:	e7c5      	b.n	8009cd0 <quorem+0x94>
 8009d44:	6812      	ldr	r2, [r2, #0]
 8009d46:	3b04      	subs	r3, #4
 8009d48:	2a00      	cmp	r2, #0
 8009d4a:	d1ef      	bne.n	8009d2c <quorem+0xf0>
 8009d4c:	3c01      	subs	r4, #1
 8009d4e:	e7ea      	b.n	8009d26 <quorem+0xea>
 8009d50:	2000      	movs	r0, #0
 8009d52:	e7ee      	b.n	8009d32 <quorem+0xf6>
 8009d54:	0000      	movs	r0, r0
	...

08009d58 <_dtoa_r>:
 8009d58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d5c:	ec57 6b10 	vmov	r6, r7, d0
 8009d60:	b097      	sub	sp, #92	; 0x5c
 8009d62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009d64:	9106      	str	r1, [sp, #24]
 8009d66:	4604      	mov	r4, r0
 8009d68:	920b      	str	r2, [sp, #44]	; 0x2c
 8009d6a:	9312      	str	r3, [sp, #72]	; 0x48
 8009d6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009d70:	e9cd 6700 	strd	r6, r7, [sp]
 8009d74:	b93d      	cbnz	r5, 8009d86 <_dtoa_r+0x2e>
 8009d76:	2010      	movs	r0, #16
 8009d78:	f000 ff92 	bl	800aca0 <malloc>
 8009d7c:	6260      	str	r0, [r4, #36]	; 0x24
 8009d7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009d82:	6005      	str	r5, [r0, #0]
 8009d84:	60c5      	str	r5, [r0, #12]
 8009d86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d88:	6819      	ldr	r1, [r3, #0]
 8009d8a:	b151      	cbz	r1, 8009da2 <_dtoa_r+0x4a>
 8009d8c:	685a      	ldr	r2, [r3, #4]
 8009d8e:	604a      	str	r2, [r1, #4]
 8009d90:	2301      	movs	r3, #1
 8009d92:	4093      	lsls	r3, r2
 8009d94:	608b      	str	r3, [r1, #8]
 8009d96:	4620      	mov	r0, r4
 8009d98:	f000 ffbe 	bl	800ad18 <_Bfree>
 8009d9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009d9e:	2200      	movs	r2, #0
 8009da0:	601a      	str	r2, [r3, #0]
 8009da2:	1e3b      	subs	r3, r7, #0
 8009da4:	bfbb      	ittet	lt
 8009da6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009daa:	9301      	strlt	r3, [sp, #4]
 8009dac:	2300      	movge	r3, #0
 8009dae:	2201      	movlt	r2, #1
 8009db0:	bfac      	ite	ge
 8009db2:	f8c8 3000 	strge.w	r3, [r8]
 8009db6:	f8c8 2000 	strlt.w	r2, [r8]
 8009dba:	4baf      	ldr	r3, [pc, #700]	; (800a078 <_dtoa_r+0x320>)
 8009dbc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009dc0:	ea33 0308 	bics.w	r3, r3, r8
 8009dc4:	d114      	bne.n	8009df0 <_dtoa_r+0x98>
 8009dc6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009dc8:	f242 730f 	movw	r3, #9999	; 0x270f
 8009dcc:	6013      	str	r3, [r2, #0]
 8009dce:	9b00      	ldr	r3, [sp, #0]
 8009dd0:	b923      	cbnz	r3, 8009ddc <_dtoa_r+0x84>
 8009dd2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009dd6:	2800      	cmp	r0, #0
 8009dd8:	f000 8542 	beq.w	800a860 <_dtoa_r+0xb08>
 8009ddc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009dde:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800a08c <_dtoa_r+0x334>
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	f000 8544 	beq.w	800a870 <_dtoa_r+0xb18>
 8009de8:	f10b 0303 	add.w	r3, fp, #3
 8009dec:	f000 bd3e 	b.w	800a86c <_dtoa_r+0xb14>
 8009df0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009df4:	2200      	movs	r2, #0
 8009df6:	2300      	movs	r3, #0
 8009df8:	4630      	mov	r0, r6
 8009dfa:	4639      	mov	r1, r7
 8009dfc:	f7f6 fe8c 	bl	8000b18 <__aeabi_dcmpeq>
 8009e00:	4681      	mov	r9, r0
 8009e02:	b168      	cbz	r0, 8009e20 <_dtoa_r+0xc8>
 8009e04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009e06:	2301      	movs	r3, #1
 8009e08:	6013      	str	r3, [r2, #0]
 8009e0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	f000 8524 	beq.w	800a85a <_dtoa_r+0xb02>
 8009e12:	4b9a      	ldr	r3, [pc, #616]	; (800a07c <_dtoa_r+0x324>)
 8009e14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e16:	f103 3bff 	add.w	fp, r3, #4294967295
 8009e1a:	6013      	str	r3, [r2, #0]
 8009e1c:	f000 bd28 	b.w	800a870 <_dtoa_r+0xb18>
 8009e20:	aa14      	add	r2, sp, #80	; 0x50
 8009e22:	a915      	add	r1, sp, #84	; 0x54
 8009e24:	ec47 6b10 	vmov	d0, r6, r7
 8009e28:	4620      	mov	r0, r4
 8009e2a:	f001 f9ce 	bl	800b1ca <__d2b>
 8009e2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009e32:	9004      	str	r0, [sp, #16]
 8009e34:	2d00      	cmp	r5, #0
 8009e36:	d07c      	beq.n	8009f32 <_dtoa_r+0x1da>
 8009e38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009e40:	46b2      	mov	sl, r6
 8009e42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009e46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009e4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009e4e:	2200      	movs	r2, #0
 8009e50:	4b8b      	ldr	r3, [pc, #556]	; (800a080 <_dtoa_r+0x328>)
 8009e52:	4650      	mov	r0, sl
 8009e54:	4659      	mov	r1, fp
 8009e56:	f7f6 fa3f 	bl	80002d8 <__aeabi_dsub>
 8009e5a:	a381      	add	r3, pc, #516	; (adr r3, 800a060 <_dtoa_r+0x308>)
 8009e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e60:	f7f6 fbf2 	bl	8000648 <__aeabi_dmul>
 8009e64:	a380      	add	r3, pc, #512	; (adr r3, 800a068 <_dtoa_r+0x310>)
 8009e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6a:	f7f6 fa37 	bl	80002dc <__adddf3>
 8009e6e:	4606      	mov	r6, r0
 8009e70:	4628      	mov	r0, r5
 8009e72:	460f      	mov	r7, r1
 8009e74:	f7f6 fb7e 	bl	8000574 <__aeabi_i2d>
 8009e78:	a37d      	add	r3, pc, #500	; (adr r3, 800a070 <_dtoa_r+0x318>)
 8009e7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e7e:	f7f6 fbe3 	bl	8000648 <__aeabi_dmul>
 8009e82:	4602      	mov	r2, r0
 8009e84:	460b      	mov	r3, r1
 8009e86:	4630      	mov	r0, r6
 8009e88:	4639      	mov	r1, r7
 8009e8a:	f7f6 fa27 	bl	80002dc <__adddf3>
 8009e8e:	4606      	mov	r6, r0
 8009e90:	460f      	mov	r7, r1
 8009e92:	f7f6 fe89 	bl	8000ba8 <__aeabi_d2iz>
 8009e96:	2200      	movs	r2, #0
 8009e98:	4682      	mov	sl, r0
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	4639      	mov	r1, r7
 8009ea0:	f7f6 fe44 	bl	8000b2c <__aeabi_dcmplt>
 8009ea4:	b148      	cbz	r0, 8009eba <_dtoa_r+0x162>
 8009ea6:	4650      	mov	r0, sl
 8009ea8:	f7f6 fb64 	bl	8000574 <__aeabi_i2d>
 8009eac:	4632      	mov	r2, r6
 8009eae:	463b      	mov	r3, r7
 8009eb0:	f7f6 fe32 	bl	8000b18 <__aeabi_dcmpeq>
 8009eb4:	b908      	cbnz	r0, 8009eba <_dtoa_r+0x162>
 8009eb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009eba:	f1ba 0f16 	cmp.w	sl, #22
 8009ebe:	d859      	bhi.n	8009f74 <_dtoa_r+0x21c>
 8009ec0:	4970      	ldr	r1, [pc, #448]	; (800a084 <_dtoa_r+0x32c>)
 8009ec2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009ec6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eca:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ece:	f7f6 fe4b 	bl	8000b68 <__aeabi_dcmpgt>
 8009ed2:	2800      	cmp	r0, #0
 8009ed4:	d050      	beq.n	8009f78 <_dtoa_r+0x220>
 8009ed6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009eda:	2300      	movs	r3, #0
 8009edc:	930f      	str	r3, [sp, #60]	; 0x3c
 8009ede:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ee0:	1b5d      	subs	r5, r3, r5
 8009ee2:	f1b5 0801 	subs.w	r8, r5, #1
 8009ee6:	bf49      	itett	mi
 8009ee8:	f1c5 0301 	rsbmi	r3, r5, #1
 8009eec:	2300      	movpl	r3, #0
 8009eee:	9305      	strmi	r3, [sp, #20]
 8009ef0:	f04f 0800 	movmi.w	r8, #0
 8009ef4:	bf58      	it	pl
 8009ef6:	9305      	strpl	r3, [sp, #20]
 8009ef8:	f1ba 0f00 	cmp.w	sl, #0
 8009efc:	db3e      	blt.n	8009f7c <_dtoa_r+0x224>
 8009efe:	2300      	movs	r3, #0
 8009f00:	44d0      	add	r8, sl
 8009f02:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009f06:	9307      	str	r3, [sp, #28]
 8009f08:	9b06      	ldr	r3, [sp, #24]
 8009f0a:	2b09      	cmp	r3, #9
 8009f0c:	f200 8090 	bhi.w	800a030 <_dtoa_r+0x2d8>
 8009f10:	2b05      	cmp	r3, #5
 8009f12:	bfc4      	itt	gt
 8009f14:	3b04      	subgt	r3, #4
 8009f16:	9306      	strgt	r3, [sp, #24]
 8009f18:	9b06      	ldr	r3, [sp, #24]
 8009f1a:	f1a3 0302 	sub.w	r3, r3, #2
 8009f1e:	bfcc      	ite	gt
 8009f20:	2500      	movgt	r5, #0
 8009f22:	2501      	movle	r5, #1
 8009f24:	2b03      	cmp	r3, #3
 8009f26:	f200 808f 	bhi.w	800a048 <_dtoa_r+0x2f0>
 8009f2a:	e8df f003 	tbb	[pc, r3]
 8009f2e:	7f7d      	.short	0x7f7d
 8009f30:	7131      	.short	0x7131
 8009f32:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009f36:	441d      	add	r5, r3
 8009f38:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009f3c:	2820      	cmp	r0, #32
 8009f3e:	dd13      	ble.n	8009f68 <_dtoa_r+0x210>
 8009f40:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009f44:	9b00      	ldr	r3, [sp, #0]
 8009f46:	fa08 f800 	lsl.w	r8, r8, r0
 8009f4a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009f4e:	fa23 f000 	lsr.w	r0, r3, r0
 8009f52:	ea48 0000 	orr.w	r0, r8, r0
 8009f56:	f7f6 fafd 	bl	8000554 <__aeabi_ui2d>
 8009f5a:	2301      	movs	r3, #1
 8009f5c:	4682      	mov	sl, r0
 8009f5e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009f62:	3d01      	subs	r5, #1
 8009f64:	9313      	str	r3, [sp, #76]	; 0x4c
 8009f66:	e772      	b.n	8009e4e <_dtoa_r+0xf6>
 8009f68:	9b00      	ldr	r3, [sp, #0]
 8009f6a:	f1c0 0020 	rsb	r0, r0, #32
 8009f6e:	fa03 f000 	lsl.w	r0, r3, r0
 8009f72:	e7f0      	b.n	8009f56 <_dtoa_r+0x1fe>
 8009f74:	2301      	movs	r3, #1
 8009f76:	e7b1      	b.n	8009edc <_dtoa_r+0x184>
 8009f78:	900f      	str	r0, [sp, #60]	; 0x3c
 8009f7a:	e7b0      	b.n	8009ede <_dtoa_r+0x186>
 8009f7c:	9b05      	ldr	r3, [sp, #20]
 8009f7e:	eba3 030a 	sub.w	r3, r3, sl
 8009f82:	9305      	str	r3, [sp, #20]
 8009f84:	f1ca 0300 	rsb	r3, sl, #0
 8009f88:	9307      	str	r3, [sp, #28]
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	930e      	str	r3, [sp, #56]	; 0x38
 8009f8e:	e7bb      	b.n	8009f08 <_dtoa_r+0x1b0>
 8009f90:	2301      	movs	r3, #1
 8009f92:	930a      	str	r3, [sp, #40]	; 0x28
 8009f94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	dd59      	ble.n	800a04e <_dtoa_r+0x2f6>
 8009f9a:	9302      	str	r3, [sp, #8]
 8009f9c:	4699      	mov	r9, r3
 8009f9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	6072      	str	r2, [r6, #4]
 8009fa4:	2204      	movs	r2, #4
 8009fa6:	f102 0014 	add.w	r0, r2, #20
 8009faa:	4298      	cmp	r0, r3
 8009fac:	6871      	ldr	r1, [r6, #4]
 8009fae:	d953      	bls.n	800a058 <_dtoa_r+0x300>
 8009fb0:	4620      	mov	r0, r4
 8009fb2:	f000 fe7d 	bl	800acb0 <_Balloc>
 8009fb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fb8:	6030      	str	r0, [r6, #0]
 8009fba:	f1b9 0f0e 	cmp.w	r9, #14
 8009fbe:	f8d3 b000 	ldr.w	fp, [r3]
 8009fc2:	f200 80e6 	bhi.w	800a192 <_dtoa_r+0x43a>
 8009fc6:	2d00      	cmp	r5, #0
 8009fc8:	f000 80e3 	beq.w	800a192 <_dtoa_r+0x43a>
 8009fcc:	ed9d 7b00 	vldr	d7, [sp]
 8009fd0:	f1ba 0f00 	cmp.w	sl, #0
 8009fd4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009fd8:	dd74      	ble.n	800a0c4 <_dtoa_r+0x36c>
 8009fda:	4a2a      	ldr	r2, [pc, #168]	; (800a084 <_dtoa_r+0x32c>)
 8009fdc:	f00a 030f 	and.w	r3, sl, #15
 8009fe0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009fe4:	ed93 7b00 	vldr	d7, [r3]
 8009fe8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009fec:	06f0      	lsls	r0, r6, #27
 8009fee:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009ff2:	d565      	bpl.n	800a0c0 <_dtoa_r+0x368>
 8009ff4:	4b24      	ldr	r3, [pc, #144]	; (800a088 <_dtoa_r+0x330>)
 8009ff6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009ffa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009ffe:	f7f6 fc4d 	bl	800089c <__aeabi_ddiv>
 800a002:	e9cd 0100 	strd	r0, r1, [sp]
 800a006:	f006 060f 	and.w	r6, r6, #15
 800a00a:	2503      	movs	r5, #3
 800a00c:	4f1e      	ldr	r7, [pc, #120]	; (800a088 <_dtoa_r+0x330>)
 800a00e:	e04c      	b.n	800a0aa <_dtoa_r+0x352>
 800a010:	2301      	movs	r3, #1
 800a012:	930a      	str	r3, [sp, #40]	; 0x28
 800a014:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a016:	4453      	add	r3, sl
 800a018:	f103 0901 	add.w	r9, r3, #1
 800a01c:	9302      	str	r3, [sp, #8]
 800a01e:	464b      	mov	r3, r9
 800a020:	2b01      	cmp	r3, #1
 800a022:	bfb8      	it	lt
 800a024:	2301      	movlt	r3, #1
 800a026:	e7ba      	b.n	8009f9e <_dtoa_r+0x246>
 800a028:	2300      	movs	r3, #0
 800a02a:	e7b2      	b.n	8009f92 <_dtoa_r+0x23a>
 800a02c:	2300      	movs	r3, #0
 800a02e:	e7f0      	b.n	800a012 <_dtoa_r+0x2ba>
 800a030:	2501      	movs	r5, #1
 800a032:	2300      	movs	r3, #0
 800a034:	9306      	str	r3, [sp, #24]
 800a036:	950a      	str	r5, [sp, #40]	; 0x28
 800a038:	f04f 33ff 	mov.w	r3, #4294967295
 800a03c:	9302      	str	r3, [sp, #8]
 800a03e:	4699      	mov	r9, r3
 800a040:	2200      	movs	r2, #0
 800a042:	2312      	movs	r3, #18
 800a044:	920b      	str	r2, [sp, #44]	; 0x2c
 800a046:	e7aa      	b.n	8009f9e <_dtoa_r+0x246>
 800a048:	2301      	movs	r3, #1
 800a04a:	930a      	str	r3, [sp, #40]	; 0x28
 800a04c:	e7f4      	b.n	800a038 <_dtoa_r+0x2e0>
 800a04e:	2301      	movs	r3, #1
 800a050:	9302      	str	r3, [sp, #8]
 800a052:	4699      	mov	r9, r3
 800a054:	461a      	mov	r2, r3
 800a056:	e7f5      	b.n	800a044 <_dtoa_r+0x2ec>
 800a058:	3101      	adds	r1, #1
 800a05a:	6071      	str	r1, [r6, #4]
 800a05c:	0052      	lsls	r2, r2, #1
 800a05e:	e7a2      	b.n	8009fa6 <_dtoa_r+0x24e>
 800a060:	636f4361 	.word	0x636f4361
 800a064:	3fd287a7 	.word	0x3fd287a7
 800a068:	8b60c8b3 	.word	0x8b60c8b3
 800a06c:	3fc68a28 	.word	0x3fc68a28
 800a070:	509f79fb 	.word	0x509f79fb
 800a074:	3fd34413 	.word	0x3fd34413
 800a078:	7ff00000 	.word	0x7ff00000
 800a07c:	0800cdb9 	.word	0x0800cdb9
 800a080:	3ff80000 	.word	0x3ff80000
 800a084:	0800ce78 	.word	0x0800ce78
 800a088:	0800ce50 	.word	0x0800ce50
 800a08c:	0800cde5 	.word	0x0800cde5
 800a090:	07f1      	lsls	r1, r6, #31
 800a092:	d508      	bpl.n	800a0a6 <_dtoa_r+0x34e>
 800a094:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a09c:	f7f6 fad4 	bl	8000648 <__aeabi_dmul>
 800a0a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a0a4:	3501      	adds	r5, #1
 800a0a6:	1076      	asrs	r6, r6, #1
 800a0a8:	3708      	adds	r7, #8
 800a0aa:	2e00      	cmp	r6, #0
 800a0ac:	d1f0      	bne.n	800a090 <_dtoa_r+0x338>
 800a0ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800a0b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0b6:	f7f6 fbf1 	bl	800089c <__aeabi_ddiv>
 800a0ba:	e9cd 0100 	strd	r0, r1, [sp]
 800a0be:	e01a      	b.n	800a0f6 <_dtoa_r+0x39e>
 800a0c0:	2502      	movs	r5, #2
 800a0c2:	e7a3      	b.n	800a00c <_dtoa_r+0x2b4>
 800a0c4:	f000 80a0 	beq.w	800a208 <_dtoa_r+0x4b0>
 800a0c8:	f1ca 0600 	rsb	r6, sl, #0
 800a0cc:	4b9f      	ldr	r3, [pc, #636]	; (800a34c <_dtoa_r+0x5f4>)
 800a0ce:	4fa0      	ldr	r7, [pc, #640]	; (800a350 <_dtoa_r+0x5f8>)
 800a0d0:	f006 020f 	and.w	r2, r6, #15
 800a0d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a0d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a0e0:	f7f6 fab2 	bl	8000648 <__aeabi_dmul>
 800a0e4:	e9cd 0100 	strd	r0, r1, [sp]
 800a0e8:	1136      	asrs	r6, r6, #4
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	2502      	movs	r5, #2
 800a0ee:	2e00      	cmp	r6, #0
 800a0f0:	d17f      	bne.n	800a1f2 <_dtoa_r+0x49a>
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d1e1      	bne.n	800a0ba <_dtoa_r+0x362>
 800a0f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	f000 8087 	beq.w	800a20c <_dtoa_r+0x4b4>
 800a0fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a102:	2200      	movs	r2, #0
 800a104:	4b93      	ldr	r3, [pc, #588]	; (800a354 <_dtoa_r+0x5fc>)
 800a106:	4630      	mov	r0, r6
 800a108:	4639      	mov	r1, r7
 800a10a:	f7f6 fd0f 	bl	8000b2c <__aeabi_dcmplt>
 800a10e:	2800      	cmp	r0, #0
 800a110:	d07c      	beq.n	800a20c <_dtoa_r+0x4b4>
 800a112:	f1b9 0f00 	cmp.w	r9, #0
 800a116:	d079      	beq.n	800a20c <_dtoa_r+0x4b4>
 800a118:	9b02      	ldr	r3, [sp, #8]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	dd35      	ble.n	800a18a <_dtoa_r+0x432>
 800a11e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800a122:	9308      	str	r3, [sp, #32]
 800a124:	4639      	mov	r1, r7
 800a126:	2200      	movs	r2, #0
 800a128:	4b8b      	ldr	r3, [pc, #556]	; (800a358 <_dtoa_r+0x600>)
 800a12a:	4630      	mov	r0, r6
 800a12c:	f7f6 fa8c 	bl	8000648 <__aeabi_dmul>
 800a130:	e9cd 0100 	strd	r0, r1, [sp]
 800a134:	9f02      	ldr	r7, [sp, #8]
 800a136:	3501      	adds	r5, #1
 800a138:	4628      	mov	r0, r5
 800a13a:	f7f6 fa1b 	bl	8000574 <__aeabi_i2d>
 800a13e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a142:	f7f6 fa81 	bl	8000648 <__aeabi_dmul>
 800a146:	2200      	movs	r2, #0
 800a148:	4b84      	ldr	r3, [pc, #528]	; (800a35c <_dtoa_r+0x604>)
 800a14a:	f7f6 f8c7 	bl	80002dc <__adddf3>
 800a14e:	4605      	mov	r5, r0
 800a150:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800a154:	2f00      	cmp	r7, #0
 800a156:	d15d      	bne.n	800a214 <_dtoa_r+0x4bc>
 800a158:	2200      	movs	r2, #0
 800a15a:	4b81      	ldr	r3, [pc, #516]	; (800a360 <_dtoa_r+0x608>)
 800a15c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a160:	f7f6 f8ba 	bl	80002d8 <__aeabi_dsub>
 800a164:	462a      	mov	r2, r5
 800a166:	4633      	mov	r3, r6
 800a168:	e9cd 0100 	strd	r0, r1, [sp]
 800a16c:	f7f6 fcfc 	bl	8000b68 <__aeabi_dcmpgt>
 800a170:	2800      	cmp	r0, #0
 800a172:	f040 8288 	bne.w	800a686 <_dtoa_r+0x92e>
 800a176:	462a      	mov	r2, r5
 800a178:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a17c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a180:	f7f6 fcd4 	bl	8000b2c <__aeabi_dcmplt>
 800a184:	2800      	cmp	r0, #0
 800a186:	f040 827c 	bne.w	800a682 <_dtoa_r+0x92a>
 800a18a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a18e:	e9cd 2300 	strd	r2, r3, [sp]
 800a192:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a194:	2b00      	cmp	r3, #0
 800a196:	f2c0 8150 	blt.w	800a43a <_dtoa_r+0x6e2>
 800a19a:	f1ba 0f0e 	cmp.w	sl, #14
 800a19e:	f300 814c 	bgt.w	800a43a <_dtoa_r+0x6e2>
 800a1a2:	4b6a      	ldr	r3, [pc, #424]	; (800a34c <_dtoa_r+0x5f4>)
 800a1a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a1a8:	ed93 7b00 	vldr	d7, [r3]
 800a1ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a1b4:	f280 80d8 	bge.w	800a368 <_dtoa_r+0x610>
 800a1b8:	f1b9 0f00 	cmp.w	r9, #0
 800a1bc:	f300 80d4 	bgt.w	800a368 <_dtoa_r+0x610>
 800a1c0:	f040 825e 	bne.w	800a680 <_dtoa_r+0x928>
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	4b66      	ldr	r3, [pc, #408]	; (800a360 <_dtoa_r+0x608>)
 800a1c8:	ec51 0b17 	vmov	r0, r1, d7
 800a1cc:	f7f6 fa3c 	bl	8000648 <__aeabi_dmul>
 800a1d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1d4:	f7f6 fcbe 	bl	8000b54 <__aeabi_dcmpge>
 800a1d8:	464f      	mov	r7, r9
 800a1da:	464e      	mov	r6, r9
 800a1dc:	2800      	cmp	r0, #0
 800a1de:	f040 8234 	bne.w	800a64a <_dtoa_r+0x8f2>
 800a1e2:	2331      	movs	r3, #49	; 0x31
 800a1e4:	f10b 0501 	add.w	r5, fp, #1
 800a1e8:	f88b 3000 	strb.w	r3, [fp]
 800a1ec:	f10a 0a01 	add.w	sl, sl, #1
 800a1f0:	e22f      	b.n	800a652 <_dtoa_r+0x8fa>
 800a1f2:	07f2      	lsls	r2, r6, #31
 800a1f4:	d505      	bpl.n	800a202 <_dtoa_r+0x4aa>
 800a1f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a1fa:	f7f6 fa25 	bl	8000648 <__aeabi_dmul>
 800a1fe:	3501      	adds	r5, #1
 800a200:	2301      	movs	r3, #1
 800a202:	1076      	asrs	r6, r6, #1
 800a204:	3708      	adds	r7, #8
 800a206:	e772      	b.n	800a0ee <_dtoa_r+0x396>
 800a208:	2502      	movs	r5, #2
 800a20a:	e774      	b.n	800a0f6 <_dtoa_r+0x39e>
 800a20c:	f8cd a020 	str.w	sl, [sp, #32]
 800a210:	464f      	mov	r7, r9
 800a212:	e791      	b.n	800a138 <_dtoa_r+0x3e0>
 800a214:	4b4d      	ldr	r3, [pc, #308]	; (800a34c <_dtoa_r+0x5f4>)
 800a216:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a21a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800a21e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a220:	2b00      	cmp	r3, #0
 800a222:	d047      	beq.n	800a2b4 <_dtoa_r+0x55c>
 800a224:	4602      	mov	r2, r0
 800a226:	460b      	mov	r3, r1
 800a228:	2000      	movs	r0, #0
 800a22a:	494e      	ldr	r1, [pc, #312]	; (800a364 <_dtoa_r+0x60c>)
 800a22c:	f7f6 fb36 	bl	800089c <__aeabi_ddiv>
 800a230:	462a      	mov	r2, r5
 800a232:	4633      	mov	r3, r6
 800a234:	f7f6 f850 	bl	80002d8 <__aeabi_dsub>
 800a238:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a23c:	465d      	mov	r5, fp
 800a23e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a242:	f7f6 fcb1 	bl	8000ba8 <__aeabi_d2iz>
 800a246:	4606      	mov	r6, r0
 800a248:	f7f6 f994 	bl	8000574 <__aeabi_i2d>
 800a24c:	4602      	mov	r2, r0
 800a24e:	460b      	mov	r3, r1
 800a250:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a254:	f7f6 f840 	bl	80002d8 <__aeabi_dsub>
 800a258:	3630      	adds	r6, #48	; 0x30
 800a25a:	f805 6b01 	strb.w	r6, [r5], #1
 800a25e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a262:	e9cd 0100 	strd	r0, r1, [sp]
 800a266:	f7f6 fc61 	bl	8000b2c <__aeabi_dcmplt>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	d163      	bne.n	800a336 <_dtoa_r+0x5de>
 800a26e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a272:	2000      	movs	r0, #0
 800a274:	4937      	ldr	r1, [pc, #220]	; (800a354 <_dtoa_r+0x5fc>)
 800a276:	f7f6 f82f 	bl	80002d8 <__aeabi_dsub>
 800a27a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a27e:	f7f6 fc55 	bl	8000b2c <__aeabi_dcmplt>
 800a282:	2800      	cmp	r0, #0
 800a284:	f040 80b7 	bne.w	800a3f6 <_dtoa_r+0x69e>
 800a288:	eba5 030b 	sub.w	r3, r5, fp
 800a28c:	429f      	cmp	r7, r3
 800a28e:	f77f af7c 	ble.w	800a18a <_dtoa_r+0x432>
 800a292:	2200      	movs	r2, #0
 800a294:	4b30      	ldr	r3, [pc, #192]	; (800a358 <_dtoa_r+0x600>)
 800a296:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a29a:	f7f6 f9d5 	bl	8000648 <__aeabi_dmul>
 800a29e:	2200      	movs	r2, #0
 800a2a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a2a4:	4b2c      	ldr	r3, [pc, #176]	; (800a358 <_dtoa_r+0x600>)
 800a2a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2aa:	f7f6 f9cd 	bl	8000648 <__aeabi_dmul>
 800a2ae:	e9cd 0100 	strd	r0, r1, [sp]
 800a2b2:	e7c4      	b.n	800a23e <_dtoa_r+0x4e6>
 800a2b4:	462a      	mov	r2, r5
 800a2b6:	4633      	mov	r3, r6
 800a2b8:	f7f6 f9c6 	bl	8000648 <__aeabi_dmul>
 800a2bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800a2c0:	eb0b 0507 	add.w	r5, fp, r7
 800a2c4:	465e      	mov	r6, fp
 800a2c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2ca:	f7f6 fc6d 	bl	8000ba8 <__aeabi_d2iz>
 800a2ce:	4607      	mov	r7, r0
 800a2d0:	f7f6 f950 	bl	8000574 <__aeabi_i2d>
 800a2d4:	3730      	adds	r7, #48	; 0x30
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	460b      	mov	r3, r1
 800a2da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a2de:	f7f5 fffb 	bl	80002d8 <__aeabi_dsub>
 800a2e2:	f806 7b01 	strb.w	r7, [r6], #1
 800a2e6:	42ae      	cmp	r6, r5
 800a2e8:	e9cd 0100 	strd	r0, r1, [sp]
 800a2ec:	f04f 0200 	mov.w	r2, #0
 800a2f0:	d126      	bne.n	800a340 <_dtoa_r+0x5e8>
 800a2f2:	4b1c      	ldr	r3, [pc, #112]	; (800a364 <_dtoa_r+0x60c>)
 800a2f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a2f8:	f7f5 fff0 	bl	80002dc <__adddf3>
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	460b      	mov	r3, r1
 800a300:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a304:	f7f6 fc30 	bl	8000b68 <__aeabi_dcmpgt>
 800a308:	2800      	cmp	r0, #0
 800a30a:	d174      	bne.n	800a3f6 <_dtoa_r+0x69e>
 800a30c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a310:	2000      	movs	r0, #0
 800a312:	4914      	ldr	r1, [pc, #80]	; (800a364 <_dtoa_r+0x60c>)
 800a314:	f7f5 ffe0 	bl	80002d8 <__aeabi_dsub>
 800a318:	4602      	mov	r2, r0
 800a31a:	460b      	mov	r3, r1
 800a31c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a320:	f7f6 fc04 	bl	8000b2c <__aeabi_dcmplt>
 800a324:	2800      	cmp	r0, #0
 800a326:	f43f af30 	beq.w	800a18a <_dtoa_r+0x432>
 800a32a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a32e:	2b30      	cmp	r3, #48	; 0x30
 800a330:	f105 32ff 	add.w	r2, r5, #4294967295
 800a334:	d002      	beq.n	800a33c <_dtoa_r+0x5e4>
 800a336:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a33a:	e04a      	b.n	800a3d2 <_dtoa_r+0x67a>
 800a33c:	4615      	mov	r5, r2
 800a33e:	e7f4      	b.n	800a32a <_dtoa_r+0x5d2>
 800a340:	4b05      	ldr	r3, [pc, #20]	; (800a358 <_dtoa_r+0x600>)
 800a342:	f7f6 f981 	bl	8000648 <__aeabi_dmul>
 800a346:	e9cd 0100 	strd	r0, r1, [sp]
 800a34a:	e7bc      	b.n	800a2c6 <_dtoa_r+0x56e>
 800a34c:	0800ce78 	.word	0x0800ce78
 800a350:	0800ce50 	.word	0x0800ce50
 800a354:	3ff00000 	.word	0x3ff00000
 800a358:	40240000 	.word	0x40240000
 800a35c:	401c0000 	.word	0x401c0000
 800a360:	40140000 	.word	0x40140000
 800a364:	3fe00000 	.word	0x3fe00000
 800a368:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a36c:	465d      	mov	r5, fp
 800a36e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a372:	4630      	mov	r0, r6
 800a374:	4639      	mov	r1, r7
 800a376:	f7f6 fa91 	bl	800089c <__aeabi_ddiv>
 800a37a:	f7f6 fc15 	bl	8000ba8 <__aeabi_d2iz>
 800a37e:	4680      	mov	r8, r0
 800a380:	f7f6 f8f8 	bl	8000574 <__aeabi_i2d>
 800a384:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a388:	f7f6 f95e 	bl	8000648 <__aeabi_dmul>
 800a38c:	4602      	mov	r2, r0
 800a38e:	460b      	mov	r3, r1
 800a390:	4630      	mov	r0, r6
 800a392:	4639      	mov	r1, r7
 800a394:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a398:	f7f5 ff9e 	bl	80002d8 <__aeabi_dsub>
 800a39c:	f805 6b01 	strb.w	r6, [r5], #1
 800a3a0:	eba5 060b 	sub.w	r6, r5, fp
 800a3a4:	45b1      	cmp	r9, r6
 800a3a6:	4602      	mov	r2, r0
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	d139      	bne.n	800a420 <_dtoa_r+0x6c8>
 800a3ac:	f7f5 ff96 	bl	80002dc <__adddf3>
 800a3b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	460f      	mov	r7, r1
 800a3b8:	f7f6 fbd6 	bl	8000b68 <__aeabi_dcmpgt>
 800a3bc:	b9c8      	cbnz	r0, 800a3f2 <_dtoa_r+0x69a>
 800a3be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a3c2:	4630      	mov	r0, r6
 800a3c4:	4639      	mov	r1, r7
 800a3c6:	f7f6 fba7 	bl	8000b18 <__aeabi_dcmpeq>
 800a3ca:	b110      	cbz	r0, 800a3d2 <_dtoa_r+0x67a>
 800a3cc:	f018 0f01 	tst.w	r8, #1
 800a3d0:	d10f      	bne.n	800a3f2 <_dtoa_r+0x69a>
 800a3d2:	9904      	ldr	r1, [sp, #16]
 800a3d4:	4620      	mov	r0, r4
 800a3d6:	f000 fc9f 	bl	800ad18 <_Bfree>
 800a3da:	2300      	movs	r3, #0
 800a3dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3de:	702b      	strb	r3, [r5, #0]
 800a3e0:	f10a 0301 	add.w	r3, sl, #1
 800a3e4:	6013      	str	r3, [r2, #0]
 800a3e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f000 8241 	beq.w	800a870 <_dtoa_r+0xb18>
 800a3ee:	601d      	str	r5, [r3, #0]
 800a3f0:	e23e      	b.n	800a870 <_dtoa_r+0xb18>
 800a3f2:	f8cd a020 	str.w	sl, [sp, #32]
 800a3f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a3fa:	2a39      	cmp	r2, #57	; 0x39
 800a3fc:	f105 33ff 	add.w	r3, r5, #4294967295
 800a400:	d108      	bne.n	800a414 <_dtoa_r+0x6bc>
 800a402:	459b      	cmp	fp, r3
 800a404:	d10a      	bne.n	800a41c <_dtoa_r+0x6c4>
 800a406:	9b08      	ldr	r3, [sp, #32]
 800a408:	3301      	adds	r3, #1
 800a40a:	9308      	str	r3, [sp, #32]
 800a40c:	2330      	movs	r3, #48	; 0x30
 800a40e:	f88b 3000 	strb.w	r3, [fp]
 800a412:	465b      	mov	r3, fp
 800a414:	781a      	ldrb	r2, [r3, #0]
 800a416:	3201      	adds	r2, #1
 800a418:	701a      	strb	r2, [r3, #0]
 800a41a:	e78c      	b.n	800a336 <_dtoa_r+0x5de>
 800a41c:	461d      	mov	r5, r3
 800a41e:	e7ea      	b.n	800a3f6 <_dtoa_r+0x69e>
 800a420:	2200      	movs	r2, #0
 800a422:	4b9b      	ldr	r3, [pc, #620]	; (800a690 <_dtoa_r+0x938>)
 800a424:	f7f6 f910 	bl	8000648 <__aeabi_dmul>
 800a428:	2200      	movs	r2, #0
 800a42a:	2300      	movs	r3, #0
 800a42c:	4606      	mov	r6, r0
 800a42e:	460f      	mov	r7, r1
 800a430:	f7f6 fb72 	bl	8000b18 <__aeabi_dcmpeq>
 800a434:	2800      	cmp	r0, #0
 800a436:	d09a      	beq.n	800a36e <_dtoa_r+0x616>
 800a438:	e7cb      	b.n	800a3d2 <_dtoa_r+0x67a>
 800a43a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a43c:	2a00      	cmp	r2, #0
 800a43e:	f000 808b 	beq.w	800a558 <_dtoa_r+0x800>
 800a442:	9a06      	ldr	r2, [sp, #24]
 800a444:	2a01      	cmp	r2, #1
 800a446:	dc6e      	bgt.n	800a526 <_dtoa_r+0x7ce>
 800a448:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a44a:	2a00      	cmp	r2, #0
 800a44c:	d067      	beq.n	800a51e <_dtoa_r+0x7c6>
 800a44e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a452:	9f07      	ldr	r7, [sp, #28]
 800a454:	9d05      	ldr	r5, [sp, #20]
 800a456:	9a05      	ldr	r2, [sp, #20]
 800a458:	2101      	movs	r1, #1
 800a45a:	441a      	add	r2, r3
 800a45c:	4620      	mov	r0, r4
 800a45e:	9205      	str	r2, [sp, #20]
 800a460:	4498      	add	r8, r3
 800a462:	f000 fcf9 	bl	800ae58 <__i2b>
 800a466:	4606      	mov	r6, r0
 800a468:	2d00      	cmp	r5, #0
 800a46a:	dd0c      	ble.n	800a486 <_dtoa_r+0x72e>
 800a46c:	f1b8 0f00 	cmp.w	r8, #0
 800a470:	dd09      	ble.n	800a486 <_dtoa_r+0x72e>
 800a472:	4545      	cmp	r5, r8
 800a474:	9a05      	ldr	r2, [sp, #20]
 800a476:	462b      	mov	r3, r5
 800a478:	bfa8      	it	ge
 800a47a:	4643      	movge	r3, r8
 800a47c:	1ad2      	subs	r2, r2, r3
 800a47e:	9205      	str	r2, [sp, #20]
 800a480:	1aed      	subs	r5, r5, r3
 800a482:	eba8 0803 	sub.w	r8, r8, r3
 800a486:	9b07      	ldr	r3, [sp, #28]
 800a488:	b1eb      	cbz	r3, 800a4c6 <_dtoa_r+0x76e>
 800a48a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d067      	beq.n	800a560 <_dtoa_r+0x808>
 800a490:	b18f      	cbz	r7, 800a4b6 <_dtoa_r+0x75e>
 800a492:	4631      	mov	r1, r6
 800a494:	463a      	mov	r2, r7
 800a496:	4620      	mov	r0, r4
 800a498:	f000 fd7e 	bl	800af98 <__pow5mult>
 800a49c:	9a04      	ldr	r2, [sp, #16]
 800a49e:	4601      	mov	r1, r0
 800a4a0:	4606      	mov	r6, r0
 800a4a2:	4620      	mov	r0, r4
 800a4a4:	f000 fce1 	bl	800ae6a <__multiply>
 800a4a8:	9904      	ldr	r1, [sp, #16]
 800a4aa:	9008      	str	r0, [sp, #32]
 800a4ac:	4620      	mov	r0, r4
 800a4ae:	f000 fc33 	bl	800ad18 <_Bfree>
 800a4b2:	9b08      	ldr	r3, [sp, #32]
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	9b07      	ldr	r3, [sp, #28]
 800a4b8:	1bda      	subs	r2, r3, r7
 800a4ba:	d004      	beq.n	800a4c6 <_dtoa_r+0x76e>
 800a4bc:	9904      	ldr	r1, [sp, #16]
 800a4be:	4620      	mov	r0, r4
 800a4c0:	f000 fd6a 	bl	800af98 <__pow5mult>
 800a4c4:	9004      	str	r0, [sp, #16]
 800a4c6:	2101      	movs	r1, #1
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f000 fcc5 	bl	800ae58 <__i2b>
 800a4ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a4d0:	4607      	mov	r7, r0
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	f000 81d0 	beq.w	800a878 <_dtoa_r+0xb20>
 800a4d8:	461a      	mov	r2, r3
 800a4da:	4601      	mov	r1, r0
 800a4dc:	4620      	mov	r0, r4
 800a4de:	f000 fd5b 	bl	800af98 <__pow5mult>
 800a4e2:	9b06      	ldr	r3, [sp, #24]
 800a4e4:	2b01      	cmp	r3, #1
 800a4e6:	4607      	mov	r7, r0
 800a4e8:	dc40      	bgt.n	800a56c <_dtoa_r+0x814>
 800a4ea:	9b00      	ldr	r3, [sp, #0]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d139      	bne.n	800a564 <_dtoa_r+0x80c>
 800a4f0:	9b01      	ldr	r3, [sp, #4]
 800a4f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d136      	bne.n	800a568 <_dtoa_r+0x810>
 800a4fa:	9b01      	ldr	r3, [sp, #4]
 800a4fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a500:	0d1b      	lsrs	r3, r3, #20
 800a502:	051b      	lsls	r3, r3, #20
 800a504:	b12b      	cbz	r3, 800a512 <_dtoa_r+0x7ba>
 800a506:	9b05      	ldr	r3, [sp, #20]
 800a508:	3301      	adds	r3, #1
 800a50a:	9305      	str	r3, [sp, #20]
 800a50c:	f108 0801 	add.w	r8, r8, #1
 800a510:	2301      	movs	r3, #1
 800a512:	9307      	str	r3, [sp, #28]
 800a514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a516:	2b00      	cmp	r3, #0
 800a518:	d12a      	bne.n	800a570 <_dtoa_r+0x818>
 800a51a:	2001      	movs	r0, #1
 800a51c:	e030      	b.n	800a580 <_dtoa_r+0x828>
 800a51e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a520:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a524:	e795      	b.n	800a452 <_dtoa_r+0x6fa>
 800a526:	9b07      	ldr	r3, [sp, #28]
 800a528:	f109 37ff 	add.w	r7, r9, #4294967295
 800a52c:	42bb      	cmp	r3, r7
 800a52e:	bfbf      	itttt	lt
 800a530:	9b07      	ldrlt	r3, [sp, #28]
 800a532:	9707      	strlt	r7, [sp, #28]
 800a534:	1afa      	sublt	r2, r7, r3
 800a536:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a538:	bfbb      	ittet	lt
 800a53a:	189b      	addlt	r3, r3, r2
 800a53c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a53e:	1bdf      	subge	r7, r3, r7
 800a540:	2700      	movlt	r7, #0
 800a542:	f1b9 0f00 	cmp.w	r9, #0
 800a546:	bfb5      	itete	lt
 800a548:	9b05      	ldrlt	r3, [sp, #20]
 800a54a:	9d05      	ldrge	r5, [sp, #20]
 800a54c:	eba3 0509 	sublt.w	r5, r3, r9
 800a550:	464b      	movge	r3, r9
 800a552:	bfb8      	it	lt
 800a554:	2300      	movlt	r3, #0
 800a556:	e77e      	b.n	800a456 <_dtoa_r+0x6fe>
 800a558:	9f07      	ldr	r7, [sp, #28]
 800a55a:	9d05      	ldr	r5, [sp, #20]
 800a55c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a55e:	e783      	b.n	800a468 <_dtoa_r+0x710>
 800a560:	9a07      	ldr	r2, [sp, #28]
 800a562:	e7ab      	b.n	800a4bc <_dtoa_r+0x764>
 800a564:	2300      	movs	r3, #0
 800a566:	e7d4      	b.n	800a512 <_dtoa_r+0x7ba>
 800a568:	9b00      	ldr	r3, [sp, #0]
 800a56a:	e7d2      	b.n	800a512 <_dtoa_r+0x7ba>
 800a56c:	2300      	movs	r3, #0
 800a56e:	9307      	str	r3, [sp, #28]
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a576:	6918      	ldr	r0, [r3, #16]
 800a578:	f000 fc20 	bl	800adbc <__hi0bits>
 800a57c:	f1c0 0020 	rsb	r0, r0, #32
 800a580:	4440      	add	r0, r8
 800a582:	f010 001f 	ands.w	r0, r0, #31
 800a586:	d047      	beq.n	800a618 <_dtoa_r+0x8c0>
 800a588:	f1c0 0320 	rsb	r3, r0, #32
 800a58c:	2b04      	cmp	r3, #4
 800a58e:	dd3b      	ble.n	800a608 <_dtoa_r+0x8b0>
 800a590:	9b05      	ldr	r3, [sp, #20]
 800a592:	f1c0 001c 	rsb	r0, r0, #28
 800a596:	4403      	add	r3, r0
 800a598:	9305      	str	r3, [sp, #20]
 800a59a:	4405      	add	r5, r0
 800a59c:	4480      	add	r8, r0
 800a59e:	9b05      	ldr	r3, [sp, #20]
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	dd05      	ble.n	800a5b0 <_dtoa_r+0x858>
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	9904      	ldr	r1, [sp, #16]
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f000 fd43 	bl	800b034 <__lshift>
 800a5ae:	9004      	str	r0, [sp, #16]
 800a5b0:	f1b8 0f00 	cmp.w	r8, #0
 800a5b4:	dd05      	ble.n	800a5c2 <_dtoa_r+0x86a>
 800a5b6:	4639      	mov	r1, r7
 800a5b8:	4642      	mov	r2, r8
 800a5ba:	4620      	mov	r0, r4
 800a5bc:	f000 fd3a 	bl	800b034 <__lshift>
 800a5c0:	4607      	mov	r7, r0
 800a5c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a5c4:	b353      	cbz	r3, 800a61c <_dtoa_r+0x8c4>
 800a5c6:	4639      	mov	r1, r7
 800a5c8:	9804      	ldr	r0, [sp, #16]
 800a5ca:	f000 fd87 	bl	800b0dc <__mcmp>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	da24      	bge.n	800a61c <_dtoa_r+0x8c4>
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	220a      	movs	r2, #10
 800a5d6:	9904      	ldr	r1, [sp, #16]
 800a5d8:	4620      	mov	r0, r4
 800a5da:	f000 fbb4 	bl	800ad46 <__multadd>
 800a5de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e0:	9004      	str	r0, [sp, #16]
 800a5e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	f000 814d 	beq.w	800a886 <_dtoa_r+0xb2e>
 800a5ec:	2300      	movs	r3, #0
 800a5ee:	4631      	mov	r1, r6
 800a5f0:	220a      	movs	r2, #10
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	f000 fba7 	bl	800ad46 <__multadd>
 800a5f8:	9b02      	ldr	r3, [sp, #8]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	4606      	mov	r6, r0
 800a5fe:	dc4f      	bgt.n	800a6a0 <_dtoa_r+0x948>
 800a600:	9b06      	ldr	r3, [sp, #24]
 800a602:	2b02      	cmp	r3, #2
 800a604:	dd4c      	ble.n	800a6a0 <_dtoa_r+0x948>
 800a606:	e011      	b.n	800a62c <_dtoa_r+0x8d4>
 800a608:	d0c9      	beq.n	800a59e <_dtoa_r+0x846>
 800a60a:	9a05      	ldr	r2, [sp, #20]
 800a60c:	331c      	adds	r3, #28
 800a60e:	441a      	add	r2, r3
 800a610:	9205      	str	r2, [sp, #20]
 800a612:	441d      	add	r5, r3
 800a614:	4498      	add	r8, r3
 800a616:	e7c2      	b.n	800a59e <_dtoa_r+0x846>
 800a618:	4603      	mov	r3, r0
 800a61a:	e7f6      	b.n	800a60a <_dtoa_r+0x8b2>
 800a61c:	f1b9 0f00 	cmp.w	r9, #0
 800a620:	dc38      	bgt.n	800a694 <_dtoa_r+0x93c>
 800a622:	9b06      	ldr	r3, [sp, #24]
 800a624:	2b02      	cmp	r3, #2
 800a626:	dd35      	ble.n	800a694 <_dtoa_r+0x93c>
 800a628:	f8cd 9008 	str.w	r9, [sp, #8]
 800a62c:	9b02      	ldr	r3, [sp, #8]
 800a62e:	b963      	cbnz	r3, 800a64a <_dtoa_r+0x8f2>
 800a630:	4639      	mov	r1, r7
 800a632:	2205      	movs	r2, #5
 800a634:	4620      	mov	r0, r4
 800a636:	f000 fb86 	bl	800ad46 <__multadd>
 800a63a:	4601      	mov	r1, r0
 800a63c:	4607      	mov	r7, r0
 800a63e:	9804      	ldr	r0, [sp, #16]
 800a640:	f000 fd4c 	bl	800b0dc <__mcmp>
 800a644:	2800      	cmp	r0, #0
 800a646:	f73f adcc 	bgt.w	800a1e2 <_dtoa_r+0x48a>
 800a64a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a64c:	465d      	mov	r5, fp
 800a64e:	ea6f 0a03 	mvn.w	sl, r3
 800a652:	f04f 0900 	mov.w	r9, #0
 800a656:	4639      	mov	r1, r7
 800a658:	4620      	mov	r0, r4
 800a65a:	f000 fb5d 	bl	800ad18 <_Bfree>
 800a65e:	2e00      	cmp	r6, #0
 800a660:	f43f aeb7 	beq.w	800a3d2 <_dtoa_r+0x67a>
 800a664:	f1b9 0f00 	cmp.w	r9, #0
 800a668:	d005      	beq.n	800a676 <_dtoa_r+0x91e>
 800a66a:	45b1      	cmp	r9, r6
 800a66c:	d003      	beq.n	800a676 <_dtoa_r+0x91e>
 800a66e:	4649      	mov	r1, r9
 800a670:	4620      	mov	r0, r4
 800a672:	f000 fb51 	bl	800ad18 <_Bfree>
 800a676:	4631      	mov	r1, r6
 800a678:	4620      	mov	r0, r4
 800a67a:	f000 fb4d 	bl	800ad18 <_Bfree>
 800a67e:	e6a8      	b.n	800a3d2 <_dtoa_r+0x67a>
 800a680:	2700      	movs	r7, #0
 800a682:	463e      	mov	r6, r7
 800a684:	e7e1      	b.n	800a64a <_dtoa_r+0x8f2>
 800a686:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a68a:	463e      	mov	r6, r7
 800a68c:	e5a9      	b.n	800a1e2 <_dtoa_r+0x48a>
 800a68e:	bf00      	nop
 800a690:	40240000 	.word	0x40240000
 800a694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a696:	f8cd 9008 	str.w	r9, [sp, #8]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	f000 80fa 	beq.w	800a894 <_dtoa_r+0xb3c>
 800a6a0:	2d00      	cmp	r5, #0
 800a6a2:	dd05      	ble.n	800a6b0 <_dtoa_r+0x958>
 800a6a4:	4631      	mov	r1, r6
 800a6a6:	462a      	mov	r2, r5
 800a6a8:	4620      	mov	r0, r4
 800a6aa:	f000 fcc3 	bl	800b034 <__lshift>
 800a6ae:	4606      	mov	r6, r0
 800a6b0:	9b07      	ldr	r3, [sp, #28]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d04c      	beq.n	800a750 <_dtoa_r+0x9f8>
 800a6b6:	6871      	ldr	r1, [r6, #4]
 800a6b8:	4620      	mov	r0, r4
 800a6ba:	f000 faf9 	bl	800acb0 <_Balloc>
 800a6be:	6932      	ldr	r2, [r6, #16]
 800a6c0:	3202      	adds	r2, #2
 800a6c2:	4605      	mov	r5, r0
 800a6c4:	0092      	lsls	r2, r2, #2
 800a6c6:	f106 010c 	add.w	r1, r6, #12
 800a6ca:	300c      	adds	r0, #12
 800a6cc:	f7fe fcea 	bl	80090a4 <memcpy>
 800a6d0:	2201      	movs	r2, #1
 800a6d2:	4629      	mov	r1, r5
 800a6d4:	4620      	mov	r0, r4
 800a6d6:	f000 fcad 	bl	800b034 <__lshift>
 800a6da:	9b00      	ldr	r3, [sp, #0]
 800a6dc:	f8cd b014 	str.w	fp, [sp, #20]
 800a6e0:	f003 0301 	and.w	r3, r3, #1
 800a6e4:	46b1      	mov	r9, r6
 800a6e6:	9307      	str	r3, [sp, #28]
 800a6e8:	4606      	mov	r6, r0
 800a6ea:	4639      	mov	r1, r7
 800a6ec:	9804      	ldr	r0, [sp, #16]
 800a6ee:	f7ff faa5 	bl	8009c3c <quorem>
 800a6f2:	4649      	mov	r1, r9
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a6fa:	9804      	ldr	r0, [sp, #16]
 800a6fc:	f000 fcee 	bl	800b0dc <__mcmp>
 800a700:	4632      	mov	r2, r6
 800a702:	9000      	str	r0, [sp, #0]
 800a704:	4639      	mov	r1, r7
 800a706:	4620      	mov	r0, r4
 800a708:	f000 fd02 	bl	800b110 <__mdiff>
 800a70c:	68c3      	ldr	r3, [r0, #12]
 800a70e:	4602      	mov	r2, r0
 800a710:	bb03      	cbnz	r3, 800a754 <_dtoa_r+0x9fc>
 800a712:	4601      	mov	r1, r0
 800a714:	9008      	str	r0, [sp, #32]
 800a716:	9804      	ldr	r0, [sp, #16]
 800a718:	f000 fce0 	bl	800b0dc <__mcmp>
 800a71c:	9a08      	ldr	r2, [sp, #32]
 800a71e:	4603      	mov	r3, r0
 800a720:	4611      	mov	r1, r2
 800a722:	4620      	mov	r0, r4
 800a724:	9308      	str	r3, [sp, #32]
 800a726:	f000 faf7 	bl	800ad18 <_Bfree>
 800a72a:	9b08      	ldr	r3, [sp, #32]
 800a72c:	b9a3      	cbnz	r3, 800a758 <_dtoa_r+0xa00>
 800a72e:	9a06      	ldr	r2, [sp, #24]
 800a730:	b992      	cbnz	r2, 800a758 <_dtoa_r+0xa00>
 800a732:	9a07      	ldr	r2, [sp, #28]
 800a734:	b982      	cbnz	r2, 800a758 <_dtoa_r+0xa00>
 800a736:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a73a:	d029      	beq.n	800a790 <_dtoa_r+0xa38>
 800a73c:	9b00      	ldr	r3, [sp, #0]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	dd01      	ble.n	800a746 <_dtoa_r+0x9ee>
 800a742:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a746:	9b05      	ldr	r3, [sp, #20]
 800a748:	1c5d      	adds	r5, r3, #1
 800a74a:	f883 8000 	strb.w	r8, [r3]
 800a74e:	e782      	b.n	800a656 <_dtoa_r+0x8fe>
 800a750:	4630      	mov	r0, r6
 800a752:	e7c2      	b.n	800a6da <_dtoa_r+0x982>
 800a754:	2301      	movs	r3, #1
 800a756:	e7e3      	b.n	800a720 <_dtoa_r+0x9c8>
 800a758:	9a00      	ldr	r2, [sp, #0]
 800a75a:	2a00      	cmp	r2, #0
 800a75c:	db04      	blt.n	800a768 <_dtoa_r+0xa10>
 800a75e:	d125      	bne.n	800a7ac <_dtoa_r+0xa54>
 800a760:	9a06      	ldr	r2, [sp, #24]
 800a762:	bb1a      	cbnz	r2, 800a7ac <_dtoa_r+0xa54>
 800a764:	9a07      	ldr	r2, [sp, #28]
 800a766:	bb0a      	cbnz	r2, 800a7ac <_dtoa_r+0xa54>
 800a768:	2b00      	cmp	r3, #0
 800a76a:	ddec      	ble.n	800a746 <_dtoa_r+0x9ee>
 800a76c:	2201      	movs	r2, #1
 800a76e:	9904      	ldr	r1, [sp, #16]
 800a770:	4620      	mov	r0, r4
 800a772:	f000 fc5f 	bl	800b034 <__lshift>
 800a776:	4639      	mov	r1, r7
 800a778:	9004      	str	r0, [sp, #16]
 800a77a:	f000 fcaf 	bl	800b0dc <__mcmp>
 800a77e:	2800      	cmp	r0, #0
 800a780:	dc03      	bgt.n	800a78a <_dtoa_r+0xa32>
 800a782:	d1e0      	bne.n	800a746 <_dtoa_r+0x9ee>
 800a784:	f018 0f01 	tst.w	r8, #1
 800a788:	d0dd      	beq.n	800a746 <_dtoa_r+0x9ee>
 800a78a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a78e:	d1d8      	bne.n	800a742 <_dtoa_r+0x9ea>
 800a790:	9b05      	ldr	r3, [sp, #20]
 800a792:	9a05      	ldr	r2, [sp, #20]
 800a794:	1c5d      	adds	r5, r3, #1
 800a796:	2339      	movs	r3, #57	; 0x39
 800a798:	7013      	strb	r3, [r2, #0]
 800a79a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a79e:	2b39      	cmp	r3, #57	; 0x39
 800a7a0:	f105 32ff 	add.w	r2, r5, #4294967295
 800a7a4:	d04f      	beq.n	800a846 <_dtoa_r+0xaee>
 800a7a6:	3301      	adds	r3, #1
 800a7a8:	7013      	strb	r3, [r2, #0]
 800a7aa:	e754      	b.n	800a656 <_dtoa_r+0x8fe>
 800a7ac:	9a05      	ldr	r2, [sp, #20]
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	f102 0501 	add.w	r5, r2, #1
 800a7b4:	dd06      	ble.n	800a7c4 <_dtoa_r+0xa6c>
 800a7b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a7ba:	d0e9      	beq.n	800a790 <_dtoa_r+0xa38>
 800a7bc:	f108 0801 	add.w	r8, r8, #1
 800a7c0:	9b05      	ldr	r3, [sp, #20]
 800a7c2:	e7c2      	b.n	800a74a <_dtoa_r+0x9f2>
 800a7c4:	9a02      	ldr	r2, [sp, #8]
 800a7c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a7ca:	eba5 030b 	sub.w	r3, r5, fp
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	d021      	beq.n	800a816 <_dtoa_r+0xabe>
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	220a      	movs	r2, #10
 800a7d6:	9904      	ldr	r1, [sp, #16]
 800a7d8:	4620      	mov	r0, r4
 800a7da:	f000 fab4 	bl	800ad46 <__multadd>
 800a7de:	45b1      	cmp	r9, r6
 800a7e0:	9004      	str	r0, [sp, #16]
 800a7e2:	f04f 0300 	mov.w	r3, #0
 800a7e6:	f04f 020a 	mov.w	r2, #10
 800a7ea:	4649      	mov	r1, r9
 800a7ec:	4620      	mov	r0, r4
 800a7ee:	d105      	bne.n	800a7fc <_dtoa_r+0xaa4>
 800a7f0:	f000 faa9 	bl	800ad46 <__multadd>
 800a7f4:	4681      	mov	r9, r0
 800a7f6:	4606      	mov	r6, r0
 800a7f8:	9505      	str	r5, [sp, #20]
 800a7fa:	e776      	b.n	800a6ea <_dtoa_r+0x992>
 800a7fc:	f000 faa3 	bl	800ad46 <__multadd>
 800a800:	4631      	mov	r1, r6
 800a802:	4681      	mov	r9, r0
 800a804:	2300      	movs	r3, #0
 800a806:	220a      	movs	r2, #10
 800a808:	4620      	mov	r0, r4
 800a80a:	f000 fa9c 	bl	800ad46 <__multadd>
 800a80e:	4606      	mov	r6, r0
 800a810:	e7f2      	b.n	800a7f8 <_dtoa_r+0xaa0>
 800a812:	f04f 0900 	mov.w	r9, #0
 800a816:	2201      	movs	r2, #1
 800a818:	9904      	ldr	r1, [sp, #16]
 800a81a:	4620      	mov	r0, r4
 800a81c:	f000 fc0a 	bl	800b034 <__lshift>
 800a820:	4639      	mov	r1, r7
 800a822:	9004      	str	r0, [sp, #16]
 800a824:	f000 fc5a 	bl	800b0dc <__mcmp>
 800a828:	2800      	cmp	r0, #0
 800a82a:	dcb6      	bgt.n	800a79a <_dtoa_r+0xa42>
 800a82c:	d102      	bne.n	800a834 <_dtoa_r+0xadc>
 800a82e:	f018 0f01 	tst.w	r8, #1
 800a832:	d1b2      	bne.n	800a79a <_dtoa_r+0xa42>
 800a834:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a838:	2b30      	cmp	r3, #48	; 0x30
 800a83a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a83e:	f47f af0a 	bne.w	800a656 <_dtoa_r+0x8fe>
 800a842:	4615      	mov	r5, r2
 800a844:	e7f6      	b.n	800a834 <_dtoa_r+0xadc>
 800a846:	4593      	cmp	fp, r2
 800a848:	d105      	bne.n	800a856 <_dtoa_r+0xafe>
 800a84a:	2331      	movs	r3, #49	; 0x31
 800a84c:	f10a 0a01 	add.w	sl, sl, #1
 800a850:	f88b 3000 	strb.w	r3, [fp]
 800a854:	e6ff      	b.n	800a656 <_dtoa_r+0x8fe>
 800a856:	4615      	mov	r5, r2
 800a858:	e79f      	b.n	800a79a <_dtoa_r+0xa42>
 800a85a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a8c0 <_dtoa_r+0xb68>
 800a85e:	e007      	b.n	800a870 <_dtoa_r+0xb18>
 800a860:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a862:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a8c4 <_dtoa_r+0xb6c>
 800a866:	b11b      	cbz	r3, 800a870 <_dtoa_r+0xb18>
 800a868:	f10b 0308 	add.w	r3, fp, #8
 800a86c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a86e:	6013      	str	r3, [r2, #0]
 800a870:	4658      	mov	r0, fp
 800a872:	b017      	add	sp, #92	; 0x5c
 800a874:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a878:	9b06      	ldr	r3, [sp, #24]
 800a87a:	2b01      	cmp	r3, #1
 800a87c:	f77f ae35 	ble.w	800a4ea <_dtoa_r+0x792>
 800a880:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a882:	9307      	str	r3, [sp, #28]
 800a884:	e649      	b.n	800a51a <_dtoa_r+0x7c2>
 800a886:	9b02      	ldr	r3, [sp, #8]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	dc03      	bgt.n	800a894 <_dtoa_r+0xb3c>
 800a88c:	9b06      	ldr	r3, [sp, #24]
 800a88e:	2b02      	cmp	r3, #2
 800a890:	f73f aecc 	bgt.w	800a62c <_dtoa_r+0x8d4>
 800a894:	465d      	mov	r5, fp
 800a896:	4639      	mov	r1, r7
 800a898:	9804      	ldr	r0, [sp, #16]
 800a89a:	f7ff f9cf 	bl	8009c3c <quorem>
 800a89e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a8a2:	f805 8b01 	strb.w	r8, [r5], #1
 800a8a6:	9a02      	ldr	r2, [sp, #8]
 800a8a8:	eba5 030b 	sub.w	r3, r5, fp
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	ddb0      	ble.n	800a812 <_dtoa_r+0xaba>
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	220a      	movs	r2, #10
 800a8b4:	9904      	ldr	r1, [sp, #16]
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	f000 fa45 	bl	800ad46 <__multadd>
 800a8bc:	9004      	str	r0, [sp, #16]
 800a8be:	e7ea      	b.n	800a896 <_dtoa_r+0xb3e>
 800a8c0:	0800cdb8 	.word	0x0800cdb8
 800a8c4:	0800cddc 	.word	0x0800cddc

0800a8c8 <__sflush_r>:
 800a8c8:	898a      	ldrh	r2, [r1, #12]
 800a8ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a8ce:	4605      	mov	r5, r0
 800a8d0:	0710      	lsls	r0, r2, #28
 800a8d2:	460c      	mov	r4, r1
 800a8d4:	d458      	bmi.n	800a988 <__sflush_r+0xc0>
 800a8d6:	684b      	ldr	r3, [r1, #4]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	dc05      	bgt.n	800a8e8 <__sflush_r+0x20>
 800a8dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	dc02      	bgt.n	800a8e8 <__sflush_r+0x20>
 800a8e2:	2000      	movs	r0, #0
 800a8e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a8ea:	2e00      	cmp	r6, #0
 800a8ec:	d0f9      	beq.n	800a8e2 <__sflush_r+0x1a>
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a8f4:	682f      	ldr	r7, [r5, #0]
 800a8f6:	6a21      	ldr	r1, [r4, #32]
 800a8f8:	602b      	str	r3, [r5, #0]
 800a8fa:	d032      	beq.n	800a962 <__sflush_r+0x9a>
 800a8fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a8fe:	89a3      	ldrh	r3, [r4, #12]
 800a900:	075a      	lsls	r2, r3, #29
 800a902:	d505      	bpl.n	800a910 <__sflush_r+0x48>
 800a904:	6863      	ldr	r3, [r4, #4]
 800a906:	1ac0      	subs	r0, r0, r3
 800a908:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a90a:	b10b      	cbz	r3, 800a910 <__sflush_r+0x48>
 800a90c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a90e:	1ac0      	subs	r0, r0, r3
 800a910:	2300      	movs	r3, #0
 800a912:	4602      	mov	r2, r0
 800a914:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a916:	6a21      	ldr	r1, [r4, #32]
 800a918:	4628      	mov	r0, r5
 800a91a:	47b0      	blx	r6
 800a91c:	1c43      	adds	r3, r0, #1
 800a91e:	89a3      	ldrh	r3, [r4, #12]
 800a920:	d106      	bne.n	800a930 <__sflush_r+0x68>
 800a922:	6829      	ldr	r1, [r5, #0]
 800a924:	291d      	cmp	r1, #29
 800a926:	d848      	bhi.n	800a9ba <__sflush_r+0xf2>
 800a928:	4a29      	ldr	r2, [pc, #164]	; (800a9d0 <__sflush_r+0x108>)
 800a92a:	40ca      	lsrs	r2, r1
 800a92c:	07d6      	lsls	r6, r2, #31
 800a92e:	d544      	bpl.n	800a9ba <__sflush_r+0xf2>
 800a930:	2200      	movs	r2, #0
 800a932:	6062      	str	r2, [r4, #4]
 800a934:	04d9      	lsls	r1, r3, #19
 800a936:	6922      	ldr	r2, [r4, #16]
 800a938:	6022      	str	r2, [r4, #0]
 800a93a:	d504      	bpl.n	800a946 <__sflush_r+0x7e>
 800a93c:	1c42      	adds	r2, r0, #1
 800a93e:	d101      	bne.n	800a944 <__sflush_r+0x7c>
 800a940:	682b      	ldr	r3, [r5, #0]
 800a942:	b903      	cbnz	r3, 800a946 <__sflush_r+0x7e>
 800a944:	6560      	str	r0, [r4, #84]	; 0x54
 800a946:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a948:	602f      	str	r7, [r5, #0]
 800a94a:	2900      	cmp	r1, #0
 800a94c:	d0c9      	beq.n	800a8e2 <__sflush_r+0x1a>
 800a94e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a952:	4299      	cmp	r1, r3
 800a954:	d002      	beq.n	800a95c <__sflush_r+0x94>
 800a956:	4628      	mov	r0, r5
 800a958:	f000 fc94 	bl	800b284 <_free_r>
 800a95c:	2000      	movs	r0, #0
 800a95e:	6360      	str	r0, [r4, #52]	; 0x34
 800a960:	e7c0      	b.n	800a8e4 <__sflush_r+0x1c>
 800a962:	2301      	movs	r3, #1
 800a964:	4628      	mov	r0, r5
 800a966:	47b0      	blx	r6
 800a968:	1c41      	adds	r1, r0, #1
 800a96a:	d1c8      	bne.n	800a8fe <__sflush_r+0x36>
 800a96c:	682b      	ldr	r3, [r5, #0]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d0c5      	beq.n	800a8fe <__sflush_r+0x36>
 800a972:	2b1d      	cmp	r3, #29
 800a974:	d001      	beq.n	800a97a <__sflush_r+0xb2>
 800a976:	2b16      	cmp	r3, #22
 800a978:	d101      	bne.n	800a97e <__sflush_r+0xb6>
 800a97a:	602f      	str	r7, [r5, #0]
 800a97c:	e7b1      	b.n	800a8e2 <__sflush_r+0x1a>
 800a97e:	89a3      	ldrh	r3, [r4, #12]
 800a980:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a984:	81a3      	strh	r3, [r4, #12]
 800a986:	e7ad      	b.n	800a8e4 <__sflush_r+0x1c>
 800a988:	690f      	ldr	r7, [r1, #16]
 800a98a:	2f00      	cmp	r7, #0
 800a98c:	d0a9      	beq.n	800a8e2 <__sflush_r+0x1a>
 800a98e:	0793      	lsls	r3, r2, #30
 800a990:	680e      	ldr	r6, [r1, #0]
 800a992:	bf08      	it	eq
 800a994:	694b      	ldreq	r3, [r1, #20]
 800a996:	600f      	str	r7, [r1, #0]
 800a998:	bf18      	it	ne
 800a99a:	2300      	movne	r3, #0
 800a99c:	eba6 0807 	sub.w	r8, r6, r7
 800a9a0:	608b      	str	r3, [r1, #8]
 800a9a2:	f1b8 0f00 	cmp.w	r8, #0
 800a9a6:	dd9c      	ble.n	800a8e2 <__sflush_r+0x1a>
 800a9a8:	4643      	mov	r3, r8
 800a9aa:	463a      	mov	r2, r7
 800a9ac:	6a21      	ldr	r1, [r4, #32]
 800a9ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a9b0:	4628      	mov	r0, r5
 800a9b2:	47b0      	blx	r6
 800a9b4:	2800      	cmp	r0, #0
 800a9b6:	dc06      	bgt.n	800a9c6 <__sflush_r+0xfe>
 800a9b8:	89a3      	ldrh	r3, [r4, #12]
 800a9ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a9be:	81a3      	strh	r3, [r4, #12]
 800a9c0:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c4:	e78e      	b.n	800a8e4 <__sflush_r+0x1c>
 800a9c6:	4407      	add	r7, r0
 800a9c8:	eba8 0800 	sub.w	r8, r8, r0
 800a9cc:	e7e9      	b.n	800a9a2 <__sflush_r+0xda>
 800a9ce:	bf00      	nop
 800a9d0:	20400001 	.word	0x20400001

0800a9d4 <_fflush_r>:
 800a9d4:	b538      	push	{r3, r4, r5, lr}
 800a9d6:	690b      	ldr	r3, [r1, #16]
 800a9d8:	4605      	mov	r5, r0
 800a9da:	460c      	mov	r4, r1
 800a9dc:	b1db      	cbz	r3, 800aa16 <_fflush_r+0x42>
 800a9de:	b118      	cbz	r0, 800a9e8 <_fflush_r+0x14>
 800a9e0:	6983      	ldr	r3, [r0, #24]
 800a9e2:	b90b      	cbnz	r3, 800a9e8 <_fflush_r+0x14>
 800a9e4:	f000 f860 	bl	800aaa8 <__sinit>
 800a9e8:	4b0c      	ldr	r3, [pc, #48]	; (800aa1c <_fflush_r+0x48>)
 800a9ea:	429c      	cmp	r4, r3
 800a9ec:	d109      	bne.n	800aa02 <_fflush_r+0x2e>
 800a9ee:	686c      	ldr	r4, [r5, #4]
 800a9f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9f4:	b17b      	cbz	r3, 800aa16 <_fflush_r+0x42>
 800a9f6:	4621      	mov	r1, r4
 800a9f8:	4628      	mov	r0, r5
 800a9fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9fe:	f7ff bf63 	b.w	800a8c8 <__sflush_r>
 800aa02:	4b07      	ldr	r3, [pc, #28]	; (800aa20 <_fflush_r+0x4c>)
 800aa04:	429c      	cmp	r4, r3
 800aa06:	d101      	bne.n	800aa0c <_fflush_r+0x38>
 800aa08:	68ac      	ldr	r4, [r5, #8]
 800aa0a:	e7f1      	b.n	800a9f0 <_fflush_r+0x1c>
 800aa0c:	4b05      	ldr	r3, [pc, #20]	; (800aa24 <_fflush_r+0x50>)
 800aa0e:	429c      	cmp	r4, r3
 800aa10:	bf08      	it	eq
 800aa12:	68ec      	ldreq	r4, [r5, #12]
 800aa14:	e7ec      	b.n	800a9f0 <_fflush_r+0x1c>
 800aa16:	2000      	movs	r0, #0
 800aa18:	bd38      	pop	{r3, r4, r5, pc}
 800aa1a:	bf00      	nop
 800aa1c:	0800ce0c 	.word	0x0800ce0c
 800aa20:	0800ce2c 	.word	0x0800ce2c
 800aa24:	0800cdec 	.word	0x0800cdec

0800aa28 <std>:
 800aa28:	2300      	movs	r3, #0
 800aa2a:	b510      	push	{r4, lr}
 800aa2c:	4604      	mov	r4, r0
 800aa2e:	e9c0 3300 	strd	r3, r3, [r0]
 800aa32:	6083      	str	r3, [r0, #8]
 800aa34:	8181      	strh	r1, [r0, #12]
 800aa36:	6643      	str	r3, [r0, #100]	; 0x64
 800aa38:	81c2      	strh	r2, [r0, #14]
 800aa3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa3e:	6183      	str	r3, [r0, #24]
 800aa40:	4619      	mov	r1, r3
 800aa42:	2208      	movs	r2, #8
 800aa44:	305c      	adds	r0, #92	; 0x5c
 800aa46:	f7fe fb38 	bl	80090ba <memset>
 800aa4a:	4b05      	ldr	r3, [pc, #20]	; (800aa60 <std+0x38>)
 800aa4c:	6263      	str	r3, [r4, #36]	; 0x24
 800aa4e:	4b05      	ldr	r3, [pc, #20]	; (800aa64 <std+0x3c>)
 800aa50:	62a3      	str	r3, [r4, #40]	; 0x28
 800aa52:	4b05      	ldr	r3, [pc, #20]	; (800aa68 <std+0x40>)
 800aa54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800aa56:	4b05      	ldr	r3, [pc, #20]	; (800aa6c <std+0x44>)
 800aa58:	6224      	str	r4, [r4, #32]
 800aa5a:	6323      	str	r3, [r4, #48]	; 0x30
 800aa5c:	bd10      	pop	{r4, pc}
 800aa5e:	bf00      	nop
 800aa60:	0800b919 	.word	0x0800b919
 800aa64:	0800b93b 	.word	0x0800b93b
 800aa68:	0800b973 	.word	0x0800b973
 800aa6c:	0800b997 	.word	0x0800b997

0800aa70 <_cleanup_r>:
 800aa70:	4901      	ldr	r1, [pc, #4]	; (800aa78 <_cleanup_r+0x8>)
 800aa72:	f000 b885 	b.w	800ab80 <_fwalk_reent>
 800aa76:	bf00      	nop
 800aa78:	0800a9d5 	.word	0x0800a9d5

0800aa7c <__sfmoreglue>:
 800aa7c:	b570      	push	{r4, r5, r6, lr}
 800aa7e:	1e4a      	subs	r2, r1, #1
 800aa80:	2568      	movs	r5, #104	; 0x68
 800aa82:	4355      	muls	r5, r2
 800aa84:	460e      	mov	r6, r1
 800aa86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800aa8a:	f000 fc49 	bl	800b320 <_malloc_r>
 800aa8e:	4604      	mov	r4, r0
 800aa90:	b140      	cbz	r0, 800aaa4 <__sfmoreglue+0x28>
 800aa92:	2100      	movs	r1, #0
 800aa94:	e9c0 1600 	strd	r1, r6, [r0]
 800aa98:	300c      	adds	r0, #12
 800aa9a:	60a0      	str	r0, [r4, #8]
 800aa9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800aaa0:	f7fe fb0b 	bl	80090ba <memset>
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	bd70      	pop	{r4, r5, r6, pc}

0800aaa8 <__sinit>:
 800aaa8:	6983      	ldr	r3, [r0, #24]
 800aaaa:	b510      	push	{r4, lr}
 800aaac:	4604      	mov	r4, r0
 800aaae:	bb33      	cbnz	r3, 800aafe <__sinit+0x56>
 800aab0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800aab4:	6503      	str	r3, [r0, #80]	; 0x50
 800aab6:	4b12      	ldr	r3, [pc, #72]	; (800ab00 <__sinit+0x58>)
 800aab8:	4a12      	ldr	r2, [pc, #72]	; (800ab04 <__sinit+0x5c>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	6282      	str	r2, [r0, #40]	; 0x28
 800aabe:	4298      	cmp	r0, r3
 800aac0:	bf04      	itt	eq
 800aac2:	2301      	moveq	r3, #1
 800aac4:	6183      	streq	r3, [r0, #24]
 800aac6:	f000 f81f 	bl	800ab08 <__sfp>
 800aaca:	6060      	str	r0, [r4, #4]
 800aacc:	4620      	mov	r0, r4
 800aace:	f000 f81b 	bl	800ab08 <__sfp>
 800aad2:	60a0      	str	r0, [r4, #8]
 800aad4:	4620      	mov	r0, r4
 800aad6:	f000 f817 	bl	800ab08 <__sfp>
 800aada:	2200      	movs	r2, #0
 800aadc:	60e0      	str	r0, [r4, #12]
 800aade:	2104      	movs	r1, #4
 800aae0:	6860      	ldr	r0, [r4, #4]
 800aae2:	f7ff ffa1 	bl	800aa28 <std>
 800aae6:	2201      	movs	r2, #1
 800aae8:	2109      	movs	r1, #9
 800aaea:	68a0      	ldr	r0, [r4, #8]
 800aaec:	f7ff ff9c 	bl	800aa28 <std>
 800aaf0:	2202      	movs	r2, #2
 800aaf2:	2112      	movs	r1, #18
 800aaf4:	68e0      	ldr	r0, [r4, #12]
 800aaf6:	f7ff ff97 	bl	800aa28 <std>
 800aafa:	2301      	movs	r3, #1
 800aafc:	61a3      	str	r3, [r4, #24]
 800aafe:	bd10      	pop	{r4, pc}
 800ab00:	0800cda4 	.word	0x0800cda4
 800ab04:	0800aa71 	.word	0x0800aa71

0800ab08 <__sfp>:
 800ab08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab0a:	4b1b      	ldr	r3, [pc, #108]	; (800ab78 <__sfp+0x70>)
 800ab0c:	681e      	ldr	r6, [r3, #0]
 800ab0e:	69b3      	ldr	r3, [r6, #24]
 800ab10:	4607      	mov	r7, r0
 800ab12:	b913      	cbnz	r3, 800ab1a <__sfp+0x12>
 800ab14:	4630      	mov	r0, r6
 800ab16:	f7ff ffc7 	bl	800aaa8 <__sinit>
 800ab1a:	3648      	adds	r6, #72	; 0x48
 800ab1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ab20:	3b01      	subs	r3, #1
 800ab22:	d503      	bpl.n	800ab2c <__sfp+0x24>
 800ab24:	6833      	ldr	r3, [r6, #0]
 800ab26:	b133      	cbz	r3, 800ab36 <__sfp+0x2e>
 800ab28:	6836      	ldr	r6, [r6, #0]
 800ab2a:	e7f7      	b.n	800ab1c <__sfp+0x14>
 800ab2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ab30:	b16d      	cbz	r5, 800ab4e <__sfp+0x46>
 800ab32:	3468      	adds	r4, #104	; 0x68
 800ab34:	e7f4      	b.n	800ab20 <__sfp+0x18>
 800ab36:	2104      	movs	r1, #4
 800ab38:	4638      	mov	r0, r7
 800ab3a:	f7ff ff9f 	bl	800aa7c <__sfmoreglue>
 800ab3e:	6030      	str	r0, [r6, #0]
 800ab40:	2800      	cmp	r0, #0
 800ab42:	d1f1      	bne.n	800ab28 <__sfp+0x20>
 800ab44:	230c      	movs	r3, #12
 800ab46:	603b      	str	r3, [r7, #0]
 800ab48:	4604      	mov	r4, r0
 800ab4a:	4620      	mov	r0, r4
 800ab4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab4e:	4b0b      	ldr	r3, [pc, #44]	; (800ab7c <__sfp+0x74>)
 800ab50:	6665      	str	r5, [r4, #100]	; 0x64
 800ab52:	e9c4 5500 	strd	r5, r5, [r4]
 800ab56:	60a5      	str	r5, [r4, #8]
 800ab58:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ab5c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ab60:	2208      	movs	r2, #8
 800ab62:	4629      	mov	r1, r5
 800ab64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ab68:	f7fe faa7 	bl	80090ba <memset>
 800ab6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ab70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ab74:	e7e9      	b.n	800ab4a <__sfp+0x42>
 800ab76:	bf00      	nop
 800ab78:	0800cda4 	.word	0x0800cda4
 800ab7c:	ffff0001 	.word	0xffff0001

0800ab80 <_fwalk_reent>:
 800ab80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab84:	4680      	mov	r8, r0
 800ab86:	4689      	mov	r9, r1
 800ab88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ab8c:	2600      	movs	r6, #0
 800ab8e:	b914      	cbnz	r4, 800ab96 <_fwalk_reent+0x16>
 800ab90:	4630      	mov	r0, r6
 800ab92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ab96:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ab9a:	3f01      	subs	r7, #1
 800ab9c:	d501      	bpl.n	800aba2 <_fwalk_reent+0x22>
 800ab9e:	6824      	ldr	r4, [r4, #0]
 800aba0:	e7f5      	b.n	800ab8e <_fwalk_reent+0xe>
 800aba2:	89ab      	ldrh	r3, [r5, #12]
 800aba4:	2b01      	cmp	r3, #1
 800aba6:	d907      	bls.n	800abb8 <_fwalk_reent+0x38>
 800aba8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abac:	3301      	adds	r3, #1
 800abae:	d003      	beq.n	800abb8 <_fwalk_reent+0x38>
 800abb0:	4629      	mov	r1, r5
 800abb2:	4640      	mov	r0, r8
 800abb4:	47c8      	blx	r9
 800abb6:	4306      	orrs	r6, r0
 800abb8:	3568      	adds	r5, #104	; 0x68
 800abba:	e7ee      	b.n	800ab9a <_fwalk_reent+0x1a>

0800abbc <_localeconv_r>:
 800abbc:	4b04      	ldr	r3, [pc, #16]	; (800abd0 <_localeconv_r+0x14>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	6a18      	ldr	r0, [r3, #32]
 800abc2:	4b04      	ldr	r3, [pc, #16]	; (800abd4 <_localeconv_r+0x18>)
 800abc4:	2800      	cmp	r0, #0
 800abc6:	bf08      	it	eq
 800abc8:	4618      	moveq	r0, r3
 800abca:	30f0      	adds	r0, #240	; 0xf0
 800abcc:	4770      	bx	lr
 800abce:	bf00      	nop
 800abd0:	20000024 	.word	0x20000024
 800abd4:	20000088 	.word	0x20000088

0800abd8 <__swhatbuf_r>:
 800abd8:	b570      	push	{r4, r5, r6, lr}
 800abda:	460e      	mov	r6, r1
 800abdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe0:	2900      	cmp	r1, #0
 800abe2:	b096      	sub	sp, #88	; 0x58
 800abe4:	4614      	mov	r4, r2
 800abe6:	461d      	mov	r5, r3
 800abe8:	da07      	bge.n	800abfa <__swhatbuf_r+0x22>
 800abea:	2300      	movs	r3, #0
 800abec:	602b      	str	r3, [r5, #0]
 800abee:	89b3      	ldrh	r3, [r6, #12]
 800abf0:	061a      	lsls	r2, r3, #24
 800abf2:	d410      	bmi.n	800ac16 <__swhatbuf_r+0x3e>
 800abf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abf8:	e00e      	b.n	800ac18 <__swhatbuf_r+0x40>
 800abfa:	466a      	mov	r2, sp
 800abfc:	f000 fef2 	bl	800b9e4 <_fstat_r>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	dbf2      	blt.n	800abea <__swhatbuf_r+0x12>
 800ac04:	9a01      	ldr	r2, [sp, #4]
 800ac06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ac0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ac0e:	425a      	negs	r2, r3
 800ac10:	415a      	adcs	r2, r3
 800ac12:	602a      	str	r2, [r5, #0]
 800ac14:	e7ee      	b.n	800abf4 <__swhatbuf_r+0x1c>
 800ac16:	2340      	movs	r3, #64	; 0x40
 800ac18:	2000      	movs	r0, #0
 800ac1a:	6023      	str	r3, [r4, #0]
 800ac1c:	b016      	add	sp, #88	; 0x58
 800ac1e:	bd70      	pop	{r4, r5, r6, pc}

0800ac20 <__smakebuf_r>:
 800ac20:	898b      	ldrh	r3, [r1, #12]
 800ac22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ac24:	079d      	lsls	r5, r3, #30
 800ac26:	4606      	mov	r6, r0
 800ac28:	460c      	mov	r4, r1
 800ac2a:	d507      	bpl.n	800ac3c <__smakebuf_r+0x1c>
 800ac2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ac30:	6023      	str	r3, [r4, #0]
 800ac32:	6123      	str	r3, [r4, #16]
 800ac34:	2301      	movs	r3, #1
 800ac36:	6163      	str	r3, [r4, #20]
 800ac38:	b002      	add	sp, #8
 800ac3a:	bd70      	pop	{r4, r5, r6, pc}
 800ac3c:	ab01      	add	r3, sp, #4
 800ac3e:	466a      	mov	r2, sp
 800ac40:	f7ff ffca 	bl	800abd8 <__swhatbuf_r>
 800ac44:	9900      	ldr	r1, [sp, #0]
 800ac46:	4605      	mov	r5, r0
 800ac48:	4630      	mov	r0, r6
 800ac4a:	f000 fb69 	bl	800b320 <_malloc_r>
 800ac4e:	b948      	cbnz	r0, 800ac64 <__smakebuf_r+0x44>
 800ac50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac54:	059a      	lsls	r2, r3, #22
 800ac56:	d4ef      	bmi.n	800ac38 <__smakebuf_r+0x18>
 800ac58:	f023 0303 	bic.w	r3, r3, #3
 800ac5c:	f043 0302 	orr.w	r3, r3, #2
 800ac60:	81a3      	strh	r3, [r4, #12]
 800ac62:	e7e3      	b.n	800ac2c <__smakebuf_r+0xc>
 800ac64:	4b0d      	ldr	r3, [pc, #52]	; (800ac9c <__smakebuf_r+0x7c>)
 800ac66:	62b3      	str	r3, [r6, #40]	; 0x28
 800ac68:	89a3      	ldrh	r3, [r4, #12]
 800ac6a:	6020      	str	r0, [r4, #0]
 800ac6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac70:	81a3      	strh	r3, [r4, #12]
 800ac72:	9b00      	ldr	r3, [sp, #0]
 800ac74:	6163      	str	r3, [r4, #20]
 800ac76:	9b01      	ldr	r3, [sp, #4]
 800ac78:	6120      	str	r0, [r4, #16]
 800ac7a:	b15b      	cbz	r3, 800ac94 <__smakebuf_r+0x74>
 800ac7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac80:	4630      	mov	r0, r6
 800ac82:	f000 fec1 	bl	800ba08 <_isatty_r>
 800ac86:	b128      	cbz	r0, 800ac94 <__smakebuf_r+0x74>
 800ac88:	89a3      	ldrh	r3, [r4, #12]
 800ac8a:	f023 0303 	bic.w	r3, r3, #3
 800ac8e:	f043 0301 	orr.w	r3, r3, #1
 800ac92:	81a3      	strh	r3, [r4, #12]
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	431d      	orrs	r5, r3
 800ac98:	81a5      	strh	r5, [r4, #12]
 800ac9a:	e7cd      	b.n	800ac38 <__smakebuf_r+0x18>
 800ac9c:	0800aa71 	.word	0x0800aa71

0800aca0 <malloc>:
 800aca0:	4b02      	ldr	r3, [pc, #8]	; (800acac <malloc+0xc>)
 800aca2:	4601      	mov	r1, r0
 800aca4:	6818      	ldr	r0, [r3, #0]
 800aca6:	f000 bb3b 	b.w	800b320 <_malloc_r>
 800acaa:	bf00      	nop
 800acac:	20000024 	.word	0x20000024

0800acb0 <_Balloc>:
 800acb0:	b570      	push	{r4, r5, r6, lr}
 800acb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800acb4:	4604      	mov	r4, r0
 800acb6:	460e      	mov	r6, r1
 800acb8:	b93d      	cbnz	r5, 800acca <_Balloc+0x1a>
 800acba:	2010      	movs	r0, #16
 800acbc:	f7ff fff0 	bl	800aca0 <malloc>
 800acc0:	6260      	str	r0, [r4, #36]	; 0x24
 800acc2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800acc6:	6005      	str	r5, [r0, #0]
 800acc8:	60c5      	str	r5, [r0, #12]
 800acca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800accc:	68eb      	ldr	r3, [r5, #12]
 800acce:	b183      	cbz	r3, 800acf2 <_Balloc+0x42>
 800acd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acd2:	68db      	ldr	r3, [r3, #12]
 800acd4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800acd8:	b9b8      	cbnz	r0, 800ad0a <_Balloc+0x5a>
 800acda:	2101      	movs	r1, #1
 800acdc:	fa01 f506 	lsl.w	r5, r1, r6
 800ace0:	1d6a      	adds	r2, r5, #5
 800ace2:	0092      	lsls	r2, r2, #2
 800ace4:	4620      	mov	r0, r4
 800ace6:	f000 fabf 	bl	800b268 <_calloc_r>
 800acea:	b160      	cbz	r0, 800ad06 <_Balloc+0x56>
 800acec:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800acf0:	e00e      	b.n	800ad10 <_Balloc+0x60>
 800acf2:	2221      	movs	r2, #33	; 0x21
 800acf4:	2104      	movs	r1, #4
 800acf6:	4620      	mov	r0, r4
 800acf8:	f000 fab6 	bl	800b268 <_calloc_r>
 800acfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800acfe:	60e8      	str	r0, [r5, #12]
 800ad00:	68db      	ldr	r3, [r3, #12]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d1e4      	bne.n	800acd0 <_Balloc+0x20>
 800ad06:	2000      	movs	r0, #0
 800ad08:	bd70      	pop	{r4, r5, r6, pc}
 800ad0a:	6802      	ldr	r2, [r0, #0]
 800ad0c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ad10:	2300      	movs	r3, #0
 800ad12:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ad16:	e7f7      	b.n	800ad08 <_Balloc+0x58>

0800ad18 <_Bfree>:
 800ad18:	b570      	push	{r4, r5, r6, lr}
 800ad1a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ad1c:	4606      	mov	r6, r0
 800ad1e:	460d      	mov	r5, r1
 800ad20:	b93c      	cbnz	r4, 800ad32 <_Bfree+0x1a>
 800ad22:	2010      	movs	r0, #16
 800ad24:	f7ff ffbc 	bl	800aca0 <malloc>
 800ad28:	6270      	str	r0, [r6, #36]	; 0x24
 800ad2a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad2e:	6004      	str	r4, [r0, #0]
 800ad30:	60c4      	str	r4, [r0, #12]
 800ad32:	b13d      	cbz	r5, 800ad44 <_Bfree+0x2c>
 800ad34:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ad36:	686a      	ldr	r2, [r5, #4]
 800ad38:	68db      	ldr	r3, [r3, #12]
 800ad3a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ad3e:	6029      	str	r1, [r5, #0]
 800ad40:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ad44:	bd70      	pop	{r4, r5, r6, pc}

0800ad46 <__multadd>:
 800ad46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad4a:	690d      	ldr	r5, [r1, #16]
 800ad4c:	461f      	mov	r7, r3
 800ad4e:	4606      	mov	r6, r0
 800ad50:	460c      	mov	r4, r1
 800ad52:	f101 0c14 	add.w	ip, r1, #20
 800ad56:	2300      	movs	r3, #0
 800ad58:	f8dc 0000 	ldr.w	r0, [ip]
 800ad5c:	b281      	uxth	r1, r0
 800ad5e:	fb02 7101 	mla	r1, r2, r1, r7
 800ad62:	0c0f      	lsrs	r7, r1, #16
 800ad64:	0c00      	lsrs	r0, r0, #16
 800ad66:	fb02 7000 	mla	r0, r2, r0, r7
 800ad6a:	b289      	uxth	r1, r1
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ad72:	429d      	cmp	r5, r3
 800ad74:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ad78:	f84c 1b04 	str.w	r1, [ip], #4
 800ad7c:	dcec      	bgt.n	800ad58 <__multadd+0x12>
 800ad7e:	b1d7      	cbz	r7, 800adb6 <__multadd+0x70>
 800ad80:	68a3      	ldr	r3, [r4, #8]
 800ad82:	42ab      	cmp	r3, r5
 800ad84:	dc12      	bgt.n	800adac <__multadd+0x66>
 800ad86:	6861      	ldr	r1, [r4, #4]
 800ad88:	4630      	mov	r0, r6
 800ad8a:	3101      	adds	r1, #1
 800ad8c:	f7ff ff90 	bl	800acb0 <_Balloc>
 800ad90:	6922      	ldr	r2, [r4, #16]
 800ad92:	3202      	adds	r2, #2
 800ad94:	f104 010c 	add.w	r1, r4, #12
 800ad98:	4680      	mov	r8, r0
 800ad9a:	0092      	lsls	r2, r2, #2
 800ad9c:	300c      	adds	r0, #12
 800ad9e:	f7fe f981 	bl	80090a4 <memcpy>
 800ada2:	4621      	mov	r1, r4
 800ada4:	4630      	mov	r0, r6
 800ada6:	f7ff ffb7 	bl	800ad18 <_Bfree>
 800adaa:	4644      	mov	r4, r8
 800adac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800adb0:	3501      	adds	r5, #1
 800adb2:	615f      	str	r7, [r3, #20]
 800adb4:	6125      	str	r5, [r4, #16]
 800adb6:	4620      	mov	r0, r4
 800adb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800adbc <__hi0bits>:
 800adbc:	0c02      	lsrs	r2, r0, #16
 800adbe:	0412      	lsls	r2, r2, #16
 800adc0:	4603      	mov	r3, r0
 800adc2:	b9b2      	cbnz	r2, 800adf2 <__hi0bits+0x36>
 800adc4:	0403      	lsls	r3, r0, #16
 800adc6:	2010      	movs	r0, #16
 800adc8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800adcc:	bf04      	itt	eq
 800adce:	021b      	lsleq	r3, r3, #8
 800add0:	3008      	addeq	r0, #8
 800add2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800add6:	bf04      	itt	eq
 800add8:	011b      	lsleq	r3, r3, #4
 800adda:	3004      	addeq	r0, #4
 800addc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ade0:	bf04      	itt	eq
 800ade2:	009b      	lsleq	r3, r3, #2
 800ade4:	3002      	addeq	r0, #2
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	db06      	blt.n	800adf8 <__hi0bits+0x3c>
 800adea:	005b      	lsls	r3, r3, #1
 800adec:	d503      	bpl.n	800adf6 <__hi0bits+0x3a>
 800adee:	3001      	adds	r0, #1
 800adf0:	4770      	bx	lr
 800adf2:	2000      	movs	r0, #0
 800adf4:	e7e8      	b.n	800adc8 <__hi0bits+0xc>
 800adf6:	2020      	movs	r0, #32
 800adf8:	4770      	bx	lr

0800adfa <__lo0bits>:
 800adfa:	6803      	ldr	r3, [r0, #0]
 800adfc:	f013 0207 	ands.w	r2, r3, #7
 800ae00:	4601      	mov	r1, r0
 800ae02:	d00b      	beq.n	800ae1c <__lo0bits+0x22>
 800ae04:	07da      	lsls	r2, r3, #31
 800ae06:	d423      	bmi.n	800ae50 <__lo0bits+0x56>
 800ae08:	0798      	lsls	r0, r3, #30
 800ae0a:	bf49      	itett	mi
 800ae0c:	085b      	lsrmi	r3, r3, #1
 800ae0e:	089b      	lsrpl	r3, r3, #2
 800ae10:	2001      	movmi	r0, #1
 800ae12:	600b      	strmi	r3, [r1, #0]
 800ae14:	bf5c      	itt	pl
 800ae16:	600b      	strpl	r3, [r1, #0]
 800ae18:	2002      	movpl	r0, #2
 800ae1a:	4770      	bx	lr
 800ae1c:	b298      	uxth	r0, r3
 800ae1e:	b9a8      	cbnz	r0, 800ae4c <__lo0bits+0x52>
 800ae20:	0c1b      	lsrs	r3, r3, #16
 800ae22:	2010      	movs	r0, #16
 800ae24:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ae28:	bf04      	itt	eq
 800ae2a:	0a1b      	lsreq	r3, r3, #8
 800ae2c:	3008      	addeq	r0, #8
 800ae2e:	071a      	lsls	r2, r3, #28
 800ae30:	bf04      	itt	eq
 800ae32:	091b      	lsreq	r3, r3, #4
 800ae34:	3004      	addeq	r0, #4
 800ae36:	079a      	lsls	r2, r3, #30
 800ae38:	bf04      	itt	eq
 800ae3a:	089b      	lsreq	r3, r3, #2
 800ae3c:	3002      	addeq	r0, #2
 800ae3e:	07da      	lsls	r2, r3, #31
 800ae40:	d402      	bmi.n	800ae48 <__lo0bits+0x4e>
 800ae42:	085b      	lsrs	r3, r3, #1
 800ae44:	d006      	beq.n	800ae54 <__lo0bits+0x5a>
 800ae46:	3001      	adds	r0, #1
 800ae48:	600b      	str	r3, [r1, #0]
 800ae4a:	4770      	bx	lr
 800ae4c:	4610      	mov	r0, r2
 800ae4e:	e7e9      	b.n	800ae24 <__lo0bits+0x2a>
 800ae50:	2000      	movs	r0, #0
 800ae52:	4770      	bx	lr
 800ae54:	2020      	movs	r0, #32
 800ae56:	4770      	bx	lr

0800ae58 <__i2b>:
 800ae58:	b510      	push	{r4, lr}
 800ae5a:	460c      	mov	r4, r1
 800ae5c:	2101      	movs	r1, #1
 800ae5e:	f7ff ff27 	bl	800acb0 <_Balloc>
 800ae62:	2201      	movs	r2, #1
 800ae64:	6144      	str	r4, [r0, #20]
 800ae66:	6102      	str	r2, [r0, #16]
 800ae68:	bd10      	pop	{r4, pc}

0800ae6a <__multiply>:
 800ae6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae6e:	4614      	mov	r4, r2
 800ae70:	690a      	ldr	r2, [r1, #16]
 800ae72:	6923      	ldr	r3, [r4, #16]
 800ae74:	429a      	cmp	r2, r3
 800ae76:	bfb8      	it	lt
 800ae78:	460b      	movlt	r3, r1
 800ae7a:	4688      	mov	r8, r1
 800ae7c:	bfbc      	itt	lt
 800ae7e:	46a0      	movlt	r8, r4
 800ae80:	461c      	movlt	r4, r3
 800ae82:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ae86:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ae8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ae8e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ae92:	eb07 0609 	add.w	r6, r7, r9
 800ae96:	42b3      	cmp	r3, r6
 800ae98:	bfb8      	it	lt
 800ae9a:	3101      	addlt	r1, #1
 800ae9c:	f7ff ff08 	bl	800acb0 <_Balloc>
 800aea0:	f100 0514 	add.w	r5, r0, #20
 800aea4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800aea8:	462b      	mov	r3, r5
 800aeaa:	2200      	movs	r2, #0
 800aeac:	4573      	cmp	r3, lr
 800aeae:	d316      	bcc.n	800aede <__multiply+0x74>
 800aeb0:	f104 0214 	add.w	r2, r4, #20
 800aeb4:	f108 0114 	add.w	r1, r8, #20
 800aeb8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800aebc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800aec0:	9300      	str	r3, [sp, #0]
 800aec2:	9b00      	ldr	r3, [sp, #0]
 800aec4:	9201      	str	r2, [sp, #4]
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d80c      	bhi.n	800aee4 <__multiply+0x7a>
 800aeca:	2e00      	cmp	r6, #0
 800aecc:	dd03      	ble.n	800aed6 <__multiply+0x6c>
 800aece:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d05d      	beq.n	800af92 <__multiply+0x128>
 800aed6:	6106      	str	r6, [r0, #16]
 800aed8:	b003      	add	sp, #12
 800aeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aede:	f843 2b04 	str.w	r2, [r3], #4
 800aee2:	e7e3      	b.n	800aeac <__multiply+0x42>
 800aee4:	f8b2 b000 	ldrh.w	fp, [r2]
 800aee8:	f1bb 0f00 	cmp.w	fp, #0
 800aeec:	d023      	beq.n	800af36 <__multiply+0xcc>
 800aeee:	4689      	mov	r9, r1
 800aef0:	46ac      	mov	ip, r5
 800aef2:	f04f 0800 	mov.w	r8, #0
 800aef6:	f859 4b04 	ldr.w	r4, [r9], #4
 800aefa:	f8dc a000 	ldr.w	sl, [ip]
 800aefe:	b2a3      	uxth	r3, r4
 800af00:	fa1f fa8a 	uxth.w	sl, sl
 800af04:	fb0b a303 	mla	r3, fp, r3, sl
 800af08:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800af0c:	f8dc 4000 	ldr.w	r4, [ip]
 800af10:	4443      	add	r3, r8
 800af12:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800af16:	fb0b 840a 	mla	r4, fp, sl, r8
 800af1a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800af1e:	46e2      	mov	sl, ip
 800af20:	b29b      	uxth	r3, r3
 800af22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800af26:	454f      	cmp	r7, r9
 800af28:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800af2c:	f84a 3b04 	str.w	r3, [sl], #4
 800af30:	d82b      	bhi.n	800af8a <__multiply+0x120>
 800af32:	f8cc 8004 	str.w	r8, [ip, #4]
 800af36:	9b01      	ldr	r3, [sp, #4]
 800af38:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800af3c:	3204      	adds	r2, #4
 800af3e:	f1ba 0f00 	cmp.w	sl, #0
 800af42:	d020      	beq.n	800af86 <__multiply+0x11c>
 800af44:	682b      	ldr	r3, [r5, #0]
 800af46:	4689      	mov	r9, r1
 800af48:	46a8      	mov	r8, r5
 800af4a:	f04f 0b00 	mov.w	fp, #0
 800af4e:	f8b9 c000 	ldrh.w	ip, [r9]
 800af52:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800af56:	fb0a 440c 	mla	r4, sl, ip, r4
 800af5a:	445c      	add	r4, fp
 800af5c:	46c4      	mov	ip, r8
 800af5e:	b29b      	uxth	r3, r3
 800af60:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800af64:	f84c 3b04 	str.w	r3, [ip], #4
 800af68:	f859 3b04 	ldr.w	r3, [r9], #4
 800af6c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800af70:	0c1b      	lsrs	r3, r3, #16
 800af72:	fb0a b303 	mla	r3, sl, r3, fp
 800af76:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800af7a:	454f      	cmp	r7, r9
 800af7c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800af80:	d805      	bhi.n	800af8e <__multiply+0x124>
 800af82:	f8c8 3004 	str.w	r3, [r8, #4]
 800af86:	3504      	adds	r5, #4
 800af88:	e79b      	b.n	800aec2 <__multiply+0x58>
 800af8a:	46d4      	mov	ip, sl
 800af8c:	e7b3      	b.n	800aef6 <__multiply+0x8c>
 800af8e:	46e0      	mov	r8, ip
 800af90:	e7dd      	b.n	800af4e <__multiply+0xe4>
 800af92:	3e01      	subs	r6, #1
 800af94:	e799      	b.n	800aeca <__multiply+0x60>
	...

0800af98 <__pow5mult>:
 800af98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af9c:	4615      	mov	r5, r2
 800af9e:	f012 0203 	ands.w	r2, r2, #3
 800afa2:	4606      	mov	r6, r0
 800afa4:	460f      	mov	r7, r1
 800afa6:	d007      	beq.n	800afb8 <__pow5mult+0x20>
 800afa8:	3a01      	subs	r2, #1
 800afaa:	4c21      	ldr	r4, [pc, #132]	; (800b030 <__pow5mult+0x98>)
 800afac:	2300      	movs	r3, #0
 800afae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800afb2:	f7ff fec8 	bl	800ad46 <__multadd>
 800afb6:	4607      	mov	r7, r0
 800afb8:	10ad      	asrs	r5, r5, #2
 800afba:	d035      	beq.n	800b028 <__pow5mult+0x90>
 800afbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800afbe:	b93c      	cbnz	r4, 800afd0 <__pow5mult+0x38>
 800afc0:	2010      	movs	r0, #16
 800afc2:	f7ff fe6d 	bl	800aca0 <malloc>
 800afc6:	6270      	str	r0, [r6, #36]	; 0x24
 800afc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800afcc:	6004      	str	r4, [r0, #0]
 800afce:	60c4      	str	r4, [r0, #12]
 800afd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800afd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800afd8:	b94c      	cbnz	r4, 800afee <__pow5mult+0x56>
 800afda:	f240 2171 	movw	r1, #625	; 0x271
 800afde:	4630      	mov	r0, r6
 800afe0:	f7ff ff3a 	bl	800ae58 <__i2b>
 800afe4:	2300      	movs	r3, #0
 800afe6:	f8c8 0008 	str.w	r0, [r8, #8]
 800afea:	4604      	mov	r4, r0
 800afec:	6003      	str	r3, [r0, #0]
 800afee:	f04f 0800 	mov.w	r8, #0
 800aff2:	07eb      	lsls	r3, r5, #31
 800aff4:	d50a      	bpl.n	800b00c <__pow5mult+0x74>
 800aff6:	4639      	mov	r1, r7
 800aff8:	4622      	mov	r2, r4
 800affa:	4630      	mov	r0, r6
 800affc:	f7ff ff35 	bl	800ae6a <__multiply>
 800b000:	4639      	mov	r1, r7
 800b002:	4681      	mov	r9, r0
 800b004:	4630      	mov	r0, r6
 800b006:	f7ff fe87 	bl	800ad18 <_Bfree>
 800b00a:	464f      	mov	r7, r9
 800b00c:	106d      	asrs	r5, r5, #1
 800b00e:	d00b      	beq.n	800b028 <__pow5mult+0x90>
 800b010:	6820      	ldr	r0, [r4, #0]
 800b012:	b938      	cbnz	r0, 800b024 <__pow5mult+0x8c>
 800b014:	4622      	mov	r2, r4
 800b016:	4621      	mov	r1, r4
 800b018:	4630      	mov	r0, r6
 800b01a:	f7ff ff26 	bl	800ae6a <__multiply>
 800b01e:	6020      	str	r0, [r4, #0]
 800b020:	f8c0 8000 	str.w	r8, [r0]
 800b024:	4604      	mov	r4, r0
 800b026:	e7e4      	b.n	800aff2 <__pow5mult+0x5a>
 800b028:	4638      	mov	r0, r7
 800b02a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b02e:	bf00      	nop
 800b030:	0800cf40 	.word	0x0800cf40

0800b034 <__lshift>:
 800b034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b038:	460c      	mov	r4, r1
 800b03a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b03e:	6923      	ldr	r3, [r4, #16]
 800b040:	6849      	ldr	r1, [r1, #4]
 800b042:	eb0a 0903 	add.w	r9, sl, r3
 800b046:	68a3      	ldr	r3, [r4, #8]
 800b048:	4607      	mov	r7, r0
 800b04a:	4616      	mov	r6, r2
 800b04c:	f109 0501 	add.w	r5, r9, #1
 800b050:	42ab      	cmp	r3, r5
 800b052:	db32      	blt.n	800b0ba <__lshift+0x86>
 800b054:	4638      	mov	r0, r7
 800b056:	f7ff fe2b 	bl	800acb0 <_Balloc>
 800b05a:	2300      	movs	r3, #0
 800b05c:	4680      	mov	r8, r0
 800b05e:	f100 0114 	add.w	r1, r0, #20
 800b062:	461a      	mov	r2, r3
 800b064:	4553      	cmp	r3, sl
 800b066:	db2b      	blt.n	800b0c0 <__lshift+0x8c>
 800b068:	6920      	ldr	r0, [r4, #16]
 800b06a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b06e:	f104 0314 	add.w	r3, r4, #20
 800b072:	f016 021f 	ands.w	r2, r6, #31
 800b076:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b07a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b07e:	d025      	beq.n	800b0cc <__lshift+0x98>
 800b080:	f1c2 0e20 	rsb	lr, r2, #32
 800b084:	2000      	movs	r0, #0
 800b086:	681e      	ldr	r6, [r3, #0]
 800b088:	468a      	mov	sl, r1
 800b08a:	4096      	lsls	r6, r2
 800b08c:	4330      	orrs	r0, r6
 800b08e:	f84a 0b04 	str.w	r0, [sl], #4
 800b092:	f853 0b04 	ldr.w	r0, [r3], #4
 800b096:	459c      	cmp	ip, r3
 800b098:	fa20 f00e 	lsr.w	r0, r0, lr
 800b09c:	d814      	bhi.n	800b0c8 <__lshift+0x94>
 800b09e:	6048      	str	r0, [r1, #4]
 800b0a0:	b108      	cbz	r0, 800b0a6 <__lshift+0x72>
 800b0a2:	f109 0502 	add.w	r5, r9, #2
 800b0a6:	3d01      	subs	r5, #1
 800b0a8:	4638      	mov	r0, r7
 800b0aa:	f8c8 5010 	str.w	r5, [r8, #16]
 800b0ae:	4621      	mov	r1, r4
 800b0b0:	f7ff fe32 	bl	800ad18 <_Bfree>
 800b0b4:	4640      	mov	r0, r8
 800b0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ba:	3101      	adds	r1, #1
 800b0bc:	005b      	lsls	r3, r3, #1
 800b0be:	e7c7      	b.n	800b050 <__lshift+0x1c>
 800b0c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b0c4:	3301      	adds	r3, #1
 800b0c6:	e7cd      	b.n	800b064 <__lshift+0x30>
 800b0c8:	4651      	mov	r1, sl
 800b0ca:	e7dc      	b.n	800b086 <__lshift+0x52>
 800b0cc:	3904      	subs	r1, #4
 800b0ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0d2:	f841 2f04 	str.w	r2, [r1, #4]!
 800b0d6:	459c      	cmp	ip, r3
 800b0d8:	d8f9      	bhi.n	800b0ce <__lshift+0x9a>
 800b0da:	e7e4      	b.n	800b0a6 <__lshift+0x72>

0800b0dc <__mcmp>:
 800b0dc:	6903      	ldr	r3, [r0, #16]
 800b0de:	690a      	ldr	r2, [r1, #16]
 800b0e0:	1a9b      	subs	r3, r3, r2
 800b0e2:	b530      	push	{r4, r5, lr}
 800b0e4:	d10c      	bne.n	800b100 <__mcmp+0x24>
 800b0e6:	0092      	lsls	r2, r2, #2
 800b0e8:	3014      	adds	r0, #20
 800b0ea:	3114      	adds	r1, #20
 800b0ec:	1884      	adds	r4, r0, r2
 800b0ee:	4411      	add	r1, r2
 800b0f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b0f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b0f8:	4295      	cmp	r5, r2
 800b0fa:	d003      	beq.n	800b104 <__mcmp+0x28>
 800b0fc:	d305      	bcc.n	800b10a <__mcmp+0x2e>
 800b0fe:	2301      	movs	r3, #1
 800b100:	4618      	mov	r0, r3
 800b102:	bd30      	pop	{r4, r5, pc}
 800b104:	42a0      	cmp	r0, r4
 800b106:	d3f3      	bcc.n	800b0f0 <__mcmp+0x14>
 800b108:	e7fa      	b.n	800b100 <__mcmp+0x24>
 800b10a:	f04f 33ff 	mov.w	r3, #4294967295
 800b10e:	e7f7      	b.n	800b100 <__mcmp+0x24>

0800b110 <__mdiff>:
 800b110:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b114:	460d      	mov	r5, r1
 800b116:	4607      	mov	r7, r0
 800b118:	4611      	mov	r1, r2
 800b11a:	4628      	mov	r0, r5
 800b11c:	4614      	mov	r4, r2
 800b11e:	f7ff ffdd 	bl	800b0dc <__mcmp>
 800b122:	1e06      	subs	r6, r0, #0
 800b124:	d108      	bne.n	800b138 <__mdiff+0x28>
 800b126:	4631      	mov	r1, r6
 800b128:	4638      	mov	r0, r7
 800b12a:	f7ff fdc1 	bl	800acb0 <_Balloc>
 800b12e:	2301      	movs	r3, #1
 800b130:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800b134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b138:	bfa4      	itt	ge
 800b13a:	4623      	movge	r3, r4
 800b13c:	462c      	movge	r4, r5
 800b13e:	4638      	mov	r0, r7
 800b140:	6861      	ldr	r1, [r4, #4]
 800b142:	bfa6      	itte	ge
 800b144:	461d      	movge	r5, r3
 800b146:	2600      	movge	r6, #0
 800b148:	2601      	movlt	r6, #1
 800b14a:	f7ff fdb1 	bl	800acb0 <_Balloc>
 800b14e:	692b      	ldr	r3, [r5, #16]
 800b150:	60c6      	str	r6, [r0, #12]
 800b152:	6926      	ldr	r6, [r4, #16]
 800b154:	f105 0914 	add.w	r9, r5, #20
 800b158:	f104 0214 	add.w	r2, r4, #20
 800b15c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800b160:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800b164:	f100 0514 	add.w	r5, r0, #20
 800b168:	f04f 0e00 	mov.w	lr, #0
 800b16c:	f852 ab04 	ldr.w	sl, [r2], #4
 800b170:	f859 4b04 	ldr.w	r4, [r9], #4
 800b174:	fa1e f18a 	uxtah	r1, lr, sl
 800b178:	b2a3      	uxth	r3, r4
 800b17a:	1ac9      	subs	r1, r1, r3
 800b17c:	0c23      	lsrs	r3, r4, #16
 800b17e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800b182:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800b186:	b289      	uxth	r1, r1
 800b188:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800b18c:	45c8      	cmp	r8, r9
 800b18e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800b192:	4694      	mov	ip, r2
 800b194:	f845 3b04 	str.w	r3, [r5], #4
 800b198:	d8e8      	bhi.n	800b16c <__mdiff+0x5c>
 800b19a:	45bc      	cmp	ip, r7
 800b19c:	d304      	bcc.n	800b1a8 <__mdiff+0x98>
 800b19e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800b1a2:	b183      	cbz	r3, 800b1c6 <__mdiff+0xb6>
 800b1a4:	6106      	str	r6, [r0, #16]
 800b1a6:	e7c5      	b.n	800b134 <__mdiff+0x24>
 800b1a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800b1ac:	fa1e f381 	uxtah	r3, lr, r1
 800b1b0:	141a      	asrs	r2, r3, #16
 800b1b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b1bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800b1c0:	f845 3b04 	str.w	r3, [r5], #4
 800b1c4:	e7e9      	b.n	800b19a <__mdiff+0x8a>
 800b1c6:	3e01      	subs	r6, #1
 800b1c8:	e7e9      	b.n	800b19e <__mdiff+0x8e>

0800b1ca <__d2b>:
 800b1ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b1ce:	460e      	mov	r6, r1
 800b1d0:	2101      	movs	r1, #1
 800b1d2:	ec59 8b10 	vmov	r8, r9, d0
 800b1d6:	4615      	mov	r5, r2
 800b1d8:	f7ff fd6a 	bl	800acb0 <_Balloc>
 800b1dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b1e0:	4607      	mov	r7, r0
 800b1e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b1e6:	bb34      	cbnz	r4, 800b236 <__d2b+0x6c>
 800b1e8:	9301      	str	r3, [sp, #4]
 800b1ea:	f1b8 0300 	subs.w	r3, r8, #0
 800b1ee:	d027      	beq.n	800b240 <__d2b+0x76>
 800b1f0:	a802      	add	r0, sp, #8
 800b1f2:	f840 3d08 	str.w	r3, [r0, #-8]!
 800b1f6:	f7ff fe00 	bl	800adfa <__lo0bits>
 800b1fa:	9900      	ldr	r1, [sp, #0]
 800b1fc:	b1f0      	cbz	r0, 800b23c <__d2b+0x72>
 800b1fe:	9a01      	ldr	r2, [sp, #4]
 800b200:	f1c0 0320 	rsb	r3, r0, #32
 800b204:	fa02 f303 	lsl.w	r3, r2, r3
 800b208:	430b      	orrs	r3, r1
 800b20a:	40c2      	lsrs	r2, r0
 800b20c:	617b      	str	r3, [r7, #20]
 800b20e:	9201      	str	r2, [sp, #4]
 800b210:	9b01      	ldr	r3, [sp, #4]
 800b212:	61bb      	str	r3, [r7, #24]
 800b214:	2b00      	cmp	r3, #0
 800b216:	bf14      	ite	ne
 800b218:	2102      	movne	r1, #2
 800b21a:	2101      	moveq	r1, #1
 800b21c:	6139      	str	r1, [r7, #16]
 800b21e:	b1c4      	cbz	r4, 800b252 <__d2b+0x88>
 800b220:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800b224:	4404      	add	r4, r0
 800b226:	6034      	str	r4, [r6, #0]
 800b228:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b22c:	6028      	str	r0, [r5, #0]
 800b22e:	4638      	mov	r0, r7
 800b230:	b003      	add	sp, #12
 800b232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b236:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b23a:	e7d5      	b.n	800b1e8 <__d2b+0x1e>
 800b23c:	6179      	str	r1, [r7, #20]
 800b23e:	e7e7      	b.n	800b210 <__d2b+0x46>
 800b240:	a801      	add	r0, sp, #4
 800b242:	f7ff fdda 	bl	800adfa <__lo0bits>
 800b246:	9b01      	ldr	r3, [sp, #4]
 800b248:	617b      	str	r3, [r7, #20]
 800b24a:	2101      	movs	r1, #1
 800b24c:	6139      	str	r1, [r7, #16]
 800b24e:	3020      	adds	r0, #32
 800b250:	e7e5      	b.n	800b21e <__d2b+0x54>
 800b252:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800b256:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b25a:	6030      	str	r0, [r6, #0]
 800b25c:	6918      	ldr	r0, [r3, #16]
 800b25e:	f7ff fdad 	bl	800adbc <__hi0bits>
 800b262:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800b266:	e7e1      	b.n	800b22c <__d2b+0x62>

0800b268 <_calloc_r>:
 800b268:	b538      	push	{r3, r4, r5, lr}
 800b26a:	fb02 f401 	mul.w	r4, r2, r1
 800b26e:	4621      	mov	r1, r4
 800b270:	f000 f856 	bl	800b320 <_malloc_r>
 800b274:	4605      	mov	r5, r0
 800b276:	b118      	cbz	r0, 800b280 <_calloc_r+0x18>
 800b278:	4622      	mov	r2, r4
 800b27a:	2100      	movs	r1, #0
 800b27c:	f7fd ff1d 	bl	80090ba <memset>
 800b280:	4628      	mov	r0, r5
 800b282:	bd38      	pop	{r3, r4, r5, pc}

0800b284 <_free_r>:
 800b284:	b538      	push	{r3, r4, r5, lr}
 800b286:	4605      	mov	r5, r0
 800b288:	2900      	cmp	r1, #0
 800b28a:	d045      	beq.n	800b318 <_free_r+0x94>
 800b28c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b290:	1f0c      	subs	r4, r1, #4
 800b292:	2b00      	cmp	r3, #0
 800b294:	bfb8      	it	lt
 800b296:	18e4      	addlt	r4, r4, r3
 800b298:	f000 fc03 	bl	800baa2 <__malloc_lock>
 800b29c:	4a1f      	ldr	r2, [pc, #124]	; (800b31c <_free_r+0x98>)
 800b29e:	6813      	ldr	r3, [r2, #0]
 800b2a0:	4610      	mov	r0, r2
 800b2a2:	b933      	cbnz	r3, 800b2b2 <_free_r+0x2e>
 800b2a4:	6063      	str	r3, [r4, #4]
 800b2a6:	6014      	str	r4, [r2, #0]
 800b2a8:	4628      	mov	r0, r5
 800b2aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2ae:	f000 bbf9 	b.w	800baa4 <__malloc_unlock>
 800b2b2:	42a3      	cmp	r3, r4
 800b2b4:	d90c      	bls.n	800b2d0 <_free_r+0x4c>
 800b2b6:	6821      	ldr	r1, [r4, #0]
 800b2b8:	1862      	adds	r2, r4, r1
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	bf04      	itt	eq
 800b2be:	681a      	ldreq	r2, [r3, #0]
 800b2c0:	685b      	ldreq	r3, [r3, #4]
 800b2c2:	6063      	str	r3, [r4, #4]
 800b2c4:	bf04      	itt	eq
 800b2c6:	1852      	addeq	r2, r2, r1
 800b2c8:	6022      	streq	r2, [r4, #0]
 800b2ca:	6004      	str	r4, [r0, #0]
 800b2cc:	e7ec      	b.n	800b2a8 <_free_r+0x24>
 800b2ce:	4613      	mov	r3, r2
 800b2d0:	685a      	ldr	r2, [r3, #4]
 800b2d2:	b10a      	cbz	r2, 800b2d8 <_free_r+0x54>
 800b2d4:	42a2      	cmp	r2, r4
 800b2d6:	d9fa      	bls.n	800b2ce <_free_r+0x4a>
 800b2d8:	6819      	ldr	r1, [r3, #0]
 800b2da:	1858      	adds	r0, r3, r1
 800b2dc:	42a0      	cmp	r0, r4
 800b2de:	d10b      	bne.n	800b2f8 <_free_r+0x74>
 800b2e0:	6820      	ldr	r0, [r4, #0]
 800b2e2:	4401      	add	r1, r0
 800b2e4:	1858      	adds	r0, r3, r1
 800b2e6:	4282      	cmp	r2, r0
 800b2e8:	6019      	str	r1, [r3, #0]
 800b2ea:	d1dd      	bne.n	800b2a8 <_free_r+0x24>
 800b2ec:	6810      	ldr	r0, [r2, #0]
 800b2ee:	6852      	ldr	r2, [r2, #4]
 800b2f0:	605a      	str	r2, [r3, #4]
 800b2f2:	4401      	add	r1, r0
 800b2f4:	6019      	str	r1, [r3, #0]
 800b2f6:	e7d7      	b.n	800b2a8 <_free_r+0x24>
 800b2f8:	d902      	bls.n	800b300 <_free_r+0x7c>
 800b2fa:	230c      	movs	r3, #12
 800b2fc:	602b      	str	r3, [r5, #0]
 800b2fe:	e7d3      	b.n	800b2a8 <_free_r+0x24>
 800b300:	6820      	ldr	r0, [r4, #0]
 800b302:	1821      	adds	r1, r4, r0
 800b304:	428a      	cmp	r2, r1
 800b306:	bf04      	itt	eq
 800b308:	6811      	ldreq	r1, [r2, #0]
 800b30a:	6852      	ldreq	r2, [r2, #4]
 800b30c:	6062      	str	r2, [r4, #4]
 800b30e:	bf04      	itt	eq
 800b310:	1809      	addeq	r1, r1, r0
 800b312:	6021      	streq	r1, [r4, #0]
 800b314:	605c      	str	r4, [r3, #4]
 800b316:	e7c7      	b.n	800b2a8 <_free_r+0x24>
 800b318:	bd38      	pop	{r3, r4, r5, pc}
 800b31a:	bf00      	nop
 800b31c:	20001184 	.word	0x20001184

0800b320 <_malloc_r>:
 800b320:	b570      	push	{r4, r5, r6, lr}
 800b322:	1ccd      	adds	r5, r1, #3
 800b324:	f025 0503 	bic.w	r5, r5, #3
 800b328:	3508      	adds	r5, #8
 800b32a:	2d0c      	cmp	r5, #12
 800b32c:	bf38      	it	cc
 800b32e:	250c      	movcc	r5, #12
 800b330:	2d00      	cmp	r5, #0
 800b332:	4606      	mov	r6, r0
 800b334:	db01      	blt.n	800b33a <_malloc_r+0x1a>
 800b336:	42a9      	cmp	r1, r5
 800b338:	d903      	bls.n	800b342 <_malloc_r+0x22>
 800b33a:	230c      	movs	r3, #12
 800b33c:	6033      	str	r3, [r6, #0]
 800b33e:	2000      	movs	r0, #0
 800b340:	bd70      	pop	{r4, r5, r6, pc}
 800b342:	f000 fbae 	bl	800baa2 <__malloc_lock>
 800b346:	4a21      	ldr	r2, [pc, #132]	; (800b3cc <_malloc_r+0xac>)
 800b348:	6814      	ldr	r4, [r2, #0]
 800b34a:	4621      	mov	r1, r4
 800b34c:	b991      	cbnz	r1, 800b374 <_malloc_r+0x54>
 800b34e:	4c20      	ldr	r4, [pc, #128]	; (800b3d0 <_malloc_r+0xb0>)
 800b350:	6823      	ldr	r3, [r4, #0]
 800b352:	b91b      	cbnz	r3, 800b35c <_malloc_r+0x3c>
 800b354:	4630      	mov	r0, r6
 800b356:	f000 facf 	bl	800b8f8 <_sbrk_r>
 800b35a:	6020      	str	r0, [r4, #0]
 800b35c:	4629      	mov	r1, r5
 800b35e:	4630      	mov	r0, r6
 800b360:	f000 faca 	bl	800b8f8 <_sbrk_r>
 800b364:	1c43      	adds	r3, r0, #1
 800b366:	d124      	bne.n	800b3b2 <_malloc_r+0x92>
 800b368:	230c      	movs	r3, #12
 800b36a:	6033      	str	r3, [r6, #0]
 800b36c:	4630      	mov	r0, r6
 800b36e:	f000 fb99 	bl	800baa4 <__malloc_unlock>
 800b372:	e7e4      	b.n	800b33e <_malloc_r+0x1e>
 800b374:	680b      	ldr	r3, [r1, #0]
 800b376:	1b5b      	subs	r3, r3, r5
 800b378:	d418      	bmi.n	800b3ac <_malloc_r+0x8c>
 800b37a:	2b0b      	cmp	r3, #11
 800b37c:	d90f      	bls.n	800b39e <_malloc_r+0x7e>
 800b37e:	600b      	str	r3, [r1, #0]
 800b380:	50cd      	str	r5, [r1, r3]
 800b382:	18cc      	adds	r4, r1, r3
 800b384:	4630      	mov	r0, r6
 800b386:	f000 fb8d 	bl	800baa4 <__malloc_unlock>
 800b38a:	f104 000b 	add.w	r0, r4, #11
 800b38e:	1d23      	adds	r3, r4, #4
 800b390:	f020 0007 	bic.w	r0, r0, #7
 800b394:	1ac3      	subs	r3, r0, r3
 800b396:	d0d3      	beq.n	800b340 <_malloc_r+0x20>
 800b398:	425a      	negs	r2, r3
 800b39a:	50e2      	str	r2, [r4, r3]
 800b39c:	e7d0      	b.n	800b340 <_malloc_r+0x20>
 800b39e:	428c      	cmp	r4, r1
 800b3a0:	684b      	ldr	r3, [r1, #4]
 800b3a2:	bf16      	itet	ne
 800b3a4:	6063      	strne	r3, [r4, #4]
 800b3a6:	6013      	streq	r3, [r2, #0]
 800b3a8:	460c      	movne	r4, r1
 800b3aa:	e7eb      	b.n	800b384 <_malloc_r+0x64>
 800b3ac:	460c      	mov	r4, r1
 800b3ae:	6849      	ldr	r1, [r1, #4]
 800b3b0:	e7cc      	b.n	800b34c <_malloc_r+0x2c>
 800b3b2:	1cc4      	adds	r4, r0, #3
 800b3b4:	f024 0403 	bic.w	r4, r4, #3
 800b3b8:	42a0      	cmp	r0, r4
 800b3ba:	d005      	beq.n	800b3c8 <_malloc_r+0xa8>
 800b3bc:	1a21      	subs	r1, r4, r0
 800b3be:	4630      	mov	r0, r6
 800b3c0:	f000 fa9a 	bl	800b8f8 <_sbrk_r>
 800b3c4:	3001      	adds	r0, #1
 800b3c6:	d0cf      	beq.n	800b368 <_malloc_r+0x48>
 800b3c8:	6025      	str	r5, [r4, #0]
 800b3ca:	e7db      	b.n	800b384 <_malloc_r+0x64>
 800b3cc:	20001184 	.word	0x20001184
 800b3d0:	20001188 	.word	0x20001188

0800b3d4 <__ssputs_r>:
 800b3d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b3d8:	688e      	ldr	r6, [r1, #8]
 800b3da:	429e      	cmp	r6, r3
 800b3dc:	4682      	mov	sl, r0
 800b3de:	460c      	mov	r4, r1
 800b3e0:	4690      	mov	r8, r2
 800b3e2:	4699      	mov	r9, r3
 800b3e4:	d837      	bhi.n	800b456 <__ssputs_r+0x82>
 800b3e6:	898a      	ldrh	r2, [r1, #12]
 800b3e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b3ec:	d031      	beq.n	800b452 <__ssputs_r+0x7e>
 800b3ee:	6825      	ldr	r5, [r4, #0]
 800b3f0:	6909      	ldr	r1, [r1, #16]
 800b3f2:	1a6f      	subs	r7, r5, r1
 800b3f4:	6965      	ldr	r5, [r4, #20]
 800b3f6:	2302      	movs	r3, #2
 800b3f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b3fc:	fb95 f5f3 	sdiv	r5, r5, r3
 800b400:	f109 0301 	add.w	r3, r9, #1
 800b404:	443b      	add	r3, r7
 800b406:	429d      	cmp	r5, r3
 800b408:	bf38      	it	cc
 800b40a:	461d      	movcc	r5, r3
 800b40c:	0553      	lsls	r3, r2, #21
 800b40e:	d530      	bpl.n	800b472 <__ssputs_r+0x9e>
 800b410:	4629      	mov	r1, r5
 800b412:	f7ff ff85 	bl	800b320 <_malloc_r>
 800b416:	4606      	mov	r6, r0
 800b418:	b950      	cbnz	r0, 800b430 <__ssputs_r+0x5c>
 800b41a:	230c      	movs	r3, #12
 800b41c:	f8ca 3000 	str.w	r3, [sl]
 800b420:	89a3      	ldrh	r3, [r4, #12]
 800b422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b426:	81a3      	strh	r3, [r4, #12]
 800b428:	f04f 30ff 	mov.w	r0, #4294967295
 800b42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b430:	463a      	mov	r2, r7
 800b432:	6921      	ldr	r1, [r4, #16]
 800b434:	f7fd fe36 	bl	80090a4 <memcpy>
 800b438:	89a3      	ldrh	r3, [r4, #12]
 800b43a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b43e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b442:	81a3      	strh	r3, [r4, #12]
 800b444:	6126      	str	r6, [r4, #16]
 800b446:	6165      	str	r5, [r4, #20]
 800b448:	443e      	add	r6, r7
 800b44a:	1bed      	subs	r5, r5, r7
 800b44c:	6026      	str	r6, [r4, #0]
 800b44e:	60a5      	str	r5, [r4, #8]
 800b450:	464e      	mov	r6, r9
 800b452:	454e      	cmp	r6, r9
 800b454:	d900      	bls.n	800b458 <__ssputs_r+0x84>
 800b456:	464e      	mov	r6, r9
 800b458:	4632      	mov	r2, r6
 800b45a:	4641      	mov	r1, r8
 800b45c:	6820      	ldr	r0, [r4, #0]
 800b45e:	f000 fb07 	bl	800ba70 <memmove>
 800b462:	68a3      	ldr	r3, [r4, #8]
 800b464:	1b9b      	subs	r3, r3, r6
 800b466:	60a3      	str	r3, [r4, #8]
 800b468:	6823      	ldr	r3, [r4, #0]
 800b46a:	441e      	add	r6, r3
 800b46c:	6026      	str	r6, [r4, #0]
 800b46e:	2000      	movs	r0, #0
 800b470:	e7dc      	b.n	800b42c <__ssputs_r+0x58>
 800b472:	462a      	mov	r2, r5
 800b474:	f000 fb17 	bl	800baa6 <_realloc_r>
 800b478:	4606      	mov	r6, r0
 800b47a:	2800      	cmp	r0, #0
 800b47c:	d1e2      	bne.n	800b444 <__ssputs_r+0x70>
 800b47e:	6921      	ldr	r1, [r4, #16]
 800b480:	4650      	mov	r0, sl
 800b482:	f7ff feff 	bl	800b284 <_free_r>
 800b486:	e7c8      	b.n	800b41a <__ssputs_r+0x46>

0800b488 <_svfiprintf_r>:
 800b488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b48c:	461d      	mov	r5, r3
 800b48e:	898b      	ldrh	r3, [r1, #12]
 800b490:	061f      	lsls	r7, r3, #24
 800b492:	b09d      	sub	sp, #116	; 0x74
 800b494:	4680      	mov	r8, r0
 800b496:	460c      	mov	r4, r1
 800b498:	4616      	mov	r6, r2
 800b49a:	d50f      	bpl.n	800b4bc <_svfiprintf_r+0x34>
 800b49c:	690b      	ldr	r3, [r1, #16]
 800b49e:	b96b      	cbnz	r3, 800b4bc <_svfiprintf_r+0x34>
 800b4a0:	2140      	movs	r1, #64	; 0x40
 800b4a2:	f7ff ff3d 	bl	800b320 <_malloc_r>
 800b4a6:	6020      	str	r0, [r4, #0]
 800b4a8:	6120      	str	r0, [r4, #16]
 800b4aa:	b928      	cbnz	r0, 800b4b8 <_svfiprintf_r+0x30>
 800b4ac:	230c      	movs	r3, #12
 800b4ae:	f8c8 3000 	str.w	r3, [r8]
 800b4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b6:	e0c8      	b.n	800b64a <_svfiprintf_r+0x1c2>
 800b4b8:	2340      	movs	r3, #64	; 0x40
 800b4ba:	6163      	str	r3, [r4, #20]
 800b4bc:	2300      	movs	r3, #0
 800b4be:	9309      	str	r3, [sp, #36]	; 0x24
 800b4c0:	2320      	movs	r3, #32
 800b4c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4c6:	2330      	movs	r3, #48	; 0x30
 800b4c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4cc:	9503      	str	r5, [sp, #12]
 800b4ce:	f04f 0b01 	mov.w	fp, #1
 800b4d2:	4637      	mov	r7, r6
 800b4d4:	463d      	mov	r5, r7
 800b4d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b4da:	b10b      	cbz	r3, 800b4e0 <_svfiprintf_r+0x58>
 800b4dc:	2b25      	cmp	r3, #37	; 0x25
 800b4de:	d13e      	bne.n	800b55e <_svfiprintf_r+0xd6>
 800b4e0:	ebb7 0a06 	subs.w	sl, r7, r6
 800b4e4:	d00b      	beq.n	800b4fe <_svfiprintf_r+0x76>
 800b4e6:	4653      	mov	r3, sl
 800b4e8:	4632      	mov	r2, r6
 800b4ea:	4621      	mov	r1, r4
 800b4ec:	4640      	mov	r0, r8
 800b4ee:	f7ff ff71 	bl	800b3d4 <__ssputs_r>
 800b4f2:	3001      	adds	r0, #1
 800b4f4:	f000 80a4 	beq.w	800b640 <_svfiprintf_r+0x1b8>
 800b4f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4fa:	4453      	add	r3, sl
 800b4fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b4fe:	783b      	ldrb	r3, [r7, #0]
 800b500:	2b00      	cmp	r3, #0
 800b502:	f000 809d 	beq.w	800b640 <_svfiprintf_r+0x1b8>
 800b506:	2300      	movs	r3, #0
 800b508:	f04f 32ff 	mov.w	r2, #4294967295
 800b50c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b510:	9304      	str	r3, [sp, #16]
 800b512:	9307      	str	r3, [sp, #28]
 800b514:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b518:	931a      	str	r3, [sp, #104]	; 0x68
 800b51a:	462f      	mov	r7, r5
 800b51c:	2205      	movs	r2, #5
 800b51e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b522:	4850      	ldr	r0, [pc, #320]	; (800b664 <_svfiprintf_r+0x1dc>)
 800b524:	f7f4 fe84 	bl	8000230 <memchr>
 800b528:	9b04      	ldr	r3, [sp, #16]
 800b52a:	b9d0      	cbnz	r0, 800b562 <_svfiprintf_r+0xda>
 800b52c:	06d9      	lsls	r1, r3, #27
 800b52e:	bf44      	itt	mi
 800b530:	2220      	movmi	r2, #32
 800b532:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b536:	071a      	lsls	r2, r3, #28
 800b538:	bf44      	itt	mi
 800b53a:	222b      	movmi	r2, #43	; 0x2b
 800b53c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b540:	782a      	ldrb	r2, [r5, #0]
 800b542:	2a2a      	cmp	r2, #42	; 0x2a
 800b544:	d015      	beq.n	800b572 <_svfiprintf_r+0xea>
 800b546:	9a07      	ldr	r2, [sp, #28]
 800b548:	462f      	mov	r7, r5
 800b54a:	2000      	movs	r0, #0
 800b54c:	250a      	movs	r5, #10
 800b54e:	4639      	mov	r1, r7
 800b550:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b554:	3b30      	subs	r3, #48	; 0x30
 800b556:	2b09      	cmp	r3, #9
 800b558:	d94d      	bls.n	800b5f6 <_svfiprintf_r+0x16e>
 800b55a:	b1b8      	cbz	r0, 800b58c <_svfiprintf_r+0x104>
 800b55c:	e00f      	b.n	800b57e <_svfiprintf_r+0xf6>
 800b55e:	462f      	mov	r7, r5
 800b560:	e7b8      	b.n	800b4d4 <_svfiprintf_r+0x4c>
 800b562:	4a40      	ldr	r2, [pc, #256]	; (800b664 <_svfiprintf_r+0x1dc>)
 800b564:	1a80      	subs	r0, r0, r2
 800b566:	fa0b f000 	lsl.w	r0, fp, r0
 800b56a:	4318      	orrs	r0, r3
 800b56c:	9004      	str	r0, [sp, #16]
 800b56e:	463d      	mov	r5, r7
 800b570:	e7d3      	b.n	800b51a <_svfiprintf_r+0x92>
 800b572:	9a03      	ldr	r2, [sp, #12]
 800b574:	1d11      	adds	r1, r2, #4
 800b576:	6812      	ldr	r2, [r2, #0]
 800b578:	9103      	str	r1, [sp, #12]
 800b57a:	2a00      	cmp	r2, #0
 800b57c:	db01      	blt.n	800b582 <_svfiprintf_r+0xfa>
 800b57e:	9207      	str	r2, [sp, #28]
 800b580:	e004      	b.n	800b58c <_svfiprintf_r+0x104>
 800b582:	4252      	negs	r2, r2
 800b584:	f043 0302 	orr.w	r3, r3, #2
 800b588:	9207      	str	r2, [sp, #28]
 800b58a:	9304      	str	r3, [sp, #16]
 800b58c:	783b      	ldrb	r3, [r7, #0]
 800b58e:	2b2e      	cmp	r3, #46	; 0x2e
 800b590:	d10c      	bne.n	800b5ac <_svfiprintf_r+0x124>
 800b592:	787b      	ldrb	r3, [r7, #1]
 800b594:	2b2a      	cmp	r3, #42	; 0x2a
 800b596:	d133      	bne.n	800b600 <_svfiprintf_r+0x178>
 800b598:	9b03      	ldr	r3, [sp, #12]
 800b59a:	1d1a      	adds	r2, r3, #4
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	9203      	str	r2, [sp, #12]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfb8      	it	lt
 800b5a4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5a8:	3702      	adds	r7, #2
 800b5aa:	9305      	str	r3, [sp, #20]
 800b5ac:	4d2e      	ldr	r5, [pc, #184]	; (800b668 <_svfiprintf_r+0x1e0>)
 800b5ae:	7839      	ldrb	r1, [r7, #0]
 800b5b0:	2203      	movs	r2, #3
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	f7f4 fe3c 	bl	8000230 <memchr>
 800b5b8:	b138      	cbz	r0, 800b5ca <_svfiprintf_r+0x142>
 800b5ba:	2340      	movs	r3, #64	; 0x40
 800b5bc:	1b40      	subs	r0, r0, r5
 800b5be:	fa03 f000 	lsl.w	r0, r3, r0
 800b5c2:	9b04      	ldr	r3, [sp, #16]
 800b5c4:	4303      	orrs	r3, r0
 800b5c6:	3701      	adds	r7, #1
 800b5c8:	9304      	str	r3, [sp, #16]
 800b5ca:	7839      	ldrb	r1, [r7, #0]
 800b5cc:	4827      	ldr	r0, [pc, #156]	; (800b66c <_svfiprintf_r+0x1e4>)
 800b5ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5d2:	2206      	movs	r2, #6
 800b5d4:	1c7e      	adds	r6, r7, #1
 800b5d6:	f7f4 fe2b 	bl	8000230 <memchr>
 800b5da:	2800      	cmp	r0, #0
 800b5dc:	d038      	beq.n	800b650 <_svfiprintf_r+0x1c8>
 800b5de:	4b24      	ldr	r3, [pc, #144]	; (800b670 <_svfiprintf_r+0x1e8>)
 800b5e0:	bb13      	cbnz	r3, 800b628 <_svfiprintf_r+0x1a0>
 800b5e2:	9b03      	ldr	r3, [sp, #12]
 800b5e4:	3307      	adds	r3, #7
 800b5e6:	f023 0307 	bic.w	r3, r3, #7
 800b5ea:	3308      	adds	r3, #8
 800b5ec:	9303      	str	r3, [sp, #12]
 800b5ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5f0:	444b      	add	r3, r9
 800b5f2:	9309      	str	r3, [sp, #36]	; 0x24
 800b5f4:	e76d      	b.n	800b4d2 <_svfiprintf_r+0x4a>
 800b5f6:	fb05 3202 	mla	r2, r5, r2, r3
 800b5fa:	2001      	movs	r0, #1
 800b5fc:	460f      	mov	r7, r1
 800b5fe:	e7a6      	b.n	800b54e <_svfiprintf_r+0xc6>
 800b600:	2300      	movs	r3, #0
 800b602:	3701      	adds	r7, #1
 800b604:	9305      	str	r3, [sp, #20]
 800b606:	4619      	mov	r1, r3
 800b608:	250a      	movs	r5, #10
 800b60a:	4638      	mov	r0, r7
 800b60c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b610:	3a30      	subs	r2, #48	; 0x30
 800b612:	2a09      	cmp	r2, #9
 800b614:	d903      	bls.n	800b61e <_svfiprintf_r+0x196>
 800b616:	2b00      	cmp	r3, #0
 800b618:	d0c8      	beq.n	800b5ac <_svfiprintf_r+0x124>
 800b61a:	9105      	str	r1, [sp, #20]
 800b61c:	e7c6      	b.n	800b5ac <_svfiprintf_r+0x124>
 800b61e:	fb05 2101 	mla	r1, r5, r1, r2
 800b622:	2301      	movs	r3, #1
 800b624:	4607      	mov	r7, r0
 800b626:	e7f0      	b.n	800b60a <_svfiprintf_r+0x182>
 800b628:	ab03      	add	r3, sp, #12
 800b62a:	9300      	str	r3, [sp, #0]
 800b62c:	4622      	mov	r2, r4
 800b62e:	4b11      	ldr	r3, [pc, #68]	; (800b674 <_svfiprintf_r+0x1ec>)
 800b630:	a904      	add	r1, sp, #16
 800b632:	4640      	mov	r0, r8
 800b634:	f7fd fdde 	bl	80091f4 <_printf_float>
 800b638:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b63c:	4681      	mov	r9, r0
 800b63e:	d1d6      	bne.n	800b5ee <_svfiprintf_r+0x166>
 800b640:	89a3      	ldrh	r3, [r4, #12]
 800b642:	065b      	lsls	r3, r3, #25
 800b644:	f53f af35 	bmi.w	800b4b2 <_svfiprintf_r+0x2a>
 800b648:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b64a:	b01d      	add	sp, #116	; 0x74
 800b64c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b650:	ab03      	add	r3, sp, #12
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	4622      	mov	r2, r4
 800b656:	4b07      	ldr	r3, [pc, #28]	; (800b674 <_svfiprintf_r+0x1ec>)
 800b658:	a904      	add	r1, sp, #16
 800b65a:	4640      	mov	r0, r8
 800b65c:	f7fe f880 	bl	8009760 <_printf_i>
 800b660:	e7ea      	b.n	800b638 <_svfiprintf_r+0x1b0>
 800b662:	bf00      	nop
 800b664:	0800cf4c 	.word	0x0800cf4c
 800b668:	0800cf52 	.word	0x0800cf52
 800b66c:	0800cf56 	.word	0x0800cf56
 800b670:	080091f5 	.word	0x080091f5
 800b674:	0800b3d5 	.word	0x0800b3d5

0800b678 <__sfputc_r>:
 800b678:	6893      	ldr	r3, [r2, #8]
 800b67a:	3b01      	subs	r3, #1
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	b410      	push	{r4}
 800b680:	6093      	str	r3, [r2, #8]
 800b682:	da08      	bge.n	800b696 <__sfputc_r+0x1e>
 800b684:	6994      	ldr	r4, [r2, #24]
 800b686:	42a3      	cmp	r3, r4
 800b688:	db01      	blt.n	800b68e <__sfputc_r+0x16>
 800b68a:	290a      	cmp	r1, #10
 800b68c:	d103      	bne.n	800b696 <__sfputc_r+0x1e>
 800b68e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b692:	f7fe ba13 	b.w	8009abc <__swbuf_r>
 800b696:	6813      	ldr	r3, [r2, #0]
 800b698:	1c58      	adds	r0, r3, #1
 800b69a:	6010      	str	r0, [r2, #0]
 800b69c:	7019      	strb	r1, [r3, #0]
 800b69e:	4608      	mov	r0, r1
 800b6a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6a4:	4770      	bx	lr

0800b6a6 <__sfputs_r>:
 800b6a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6a8:	4606      	mov	r6, r0
 800b6aa:	460f      	mov	r7, r1
 800b6ac:	4614      	mov	r4, r2
 800b6ae:	18d5      	adds	r5, r2, r3
 800b6b0:	42ac      	cmp	r4, r5
 800b6b2:	d101      	bne.n	800b6b8 <__sfputs_r+0x12>
 800b6b4:	2000      	movs	r0, #0
 800b6b6:	e007      	b.n	800b6c8 <__sfputs_r+0x22>
 800b6b8:	463a      	mov	r2, r7
 800b6ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6be:	4630      	mov	r0, r6
 800b6c0:	f7ff ffda 	bl	800b678 <__sfputc_r>
 800b6c4:	1c43      	adds	r3, r0, #1
 800b6c6:	d1f3      	bne.n	800b6b0 <__sfputs_r+0xa>
 800b6c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b6cc <_vfiprintf_r>:
 800b6cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6d0:	460c      	mov	r4, r1
 800b6d2:	b09d      	sub	sp, #116	; 0x74
 800b6d4:	4617      	mov	r7, r2
 800b6d6:	461d      	mov	r5, r3
 800b6d8:	4606      	mov	r6, r0
 800b6da:	b118      	cbz	r0, 800b6e4 <_vfiprintf_r+0x18>
 800b6dc:	6983      	ldr	r3, [r0, #24]
 800b6de:	b90b      	cbnz	r3, 800b6e4 <_vfiprintf_r+0x18>
 800b6e0:	f7ff f9e2 	bl	800aaa8 <__sinit>
 800b6e4:	4b7c      	ldr	r3, [pc, #496]	; (800b8d8 <_vfiprintf_r+0x20c>)
 800b6e6:	429c      	cmp	r4, r3
 800b6e8:	d158      	bne.n	800b79c <_vfiprintf_r+0xd0>
 800b6ea:	6874      	ldr	r4, [r6, #4]
 800b6ec:	89a3      	ldrh	r3, [r4, #12]
 800b6ee:	0718      	lsls	r0, r3, #28
 800b6f0:	d55e      	bpl.n	800b7b0 <_vfiprintf_r+0xe4>
 800b6f2:	6923      	ldr	r3, [r4, #16]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d05b      	beq.n	800b7b0 <_vfiprintf_r+0xe4>
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	9309      	str	r3, [sp, #36]	; 0x24
 800b6fc:	2320      	movs	r3, #32
 800b6fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b702:	2330      	movs	r3, #48	; 0x30
 800b704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b708:	9503      	str	r5, [sp, #12]
 800b70a:	f04f 0b01 	mov.w	fp, #1
 800b70e:	46b8      	mov	r8, r7
 800b710:	4645      	mov	r5, r8
 800b712:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b716:	b10b      	cbz	r3, 800b71c <_vfiprintf_r+0x50>
 800b718:	2b25      	cmp	r3, #37	; 0x25
 800b71a:	d154      	bne.n	800b7c6 <_vfiprintf_r+0xfa>
 800b71c:	ebb8 0a07 	subs.w	sl, r8, r7
 800b720:	d00b      	beq.n	800b73a <_vfiprintf_r+0x6e>
 800b722:	4653      	mov	r3, sl
 800b724:	463a      	mov	r2, r7
 800b726:	4621      	mov	r1, r4
 800b728:	4630      	mov	r0, r6
 800b72a:	f7ff ffbc 	bl	800b6a6 <__sfputs_r>
 800b72e:	3001      	adds	r0, #1
 800b730:	f000 80c2 	beq.w	800b8b8 <_vfiprintf_r+0x1ec>
 800b734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b736:	4453      	add	r3, sl
 800b738:	9309      	str	r3, [sp, #36]	; 0x24
 800b73a:	f898 3000 	ldrb.w	r3, [r8]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	f000 80ba 	beq.w	800b8b8 <_vfiprintf_r+0x1ec>
 800b744:	2300      	movs	r3, #0
 800b746:	f04f 32ff 	mov.w	r2, #4294967295
 800b74a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b74e:	9304      	str	r3, [sp, #16]
 800b750:	9307      	str	r3, [sp, #28]
 800b752:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b756:	931a      	str	r3, [sp, #104]	; 0x68
 800b758:	46a8      	mov	r8, r5
 800b75a:	2205      	movs	r2, #5
 800b75c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800b760:	485e      	ldr	r0, [pc, #376]	; (800b8dc <_vfiprintf_r+0x210>)
 800b762:	f7f4 fd65 	bl	8000230 <memchr>
 800b766:	9b04      	ldr	r3, [sp, #16]
 800b768:	bb78      	cbnz	r0, 800b7ca <_vfiprintf_r+0xfe>
 800b76a:	06d9      	lsls	r1, r3, #27
 800b76c:	bf44      	itt	mi
 800b76e:	2220      	movmi	r2, #32
 800b770:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b774:	071a      	lsls	r2, r3, #28
 800b776:	bf44      	itt	mi
 800b778:	222b      	movmi	r2, #43	; 0x2b
 800b77a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b77e:	782a      	ldrb	r2, [r5, #0]
 800b780:	2a2a      	cmp	r2, #42	; 0x2a
 800b782:	d02a      	beq.n	800b7da <_vfiprintf_r+0x10e>
 800b784:	9a07      	ldr	r2, [sp, #28]
 800b786:	46a8      	mov	r8, r5
 800b788:	2000      	movs	r0, #0
 800b78a:	250a      	movs	r5, #10
 800b78c:	4641      	mov	r1, r8
 800b78e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b792:	3b30      	subs	r3, #48	; 0x30
 800b794:	2b09      	cmp	r3, #9
 800b796:	d969      	bls.n	800b86c <_vfiprintf_r+0x1a0>
 800b798:	b360      	cbz	r0, 800b7f4 <_vfiprintf_r+0x128>
 800b79a:	e024      	b.n	800b7e6 <_vfiprintf_r+0x11a>
 800b79c:	4b50      	ldr	r3, [pc, #320]	; (800b8e0 <_vfiprintf_r+0x214>)
 800b79e:	429c      	cmp	r4, r3
 800b7a0:	d101      	bne.n	800b7a6 <_vfiprintf_r+0xda>
 800b7a2:	68b4      	ldr	r4, [r6, #8]
 800b7a4:	e7a2      	b.n	800b6ec <_vfiprintf_r+0x20>
 800b7a6:	4b4f      	ldr	r3, [pc, #316]	; (800b8e4 <_vfiprintf_r+0x218>)
 800b7a8:	429c      	cmp	r4, r3
 800b7aa:	bf08      	it	eq
 800b7ac:	68f4      	ldreq	r4, [r6, #12]
 800b7ae:	e79d      	b.n	800b6ec <_vfiprintf_r+0x20>
 800b7b0:	4621      	mov	r1, r4
 800b7b2:	4630      	mov	r0, r6
 800b7b4:	f7fe f9d4 	bl	8009b60 <__swsetup_r>
 800b7b8:	2800      	cmp	r0, #0
 800b7ba:	d09d      	beq.n	800b6f8 <_vfiprintf_r+0x2c>
 800b7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c0:	b01d      	add	sp, #116	; 0x74
 800b7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7c6:	46a8      	mov	r8, r5
 800b7c8:	e7a2      	b.n	800b710 <_vfiprintf_r+0x44>
 800b7ca:	4a44      	ldr	r2, [pc, #272]	; (800b8dc <_vfiprintf_r+0x210>)
 800b7cc:	1a80      	subs	r0, r0, r2
 800b7ce:	fa0b f000 	lsl.w	r0, fp, r0
 800b7d2:	4318      	orrs	r0, r3
 800b7d4:	9004      	str	r0, [sp, #16]
 800b7d6:	4645      	mov	r5, r8
 800b7d8:	e7be      	b.n	800b758 <_vfiprintf_r+0x8c>
 800b7da:	9a03      	ldr	r2, [sp, #12]
 800b7dc:	1d11      	adds	r1, r2, #4
 800b7de:	6812      	ldr	r2, [r2, #0]
 800b7e0:	9103      	str	r1, [sp, #12]
 800b7e2:	2a00      	cmp	r2, #0
 800b7e4:	db01      	blt.n	800b7ea <_vfiprintf_r+0x11e>
 800b7e6:	9207      	str	r2, [sp, #28]
 800b7e8:	e004      	b.n	800b7f4 <_vfiprintf_r+0x128>
 800b7ea:	4252      	negs	r2, r2
 800b7ec:	f043 0302 	orr.w	r3, r3, #2
 800b7f0:	9207      	str	r2, [sp, #28]
 800b7f2:	9304      	str	r3, [sp, #16]
 800b7f4:	f898 3000 	ldrb.w	r3, [r8]
 800b7f8:	2b2e      	cmp	r3, #46	; 0x2e
 800b7fa:	d10e      	bne.n	800b81a <_vfiprintf_r+0x14e>
 800b7fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b800:	2b2a      	cmp	r3, #42	; 0x2a
 800b802:	d138      	bne.n	800b876 <_vfiprintf_r+0x1aa>
 800b804:	9b03      	ldr	r3, [sp, #12]
 800b806:	1d1a      	adds	r2, r3, #4
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	9203      	str	r2, [sp, #12]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	bfb8      	it	lt
 800b810:	f04f 33ff 	movlt.w	r3, #4294967295
 800b814:	f108 0802 	add.w	r8, r8, #2
 800b818:	9305      	str	r3, [sp, #20]
 800b81a:	4d33      	ldr	r5, [pc, #204]	; (800b8e8 <_vfiprintf_r+0x21c>)
 800b81c:	f898 1000 	ldrb.w	r1, [r8]
 800b820:	2203      	movs	r2, #3
 800b822:	4628      	mov	r0, r5
 800b824:	f7f4 fd04 	bl	8000230 <memchr>
 800b828:	b140      	cbz	r0, 800b83c <_vfiprintf_r+0x170>
 800b82a:	2340      	movs	r3, #64	; 0x40
 800b82c:	1b40      	subs	r0, r0, r5
 800b82e:	fa03 f000 	lsl.w	r0, r3, r0
 800b832:	9b04      	ldr	r3, [sp, #16]
 800b834:	4303      	orrs	r3, r0
 800b836:	f108 0801 	add.w	r8, r8, #1
 800b83a:	9304      	str	r3, [sp, #16]
 800b83c:	f898 1000 	ldrb.w	r1, [r8]
 800b840:	482a      	ldr	r0, [pc, #168]	; (800b8ec <_vfiprintf_r+0x220>)
 800b842:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b846:	2206      	movs	r2, #6
 800b848:	f108 0701 	add.w	r7, r8, #1
 800b84c:	f7f4 fcf0 	bl	8000230 <memchr>
 800b850:	2800      	cmp	r0, #0
 800b852:	d037      	beq.n	800b8c4 <_vfiprintf_r+0x1f8>
 800b854:	4b26      	ldr	r3, [pc, #152]	; (800b8f0 <_vfiprintf_r+0x224>)
 800b856:	bb1b      	cbnz	r3, 800b8a0 <_vfiprintf_r+0x1d4>
 800b858:	9b03      	ldr	r3, [sp, #12]
 800b85a:	3307      	adds	r3, #7
 800b85c:	f023 0307 	bic.w	r3, r3, #7
 800b860:	3308      	adds	r3, #8
 800b862:	9303      	str	r3, [sp, #12]
 800b864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b866:	444b      	add	r3, r9
 800b868:	9309      	str	r3, [sp, #36]	; 0x24
 800b86a:	e750      	b.n	800b70e <_vfiprintf_r+0x42>
 800b86c:	fb05 3202 	mla	r2, r5, r2, r3
 800b870:	2001      	movs	r0, #1
 800b872:	4688      	mov	r8, r1
 800b874:	e78a      	b.n	800b78c <_vfiprintf_r+0xc0>
 800b876:	2300      	movs	r3, #0
 800b878:	f108 0801 	add.w	r8, r8, #1
 800b87c:	9305      	str	r3, [sp, #20]
 800b87e:	4619      	mov	r1, r3
 800b880:	250a      	movs	r5, #10
 800b882:	4640      	mov	r0, r8
 800b884:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b888:	3a30      	subs	r2, #48	; 0x30
 800b88a:	2a09      	cmp	r2, #9
 800b88c:	d903      	bls.n	800b896 <_vfiprintf_r+0x1ca>
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d0c3      	beq.n	800b81a <_vfiprintf_r+0x14e>
 800b892:	9105      	str	r1, [sp, #20]
 800b894:	e7c1      	b.n	800b81a <_vfiprintf_r+0x14e>
 800b896:	fb05 2101 	mla	r1, r5, r1, r2
 800b89a:	2301      	movs	r3, #1
 800b89c:	4680      	mov	r8, r0
 800b89e:	e7f0      	b.n	800b882 <_vfiprintf_r+0x1b6>
 800b8a0:	ab03      	add	r3, sp, #12
 800b8a2:	9300      	str	r3, [sp, #0]
 800b8a4:	4622      	mov	r2, r4
 800b8a6:	4b13      	ldr	r3, [pc, #76]	; (800b8f4 <_vfiprintf_r+0x228>)
 800b8a8:	a904      	add	r1, sp, #16
 800b8aa:	4630      	mov	r0, r6
 800b8ac:	f7fd fca2 	bl	80091f4 <_printf_float>
 800b8b0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b8b4:	4681      	mov	r9, r0
 800b8b6:	d1d5      	bne.n	800b864 <_vfiprintf_r+0x198>
 800b8b8:	89a3      	ldrh	r3, [r4, #12]
 800b8ba:	065b      	lsls	r3, r3, #25
 800b8bc:	f53f af7e 	bmi.w	800b7bc <_vfiprintf_r+0xf0>
 800b8c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b8c2:	e77d      	b.n	800b7c0 <_vfiprintf_r+0xf4>
 800b8c4:	ab03      	add	r3, sp, #12
 800b8c6:	9300      	str	r3, [sp, #0]
 800b8c8:	4622      	mov	r2, r4
 800b8ca:	4b0a      	ldr	r3, [pc, #40]	; (800b8f4 <_vfiprintf_r+0x228>)
 800b8cc:	a904      	add	r1, sp, #16
 800b8ce:	4630      	mov	r0, r6
 800b8d0:	f7fd ff46 	bl	8009760 <_printf_i>
 800b8d4:	e7ec      	b.n	800b8b0 <_vfiprintf_r+0x1e4>
 800b8d6:	bf00      	nop
 800b8d8:	0800ce0c 	.word	0x0800ce0c
 800b8dc:	0800cf4c 	.word	0x0800cf4c
 800b8e0:	0800ce2c 	.word	0x0800ce2c
 800b8e4:	0800cdec 	.word	0x0800cdec
 800b8e8:	0800cf52 	.word	0x0800cf52
 800b8ec:	0800cf56 	.word	0x0800cf56
 800b8f0:	080091f5 	.word	0x080091f5
 800b8f4:	0800b6a7 	.word	0x0800b6a7

0800b8f8 <_sbrk_r>:
 800b8f8:	b538      	push	{r3, r4, r5, lr}
 800b8fa:	4c06      	ldr	r4, [pc, #24]	; (800b914 <_sbrk_r+0x1c>)
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	4605      	mov	r5, r0
 800b900:	4608      	mov	r0, r1
 800b902:	6023      	str	r3, [r4, #0]
 800b904:	f7f6 fb26 	bl	8001f54 <_sbrk>
 800b908:	1c43      	adds	r3, r0, #1
 800b90a:	d102      	bne.n	800b912 <_sbrk_r+0x1a>
 800b90c:	6823      	ldr	r3, [r4, #0]
 800b90e:	b103      	cbz	r3, 800b912 <_sbrk_r+0x1a>
 800b910:	602b      	str	r3, [r5, #0]
 800b912:	bd38      	pop	{r3, r4, r5, pc}
 800b914:	20001690 	.word	0x20001690

0800b918 <__sread>:
 800b918:	b510      	push	{r4, lr}
 800b91a:	460c      	mov	r4, r1
 800b91c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b920:	f000 f8e8 	bl	800baf4 <_read_r>
 800b924:	2800      	cmp	r0, #0
 800b926:	bfab      	itete	ge
 800b928:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b92a:	89a3      	ldrhlt	r3, [r4, #12]
 800b92c:	181b      	addge	r3, r3, r0
 800b92e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b932:	bfac      	ite	ge
 800b934:	6563      	strge	r3, [r4, #84]	; 0x54
 800b936:	81a3      	strhlt	r3, [r4, #12]
 800b938:	bd10      	pop	{r4, pc}

0800b93a <__swrite>:
 800b93a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b93e:	461f      	mov	r7, r3
 800b940:	898b      	ldrh	r3, [r1, #12]
 800b942:	05db      	lsls	r3, r3, #23
 800b944:	4605      	mov	r5, r0
 800b946:	460c      	mov	r4, r1
 800b948:	4616      	mov	r6, r2
 800b94a:	d505      	bpl.n	800b958 <__swrite+0x1e>
 800b94c:	2302      	movs	r3, #2
 800b94e:	2200      	movs	r2, #0
 800b950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b954:	f000 f868 	bl	800ba28 <_lseek_r>
 800b958:	89a3      	ldrh	r3, [r4, #12]
 800b95a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b95e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b962:	81a3      	strh	r3, [r4, #12]
 800b964:	4632      	mov	r2, r6
 800b966:	463b      	mov	r3, r7
 800b968:	4628      	mov	r0, r5
 800b96a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b96e:	f000 b817 	b.w	800b9a0 <_write_r>

0800b972 <__sseek>:
 800b972:	b510      	push	{r4, lr}
 800b974:	460c      	mov	r4, r1
 800b976:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b97a:	f000 f855 	bl	800ba28 <_lseek_r>
 800b97e:	1c43      	adds	r3, r0, #1
 800b980:	89a3      	ldrh	r3, [r4, #12]
 800b982:	bf15      	itete	ne
 800b984:	6560      	strne	r0, [r4, #84]	; 0x54
 800b986:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b98a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b98e:	81a3      	strheq	r3, [r4, #12]
 800b990:	bf18      	it	ne
 800b992:	81a3      	strhne	r3, [r4, #12]
 800b994:	bd10      	pop	{r4, pc}

0800b996 <__sclose>:
 800b996:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b99a:	f000 b813 	b.w	800b9c4 <_close_r>
	...

0800b9a0 <_write_r>:
 800b9a0:	b538      	push	{r3, r4, r5, lr}
 800b9a2:	4c07      	ldr	r4, [pc, #28]	; (800b9c0 <_write_r+0x20>)
 800b9a4:	4605      	mov	r5, r0
 800b9a6:	4608      	mov	r0, r1
 800b9a8:	4611      	mov	r1, r2
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	6022      	str	r2, [r4, #0]
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	f7f6 fa7f 	bl	8001eb2 <_write>
 800b9b4:	1c43      	adds	r3, r0, #1
 800b9b6:	d102      	bne.n	800b9be <_write_r+0x1e>
 800b9b8:	6823      	ldr	r3, [r4, #0]
 800b9ba:	b103      	cbz	r3, 800b9be <_write_r+0x1e>
 800b9bc:	602b      	str	r3, [r5, #0]
 800b9be:	bd38      	pop	{r3, r4, r5, pc}
 800b9c0:	20001690 	.word	0x20001690

0800b9c4 <_close_r>:
 800b9c4:	b538      	push	{r3, r4, r5, lr}
 800b9c6:	4c06      	ldr	r4, [pc, #24]	; (800b9e0 <_close_r+0x1c>)
 800b9c8:	2300      	movs	r3, #0
 800b9ca:	4605      	mov	r5, r0
 800b9cc:	4608      	mov	r0, r1
 800b9ce:	6023      	str	r3, [r4, #0]
 800b9d0:	f7f6 fa8b 	bl	8001eea <_close>
 800b9d4:	1c43      	adds	r3, r0, #1
 800b9d6:	d102      	bne.n	800b9de <_close_r+0x1a>
 800b9d8:	6823      	ldr	r3, [r4, #0]
 800b9da:	b103      	cbz	r3, 800b9de <_close_r+0x1a>
 800b9dc:	602b      	str	r3, [r5, #0]
 800b9de:	bd38      	pop	{r3, r4, r5, pc}
 800b9e0:	20001690 	.word	0x20001690

0800b9e4 <_fstat_r>:
 800b9e4:	b538      	push	{r3, r4, r5, lr}
 800b9e6:	4c07      	ldr	r4, [pc, #28]	; (800ba04 <_fstat_r+0x20>)
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	4605      	mov	r5, r0
 800b9ec:	4608      	mov	r0, r1
 800b9ee:	4611      	mov	r1, r2
 800b9f0:	6023      	str	r3, [r4, #0]
 800b9f2:	f7f6 fa86 	bl	8001f02 <_fstat>
 800b9f6:	1c43      	adds	r3, r0, #1
 800b9f8:	d102      	bne.n	800ba00 <_fstat_r+0x1c>
 800b9fa:	6823      	ldr	r3, [r4, #0]
 800b9fc:	b103      	cbz	r3, 800ba00 <_fstat_r+0x1c>
 800b9fe:	602b      	str	r3, [r5, #0]
 800ba00:	bd38      	pop	{r3, r4, r5, pc}
 800ba02:	bf00      	nop
 800ba04:	20001690 	.word	0x20001690

0800ba08 <_isatty_r>:
 800ba08:	b538      	push	{r3, r4, r5, lr}
 800ba0a:	4c06      	ldr	r4, [pc, #24]	; (800ba24 <_isatty_r+0x1c>)
 800ba0c:	2300      	movs	r3, #0
 800ba0e:	4605      	mov	r5, r0
 800ba10:	4608      	mov	r0, r1
 800ba12:	6023      	str	r3, [r4, #0]
 800ba14:	f7f6 fa85 	bl	8001f22 <_isatty>
 800ba18:	1c43      	adds	r3, r0, #1
 800ba1a:	d102      	bne.n	800ba22 <_isatty_r+0x1a>
 800ba1c:	6823      	ldr	r3, [r4, #0]
 800ba1e:	b103      	cbz	r3, 800ba22 <_isatty_r+0x1a>
 800ba20:	602b      	str	r3, [r5, #0]
 800ba22:	bd38      	pop	{r3, r4, r5, pc}
 800ba24:	20001690 	.word	0x20001690

0800ba28 <_lseek_r>:
 800ba28:	b538      	push	{r3, r4, r5, lr}
 800ba2a:	4c07      	ldr	r4, [pc, #28]	; (800ba48 <_lseek_r+0x20>)
 800ba2c:	4605      	mov	r5, r0
 800ba2e:	4608      	mov	r0, r1
 800ba30:	4611      	mov	r1, r2
 800ba32:	2200      	movs	r2, #0
 800ba34:	6022      	str	r2, [r4, #0]
 800ba36:	461a      	mov	r2, r3
 800ba38:	f7f6 fa7e 	bl	8001f38 <_lseek>
 800ba3c:	1c43      	adds	r3, r0, #1
 800ba3e:	d102      	bne.n	800ba46 <_lseek_r+0x1e>
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	b103      	cbz	r3, 800ba46 <_lseek_r+0x1e>
 800ba44:	602b      	str	r3, [r5, #0]
 800ba46:	bd38      	pop	{r3, r4, r5, pc}
 800ba48:	20001690 	.word	0x20001690

0800ba4c <__ascii_mbtowc>:
 800ba4c:	b082      	sub	sp, #8
 800ba4e:	b901      	cbnz	r1, 800ba52 <__ascii_mbtowc+0x6>
 800ba50:	a901      	add	r1, sp, #4
 800ba52:	b142      	cbz	r2, 800ba66 <__ascii_mbtowc+0x1a>
 800ba54:	b14b      	cbz	r3, 800ba6a <__ascii_mbtowc+0x1e>
 800ba56:	7813      	ldrb	r3, [r2, #0]
 800ba58:	600b      	str	r3, [r1, #0]
 800ba5a:	7812      	ldrb	r2, [r2, #0]
 800ba5c:	1c10      	adds	r0, r2, #0
 800ba5e:	bf18      	it	ne
 800ba60:	2001      	movne	r0, #1
 800ba62:	b002      	add	sp, #8
 800ba64:	4770      	bx	lr
 800ba66:	4610      	mov	r0, r2
 800ba68:	e7fb      	b.n	800ba62 <__ascii_mbtowc+0x16>
 800ba6a:	f06f 0001 	mvn.w	r0, #1
 800ba6e:	e7f8      	b.n	800ba62 <__ascii_mbtowc+0x16>

0800ba70 <memmove>:
 800ba70:	4288      	cmp	r0, r1
 800ba72:	b510      	push	{r4, lr}
 800ba74:	eb01 0302 	add.w	r3, r1, r2
 800ba78:	d807      	bhi.n	800ba8a <memmove+0x1a>
 800ba7a:	1e42      	subs	r2, r0, #1
 800ba7c:	4299      	cmp	r1, r3
 800ba7e:	d00a      	beq.n	800ba96 <memmove+0x26>
 800ba80:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba84:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ba88:	e7f8      	b.n	800ba7c <memmove+0xc>
 800ba8a:	4283      	cmp	r3, r0
 800ba8c:	d9f5      	bls.n	800ba7a <memmove+0xa>
 800ba8e:	1881      	adds	r1, r0, r2
 800ba90:	1ad2      	subs	r2, r2, r3
 800ba92:	42d3      	cmn	r3, r2
 800ba94:	d100      	bne.n	800ba98 <memmove+0x28>
 800ba96:	bd10      	pop	{r4, pc}
 800ba98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ba9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800baa0:	e7f7      	b.n	800ba92 <memmove+0x22>

0800baa2 <__malloc_lock>:
 800baa2:	4770      	bx	lr

0800baa4 <__malloc_unlock>:
 800baa4:	4770      	bx	lr

0800baa6 <_realloc_r>:
 800baa6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baa8:	4607      	mov	r7, r0
 800baaa:	4614      	mov	r4, r2
 800baac:	460e      	mov	r6, r1
 800baae:	b921      	cbnz	r1, 800baba <_realloc_r+0x14>
 800bab0:	4611      	mov	r1, r2
 800bab2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800bab6:	f7ff bc33 	b.w	800b320 <_malloc_r>
 800baba:	b922      	cbnz	r2, 800bac6 <_realloc_r+0x20>
 800babc:	f7ff fbe2 	bl	800b284 <_free_r>
 800bac0:	4625      	mov	r5, r4
 800bac2:	4628      	mov	r0, r5
 800bac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bac6:	f000 f834 	bl	800bb32 <_malloc_usable_size_r>
 800baca:	42a0      	cmp	r0, r4
 800bacc:	d20f      	bcs.n	800baee <_realloc_r+0x48>
 800bace:	4621      	mov	r1, r4
 800bad0:	4638      	mov	r0, r7
 800bad2:	f7ff fc25 	bl	800b320 <_malloc_r>
 800bad6:	4605      	mov	r5, r0
 800bad8:	2800      	cmp	r0, #0
 800bada:	d0f2      	beq.n	800bac2 <_realloc_r+0x1c>
 800badc:	4631      	mov	r1, r6
 800bade:	4622      	mov	r2, r4
 800bae0:	f7fd fae0 	bl	80090a4 <memcpy>
 800bae4:	4631      	mov	r1, r6
 800bae6:	4638      	mov	r0, r7
 800bae8:	f7ff fbcc 	bl	800b284 <_free_r>
 800baec:	e7e9      	b.n	800bac2 <_realloc_r+0x1c>
 800baee:	4635      	mov	r5, r6
 800baf0:	e7e7      	b.n	800bac2 <_realloc_r+0x1c>
	...

0800baf4 <_read_r>:
 800baf4:	b538      	push	{r3, r4, r5, lr}
 800baf6:	4c07      	ldr	r4, [pc, #28]	; (800bb14 <_read_r+0x20>)
 800baf8:	4605      	mov	r5, r0
 800bafa:	4608      	mov	r0, r1
 800bafc:	4611      	mov	r1, r2
 800bafe:	2200      	movs	r2, #0
 800bb00:	6022      	str	r2, [r4, #0]
 800bb02:	461a      	mov	r2, r3
 800bb04:	f7f6 f9b8 	bl	8001e78 <_read>
 800bb08:	1c43      	adds	r3, r0, #1
 800bb0a:	d102      	bne.n	800bb12 <_read_r+0x1e>
 800bb0c:	6823      	ldr	r3, [r4, #0]
 800bb0e:	b103      	cbz	r3, 800bb12 <_read_r+0x1e>
 800bb10:	602b      	str	r3, [r5, #0]
 800bb12:	bd38      	pop	{r3, r4, r5, pc}
 800bb14:	20001690 	.word	0x20001690

0800bb18 <__ascii_wctomb>:
 800bb18:	b149      	cbz	r1, 800bb2e <__ascii_wctomb+0x16>
 800bb1a:	2aff      	cmp	r2, #255	; 0xff
 800bb1c:	bf85      	ittet	hi
 800bb1e:	238a      	movhi	r3, #138	; 0x8a
 800bb20:	6003      	strhi	r3, [r0, #0]
 800bb22:	700a      	strbls	r2, [r1, #0]
 800bb24:	f04f 30ff 	movhi.w	r0, #4294967295
 800bb28:	bf98      	it	ls
 800bb2a:	2001      	movls	r0, #1
 800bb2c:	4770      	bx	lr
 800bb2e:	4608      	mov	r0, r1
 800bb30:	4770      	bx	lr

0800bb32 <_malloc_usable_size_r>:
 800bb32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb36:	1f18      	subs	r0, r3, #4
 800bb38:	2b00      	cmp	r3, #0
 800bb3a:	bfbc      	itt	lt
 800bb3c:	580b      	ldrlt	r3, [r1, r0]
 800bb3e:	18c0      	addlt	r0, r0, r3
 800bb40:	4770      	bx	lr
	...

0800bb44 <pow>:
 800bb44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb48:	ed2d 8b04 	vpush	{d8-d9}
 800bb4c:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800be20 <pow+0x2dc>
 800bb50:	b08d      	sub	sp, #52	; 0x34
 800bb52:	ec57 6b10 	vmov	r6, r7, d0
 800bb56:	ec55 4b11 	vmov	r4, r5, d1
 800bb5a:	f000 f965 	bl	800be28 <__ieee754_pow>
 800bb5e:	f999 3000 	ldrsb.w	r3, [r9]
 800bb62:	9300      	str	r3, [sp, #0]
 800bb64:	3301      	adds	r3, #1
 800bb66:	eeb0 8a40 	vmov.f32	s16, s0
 800bb6a:	eef0 8a60 	vmov.f32	s17, s1
 800bb6e:	46c8      	mov	r8, r9
 800bb70:	d05f      	beq.n	800bc32 <pow+0xee>
 800bb72:	4622      	mov	r2, r4
 800bb74:	462b      	mov	r3, r5
 800bb76:	4620      	mov	r0, r4
 800bb78:	4629      	mov	r1, r5
 800bb7a:	f7f4 ffff 	bl	8000b7c <__aeabi_dcmpun>
 800bb7e:	4683      	mov	fp, r0
 800bb80:	2800      	cmp	r0, #0
 800bb82:	d156      	bne.n	800bc32 <pow+0xee>
 800bb84:	4632      	mov	r2, r6
 800bb86:	463b      	mov	r3, r7
 800bb88:	4630      	mov	r0, r6
 800bb8a:	4639      	mov	r1, r7
 800bb8c:	f7f4 fff6 	bl	8000b7c <__aeabi_dcmpun>
 800bb90:	9001      	str	r0, [sp, #4]
 800bb92:	b1e8      	cbz	r0, 800bbd0 <pow+0x8c>
 800bb94:	2200      	movs	r2, #0
 800bb96:	2300      	movs	r3, #0
 800bb98:	4620      	mov	r0, r4
 800bb9a:	4629      	mov	r1, r5
 800bb9c:	f7f4 ffbc 	bl	8000b18 <__aeabi_dcmpeq>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	d046      	beq.n	800bc32 <pow+0xee>
 800bba4:	2301      	movs	r3, #1
 800bba6:	9302      	str	r3, [sp, #8]
 800bba8:	4b96      	ldr	r3, [pc, #600]	; (800be04 <pow+0x2c0>)
 800bbaa:	9303      	str	r3, [sp, #12]
 800bbac:	4b96      	ldr	r3, [pc, #600]	; (800be08 <pow+0x2c4>)
 800bbae:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bbb8:	9b00      	ldr	r3, [sp, #0]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bbc0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bbc4:	d033      	beq.n	800bc2e <pow+0xea>
 800bbc6:	a802      	add	r0, sp, #8
 800bbc8:	f000 fefd 	bl	800c9c6 <matherr>
 800bbcc:	bb48      	cbnz	r0, 800bc22 <pow+0xde>
 800bbce:	e05d      	b.n	800bc8c <pow+0x148>
 800bbd0:	f04f 0a00 	mov.w	sl, #0
 800bbd4:	f04f 0b00 	mov.w	fp, #0
 800bbd8:	4652      	mov	r2, sl
 800bbda:	465b      	mov	r3, fp
 800bbdc:	4630      	mov	r0, r6
 800bbde:	4639      	mov	r1, r7
 800bbe0:	f7f4 ff9a 	bl	8000b18 <__aeabi_dcmpeq>
 800bbe4:	ec4b ab19 	vmov	d9, sl, fp
 800bbe8:	2800      	cmp	r0, #0
 800bbea:	d054      	beq.n	800bc96 <pow+0x152>
 800bbec:	4652      	mov	r2, sl
 800bbee:	465b      	mov	r3, fp
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	f7f4 ff90 	bl	8000b18 <__aeabi_dcmpeq>
 800bbf8:	4680      	mov	r8, r0
 800bbfa:	b318      	cbz	r0, 800bc44 <pow+0x100>
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	9302      	str	r3, [sp, #8]
 800bc00:	4b80      	ldr	r3, [pc, #512]	; (800be04 <pow+0x2c0>)
 800bc02:	9303      	str	r3, [sp, #12]
 800bc04:	9b01      	ldr	r3, [sp, #4]
 800bc06:	930a      	str	r3, [sp, #40]	; 0x28
 800bc08:	9b00      	ldr	r3, [sp, #0]
 800bc0a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bc0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bc12:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d0d5      	beq.n	800bbc6 <pow+0x82>
 800bc1a:	4b7b      	ldr	r3, [pc, #492]	; (800be08 <pow+0x2c4>)
 800bc1c:	2200      	movs	r2, #0
 800bc1e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bc22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc24:	b11b      	cbz	r3, 800bc2e <pow+0xea>
 800bc26:	f7fd fa13 	bl	8009050 <__errno>
 800bc2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc2c:	6003      	str	r3, [r0, #0]
 800bc2e:	ed9d 8b08 	vldr	d8, [sp, #32]
 800bc32:	eeb0 0a48 	vmov.f32	s0, s16
 800bc36:	eef0 0a68 	vmov.f32	s1, s17
 800bc3a:	b00d      	add	sp, #52	; 0x34
 800bc3c:	ecbd 8b04 	vpop	{d8-d9}
 800bc40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc44:	ec45 4b10 	vmov	d0, r4, r5
 800bc48:	f000 feb5 	bl	800c9b6 <finite>
 800bc4c:	2800      	cmp	r0, #0
 800bc4e:	d0f0      	beq.n	800bc32 <pow+0xee>
 800bc50:	4652      	mov	r2, sl
 800bc52:	465b      	mov	r3, fp
 800bc54:	4620      	mov	r0, r4
 800bc56:	4629      	mov	r1, r5
 800bc58:	f7f4 ff68 	bl	8000b2c <__aeabi_dcmplt>
 800bc5c:	2800      	cmp	r0, #0
 800bc5e:	d0e8      	beq.n	800bc32 <pow+0xee>
 800bc60:	2301      	movs	r3, #1
 800bc62:	9302      	str	r3, [sp, #8]
 800bc64:	4b67      	ldr	r3, [pc, #412]	; (800be04 <pow+0x2c0>)
 800bc66:	9303      	str	r3, [sp, #12]
 800bc68:	f999 3000 	ldrsb.w	r3, [r9]
 800bc6c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800bc70:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bc74:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bc78:	b913      	cbnz	r3, 800bc80 <pow+0x13c>
 800bc7a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800bc7e:	e7a2      	b.n	800bbc6 <pow+0x82>
 800bc80:	4962      	ldr	r1, [pc, #392]	; (800be0c <pow+0x2c8>)
 800bc82:	2000      	movs	r0, #0
 800bc84:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bc88:	2b02      	cmp	r3, #2
 800bc8a:	d19c      	bne.n	800bbc6 <pow+0x82>
 800bc8c:	f7fd f9e0 	bl	8009050 <__errno>
 800bc90:	2321      	movs	r3, #33	; 0x21
 800bc92:	6003      	str	r3, [r0, #0]
 800bc94:	e7c5      	b.n	800bc22 <pow+0xde>
 800bc96:	eeb0 0a48 	vmov.f32	s0, s16
 800bc9a:	eef0 0a68 	vmov.f32	s1, s17
 800bc9e:	f000 fe8a 	bl	800c9b6 <finite>
 800bca2:	9000      	str	r0, [sp, #0]
 800bca4:	2800      	cmp	r0, #0
 800bca6:	f040 8081 	bne.w	800bdac <pow+0x268>
 800bcaa:	ec47 6b10 	vmov	d0, r6, r7
 800bcae:	f000 fe82 	bl	800c9b6 <finite>
 800bcb2:	2800      	cmp	r0, #0
 800bcb4:	d07a      	beq.n	800bdac <pow+0x268>
 800bcb6:	ec45 4b10 	vmov	d0, r4, r5
 800bcba:	f000 fe7c 	bl	800c9b6 <finite>
 800bcbe:	2800      	cmp	r0, #0
 800bcc0:	d074      	beq.n	800bdac <pow+0x268>
 800bcc2:	ec53 2b18 	vmov	r2, r3, d8
 800bcc6:	ee18 0a10 	vmov	r0, s16
 800bcca:	4619      	mov	r1, r3
 800bccc:	f7f4 ff56 	bl	8000b7c <__aeabi_dcmpun>
 800bcd0:	f999 9000 	ldrsb.w	r9, [r9]
 800bcd4:	4b4b      	ldr	r3, [pc, #300]	; (800be04 <pow+0x2c0>)
 800bcd6:	b1b0      	cbz	r0, 800bd06 <pow+0x1c2>
 800bcd8:	2201      	movs	r2, #1
 800bcda:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bcde:	9b00      	ldr	r3, [sp, #0]
 800bce0:	930a      	str	r3, [sp, #40]	; 0x28
 800bce2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bce6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bcea:	f1b9 0f00 	cmp.w	r9, #0
 800bcee:	d0c4      	beq.n	800bc7a <pow+0x136>
 800bcf0:	4652      	mov	r2, sl
 800bcf2:	465b      	mov	r3, fp
 800bcf4:	4650      	mov	r0, sl
 800bcf6:	4659      	mov	r1, fp
 800bcf8:	f7f4 fdd0 	bl	800089c <__aeabi_ddiv>
 800bcfc:	f1b9 0f02 	cmp.w	r9, #2
 800bd00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bd04:	e7c1      	b.n	800bc8a <pow+0x146>
 800bd06:	2203      	movs	r2, #3
 800bd08:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd0c:	900a      	str	r0, [sp, #40]	; 0x28
 800bd0e:	4629      	mov	r1, r5
 800bd10:	4620      	mov	r0, r4
 800bd12:	2200      	movs	r2, #0
 800bd14:	4b3e      	ldr	r3, [pc, #248]	; (800be10 <pow+0x2cc>)
 800bd16:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bd1a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bd1e:	f7f4 fc93 	bl	8000648 <__aeabi_dmul>
 800bd22:	4604      	mov	r4, r0
 800bd24:	460d      	mov	r5, r1
 800bd26:	f1b9 0f00 	cmp.w	r9, #0
 800bd2a:	d124      	bne.n	800bd76 <pow+0x232>
 800bd2c:	4b39      	ldr	r3, [pc, #228]	; (800be14 <pow+0x2d0>)
 800bd2e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bd32:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bd36:	4630      	mov	r0, r6
 800bd38:	4652      	mov	r2, sl
 800bd3a:	465b      	mov	r3, fp
 800bd3c:	4639      	mov	r1, r7
 800bd3e:	f7f4 fef5 	bl	8000b2c <__aeabi_dcmplt>
 800bd42:	2800      	cmp	r0, #0
 800bd44:	d056      	beq.n	800bdf4 <pow+0x2b0>
 800bd46:	ec45 4b10 	vmov	d0, r4, r5
 800bd4a:	f000 fe49 	bl	800c9e0 <rint>
 800bd4e:	4622      	mov	r2, r4
 800bd50:	462b      	mov	r3, r5
 800bd52:	ec51 0b10 	vmov	r0, r1, d0
 800bd56:	f7f4 fedf 	bl	8000b18 <__aeabi_dcmpeq>
 800bd5a:	b920      	cbnz	r0, 800bd66 <pow+0x222>
 800bd5c:	4b2e      	ldr	r3, [pc, #184]	; (800be18 <pow+0x2d4>)
 800bd5e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800bd62:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bd66:	f998 3000 	ldrsb.w	r3, [r8]
 800bd6a:	2b02      	cmp	r3, #2
 800bd6c:	d142      	bne.n	800bdf4 <pow+0x2b0>
 800bd6e:	f7fd f96f 	bl	8009050 <__errno>
 800bd72:	2322      	movs	r3, #34	; 0x22
 800bd74:	e78d      	b.n	800bc92 <pow+0x14e>
 800bd76:	4b29      	ldr	r3, [pc, #164]	; (800be1c <pow+0x2d8>)
 800bd78:	2200      	movs	r2, #0
 800bd7a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bd7e:	4630      	mov	r0, r6
 800bd80:	4652      	mov	r2, sl
 800bd82:	465b      	mov	r3, fp
 800bd84:	4639      	mov	r1, r7
 800bd86:	f7f4 fed1 	bl	8000b2c <__aeabi_dcmplt>
 800bd8a:	2800      	cmp	r0, #0
 800bd8c:	d0eb      	beq.n	800bd66 <pow+0x222>
 800bd8e:	ec45 4b10 	vmov	d0, r4, r5
 800bd92:	f000 fe25 	bl	800c9e0 <rint>
 800bd96:	4622      	mov	r2, r4
 800bd98:	462b      	mov	r3, r5
 800bd9a:	ec51 0b10 	vmov	r0, r1, d0
 800bd9e:	f7f4 febb 	bl	8000b18 <__aeabi_dcmpeq>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	d1df      	bne.n	800bd66 <pow+0x222>
 800bda6:	2200      	movs	r2, #0
 800bda8:	4b18      	ldr	r3, [pc, #96]	; (800be0c <pow+0x2c8>)
 800bdaa:	e7da      	b.n	800bd62 <pow+0x21e>
 800bdac:	2200      	movs	r2, #0
 800bdae:	2300      	movs	r3, #0
 800bdb0:	ec51 0b18 	vmov	r0, r1, d8
 800bdb4:	f7f4 feb0 	bl	8000b18 <__aeabi_dcmpeq>
 800bdb8:	2800      	cmp	r0, #0
 800bdba:	f43f af3a 	beq.w	800bc32 <pow+0xee>
 800bdbe:	ec47 6b10 	vmov	d0, r6, r7
 800bdc2:	f000 fdf8 	bl	800c9b6 <finite>
 800bdc6:	2800      	cmp	r0, #0
 800bdc8:	f43f af33 	beq.w	800bc32 <pow+0xee>
 800bdcc:	ec45 4b10 	vmov	d0, r4, r5
 800bdd0:	f000 fdf1 	bl	800c9b6 <finite>
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	f43f af2c 	beq.w	800bc32 <pow+0xee>
 800bdda:	2304      	movs	r3, #4
 800bddc:	9302      	str	r3, [sp, #8]
 800bdde:	4b09      	ldr	r3, [pc, #36]	; (800be04 <pow+0x2c0>)
 800bde0:	9303      	str	r3, [sp, #12]
 800bde2:	2300      	movs	r3, #0
 800bde4:	930a      	str	r3, [sp, #40]	; 0x28
 800bde6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800bdea:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bdee:	ed8d 9b08 	vstr	d9, [sp, #32]
 800bdf2:	e7b8      	b.n	800bd66 <pow+0x222>
 800bdf4:	a802      	add	r0, sp, #8
 800bdf6:	f000 fde6 	bl	800c9c6 <matherr>
 800bdfa:	2800      	cmp	r0, #0
 800bdfc:	f47f af11 	bne.w	800bc22 <pow+0xde>
 800be00:	e7b5      	b.n	800bd6e <pow+0x22a>
 800be02:	bf00      	nop
 800be04:	0800d068 	.word	0x0800d068
 800be08:	3ff00000 	.word	0x3ff00000
 800be0c:	fff00000 	.word	0xfff00000
 800be10:	3fe00000 	.word	0x3fe00000
 800be14:	47efffff 	.word	0x47efffff
 800be18:	c7efffff 	.word	0xc7efffff
 800be1c:	7ff00000 	.word	0x7ff00000
 800be20:	200001f4 	.word	0x200001f4
 800be24:	00000000 	.word	0x00000000

0800be28 <__ieee754_pow>:
 800be28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be2c:	b091      	sub	sp, #68	; 0x44
 800be2e:	ed8d 1b00 	vstr	d1, [sp]
 800be32:	e9dd 2900 	ldrd	r2, r9, [sp]
 800be36:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800be3a:	ea58 0302 	orrs.w	r3, r8, r2
 800be3e:	ec57 6b10 	vmov	r6, r7, d0
 800be42:	f000 84be 	beq.w	800c7c2 <__ieee754_pow+0x99a>
 800be46:	4b7a      	ldr	r3, [pc, #488]	; (800c030 <__ieee754_pow+0x208>)
 800be48:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800be4c:	429c      	cmp	r4, r3
 800be4e:	463d      	mov	r5, r7
 800be50:	ee10 aa10 	vmov	sl, s0
 800be54:	dc09      	bgt.n	800be6a <__ieee754_pow+0x42>
 800be56:	d103      	bne.n	800be60 <__ieee754_pow+0x38>
 800be58:	b93e      	cbnz	r6, 800be6a <__ieee754_pow+0x42>
 800be5a:	45a0      	cmp	r8, r4
 800be5c:	dc0d      	bgt.n	800be7a <__ieee754_pow+0x52>
 800be5e:	e001      	b.n	800be64 <__ieee754_pow+0x3c>
 800be60:	4598      	cmp	r8, r3
 800be62:	dc02      	bgt.n	800be6a <__ieee754_pow+0x42>
 800be64:	4598      	cmp	r8, r3
 800be66:	d10e      	bne.n	800be86 <__ieee754_pow+0x5e>
 800be68:	b16a      	cbz	r2, 800be86 <__ieee754_pow+0x5e>
 800be6a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800be6e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800be72:	ea54 030a 	orrs.w	r3, r4, sl
 800be76:	f000 84a4 	beq.w	800c7c2 <__ieee754_pow+0x99a>
 800be7a:	486e      	ldr	r0, [pc, #440]	; (800c034 <__ieee754_pow+0x20c>)
 800be7c:	b011      	add	sp, #68	; 0x44
 800be7e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be82:	f000 bda5 	b.w	800c9d0 <nan>
 800be86:	2d00      	cmp	r5, #0
 800be88:	da53      	bge.n	800bf32 <__ieee754_pow+0x10a>
 800be8a:	4b6b      	ldr	r3, [pc, #428]	; (800c038 <__ieee754_pow+0x210>)
 800be8c:	4598      	cmp	r8, r3
 800be8e:	dc4d      	bgt.n	800bf2c <__ieee754_pow+0x104>
 800be90:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800be94:	4598      	cmp	r8, r3
 800be96:	dd4c      	ble.n	800bf32 <__ieee754_pow+0x10a>
 800be98:	ea4f 5328 	mov.w	r3, r8, asr #20
 800be9c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bea0:	2b14      	cmp	r3, #20
 800bea2:	dd26      	ble.n	800bef2 <__ieee754_pow+0xca>
 800bea4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bea8:	fa22 f103 	lsr.w	r1, r2, r3
 800beac:	fa01 f303 	lsl.w	r3, r1, r3
 800beb0:	4293      	cmp	r3, r2
 800beb2:	d13e      	bne.n	800bf32 <__ieee754_pow+0x10a>
 800beb4:	f001 0101 	and.w	r1, r1, #1
 800beb8:	f1c1 0b02 	rsb	fp, r1, #2
 800bebc:	2a00      	cmp	r2, #0
 800bebe:	d15b      	bne.n	800bf78 <__ieee754_pow+0x150>
 800bec0:	4b5b      	ldr	r3, [pc, #364]	; (800c030 <__ieee754_pow+0x208>)
 800bec2:	4598      	cmp	r8, r3
 800bec4:	d124      	bne.n	800bf10 <__ieee754_pow+0xe8>
 800bec6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800beca:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bece:	ea53 030a 	orrs.w	r3, r3, sl
 800bed2:	f000 8476 	beq.w	800c7c2 <__ieee754_pow+0x99a>
 800bed6:	4b59      	ldr	r3, [pc, #356]	; (800c03c <__ieee754_pow+0x214>)
 800bed8:	429c      	cmp	r4, r3
 800beda:	dd2d      	ble.n	800bf38 <__ieee754_pow+0x110>
 800bedc:	f1b9 0f00 	cmp.w	r9, #0
 800bee0:	f280 8473 	bge.w	800c7ca <__ieee754_pow+0x9a2>
 800bee4:	2000      	movs	r0, #0
 800bee6:	2100      	movs	r1, #0
 800bee8:	ec41 0b10 	vmov	d0, r0, r1
 800beec:	b011      	add	sp, #68	; 0x44
 800beee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef2:	2a00      	cmp	r2, #0
 800bef4:	d13e      	bne.n	800bf74 <__ieee754_pow+0x14c>
 800bef6:	f1c3 0314 	rsb	r3, r3, #20
 800befa:	fa48 f103 	asr.w	r1, r8, r3
 800befe:	fa01 f303 	lsl.w	r3, r1, r3
 800bf02:	4543      	cmp	r3, r8
 800bf04:	f040 8469 	bne.w	800c7da <__ieee754_pow+0x9b2>
 800bf08:	f001 0101 	and.w	r1, r1, #1
 800bf0c:	f1c1 0b02 	rsb	fp, r1, #2
 800bf10:	4b4b      	ldr	r3, [pc, #300]	; (800c040 <__ieee754_pow+0x218>)
 800bf12:	4598      	cmp	r8, r3
 800bf14:	d118      	bne.n	800bf48 <__ieee754_pow+0x120>
 800bf16:	f1b9 0f00 	cmp.w	r9, #0
 800bf1a:	f280 845a 	bge.w	800c7d2 <__ieee754_pow+0x9aa>
 800bf1e:	4948      	ldr	r1, [pc, #288]	; (800c040 <__ieee754_pow+0x218>)
 800bf20:	4632      	mov	r2, r6
 800bf22:	463b      	mov	r3, r7
 800bf24:	2000      	movs	r0, #0
 800bf26:	f7f4 fcb9 	bl	800089c <__aeabi_ddiv>
 800bf2a:	e7dd      	b.n	800bee8 <__ieee754_pow+0xc0>
 800bf2c:	f04f 0b02 	mov.w	fp, #2
 800bf30:	e7c4      	b.n	800bebc <__ieee754_pow+0x94>
 800bf32:	f04f 0b00 	mov.w	fp, #0
 800bf36:	e7c1      	b.n	800bebc <__ieee754_pow+0x94>
 800bf38:	f1b9 0f00 	cmp.w	r9, #0
 800bf3c:	dad2      	bge.n	800bee4 <__ieee754_pow+0xbc>
 800bf3e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bf42:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bf46:	e7cf      	b.n	800bee8 <__ieee754_pow+0xc0>
 800bf48:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800bf4c:	d106      	bne.n	800bf5c <__ieee754_pow+0x134>
 800bf4e:	4632      	mov	r2, r6
 800bf50:	463b      	mov	r3, r7
 800bf52:	4610      	mov	r0, r2
 800bf54:	4619      	mov	r1, r3
 800bf56:	f7f4 fb77 	bl	8000648 <__aeabi_dmul>
 800bf5a:	e7c5      	b.n	800bee8 <__ieee754_pow+0xc0>
 800bf5c:	4b39      	ldr	r3, [pc, #228]	; (800c044 <__ieee754_pow+0x21c>)
 800bf5e:	4599      	cmp	r9, r3
 800bf60:	d10a      	bne.n	800bf78 <__ieee754_pow+0x150>
 800bf62:	2d00      	cmp	r5, #0
 800bf64:	db08      	blt.n	800bf78 <__ieee754_pow+0x150>
 800bf66:	ec47 6b10 	vmov	d0, r6, r7
 800bf6a:	b011      	add	sp, #68	; 0x44
 800bf6c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf70:	f000 bc68 	b.w	800c844 <__ieee754_sqrt>
 800bf74:	f04f 0b00 	mov.w	fp, #0
 800bf78:	ec47 6b10 	vmov	d0, r6, r7
 800bf7c:	f000 fd12 	bl	800c9a4 <fabs>
 800bf80:	ec51 0b10 	vmov	r0, r1, d0
 800bf84:	f1ba 0f00 	cmp.w	sl, #0
 800bf88:	d127      	bne.n	800bfda <__ieee754_pow+0x1b2>
 800bf8a:	b124      	cbz	r4, 800bf96 <__ieee754_pow+0x16e>
 800bf8c:	4b2c      	ldr	r3, [pc, #176]	; (800c040 <__ieee754_pow+0x218>)
 800bf8e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800bf92:	429a      	cmp	r2, r3
 800bf94:	d121      	bne.n	800bfda <__ieee754_pow+0x1b2>
 800bf96:	f1b9 0f00 	cmp.w	r9, #0
 800bf9a:	da05      	bge.n	800bfa8 <__ieee754_pow+0x180>
 800bf9c:	4602      	mov	r2, r0
 800bf9e:	460b      	mov	r3, r1
 800bfa0:	2000      	movs	r0, #0
 800bfa2:	4927      	ldr	r1, [pc, #156]	; (800c040 <__ieee754_pow+0x218>)
 800bfa4:	f7f4 fc7a 	bl	800089c <__aeabi_ddiv>
 800bfa8:	2d00      	cmp	r5, #0
 800bfaa:	da9d      	bge.n	800bee8 <__ieee754_pow+0xc0>
 800bfac:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bfb0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bfb4:	ea54 030b 	orrs.w	r3, r4, fp
 800bfb8:	d108      	bne.n	800bfcc <__ieee754_pow+0x1a4>
 800bfba:	4602      	mov	r2, r0
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	4610      	mov	r0, r2
 800bfc0:	4619      	mov	r1, r3
 800bfc2:	f7f4 f989 	bl	80002d8 <__aeabi_dsub>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	460b      	mov	r3, r1
 800bfca:	e7ac      	b.n	800bf26 <__ieee754_pow+0xfe>
 800bfcc:	f1bb 0f01 	cmp.w	fp, #1
 800bfd0:	d18a      	bne.n	800bee8 <__ieee754_pow+0xc0>
 800bfd2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bfd6:	4619      	mov	r1, r3
 800bfd8:	e786      	b.n	800bee8 <__ieee754_pow+0xc0>
 800bfda:	0fed      	lsrs	r5, r5, #31
 800bfdc:	1e6b      	subs	r3, r5, #1
 800bfde:	930d      	str	r3, [sp, #52]	; 0x34
 800bfe0:	ea5b 0303 	orrs.w	r3, fp, r3
 800bfe4:	d102      	bne.n	800bfec <__ieee754_pow+0x1c4>
 800bfe6:	4632      	mov	r2, r6
 800bfe8:	463b      	mov	r3, r7
 800bfea:	e7e8      	b.n	800bfbe <__ieee754_pow+0x196>
 800bfec:	4b16      	ldr	r3, [pc, #88]	; (800c048 <__ieee754_pow+0x220>)
 800bfee:	4598      	cmp	r8, r3
 800bff0:	f340 80fe 	ble.w	800c1f0 <__ieee754_pow+0x3c8>
 800bff4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bff8:	4598      	cmp	r8, r3
 800bffa:	dd0a      	ble.n	800c012 <__ieee754_pow+0x1ea>
 800bffc:	4b0f      	ldr	r3, [pc, #60]	; (800c03c <__ieee754_pow+0x214>)
 800bffe:	429c      	cmp	r4, r3
 800c000:	dc0d      	bgt.n	800c01e <__ieee754_pow+0x1f6>
 800c002:	f1b9 0f00 	cmp.w	r9, #0
 800c006:	f6bf af6d 	bge.w	800bee4 <__ieee754_pow+0xbc>
 800c00a:	a307      	add	r3, pc, #28	; (adr r3, 800c028 <__ieee754_pow+0x200>)
 800c00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c010:	e79f      	b.n	800bf52 <__ieee754_pow+0x12a>
 800c012:	4b0e      	ldr	r3, [pc, #56]	; (800c04c <__ieee754_pow+0x224>)
 800c014:	429c      	cmp	r4, r3
 800c016:	ddf4      	ble.n	800c002 <__ieee754_pow+0x1da>
 800c018:	4b09      	ldr	r3, [pc, #36]	; (800c040 <__ieee754_pow+0x218>)
 800c01a:	429c      	cmp	r4, r3
 800c01c:	dd18      	ble.n	800c050 <__ieee754_pow+0x228>
 800c01e:	f1b9 0f00 	cmp.w	r9, #0
 800c022:	dcf2      	bgt.n	800c00a <__ieee754_pow+0x1e2>
 800c024:	e75e      	b.n	800bee4 <__ieee754_pow+0xbc>
 800c026:	bf00      	nop
 800c028:	8800759c 	.word	0x8800759c
 800c02c:	7e37e43c 	.word	0x7e37e43c
 800c030:	7ff00000 	.word	0x7ff00000
 800c034:	0800cf51 	.word	0x0800cf51
 800c038:	433fffff 	.word	0x433fffff
 800c03c:	3fefffff 	.word	0x3fefffff
 800c040:	3ff00000 	.word	0x3ff00000
 800c044:	3fe00000 	.word	0x3fe00000
 800c048:	41e00000 	.word	0x41e00000
 800c04c:	3feffffe 	.word	0x3feffffe
 800c050:	2200      	movs	r2, #0
 800c052:	4b63      	ldr	r3, [pc, #396]	; (800c1e0 <__ieee754_pow+0x3b8>)
 800c054:	f7f4 f940 	bl	80002d8 <__aeabi_dsub>
 800c058:	a355      	add	r3, pc, #340	; (adr r3, 800c1b0 <__ieee754_pow+0x388>)
 800c05a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c05e:	4604      	mov	r4, r0
 800c060:	460d      	mov	r5, r1
 800c062:	f7f4 faf1 	bl	8000648 <__aeabi_dmul>
 800c066:	a354      	add	r3, pc, #336	; (adr r3, 800c1b8 <__ieee754_pow+0x390>)
 800c068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c06c:	4606      	mov	r6, r0
 800c06e:	460f      	mov	r7, r1
 800c070:	4620      	mov	r0, r4
 800c072:	4629      	mov	r1, r5
 800c074:	f7f4 fae8 	bl	8000648 <__aeabi_dmul>
 800c078:	2200      	movs	r2, #0
 800c07a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c07e:	4b59      	ldr	r3, [pc, #356]	; (800c1e4 <__ieee754_pow+0x3bc>)
 800c080:	4620      	mov	r0, r4
 800c082:	4629      	mov	r1, r5
 800c084:	f7f4 fae0 	bl	8000648 <__aeabi_dmul>
 800c088:	4602      	mov	r2, r0
 800c08a:	460b      	mov	r3, r1
 800c08c:	a14c      	add	r1, pc, #304	; (adr r1, 800c1c0 <__ieee754_pow+0x398>)
 800c08e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c092:	f7f4 f921 	bl	80002d8 <__aeabi_dsub>
 800c096:	4622      	mov	r2, r4
 800c098:	462b      	mov	r3, r5
 800c09a:	f7f4 fad5 	bl	8000648 <__aeabi_dmul>
 800c09e:	4602      	mov	r2, r0
 800c0a0:	460b      	mov	r3, r1
 800c0a2:	2000      	movs	r0, #0
 800c0a4:	4950      	ldr	r1, [pc, #320]	; (800c1e8 <__ieee754_pow+0x3c0>)
 800c0a6:	f7f4 f917 	bl	80002d8 <__aeabi_dsub>
 800c0aa:	4622      	mov	r2, r4
 800c0ac:	462b      	mov	r3, r5
 800c0ae:	4680      	mov	r8, r0
 800c0b0:	4689      	mov	r9, r1
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	f7f4 fac7 	bl	8000648 <__aeabi_dmul>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	460b      	mov	r3, r1
 800c0be:	4640      	mov	r0, r8
 800c0c0:	4649      	mov	r1, r9
 800c0c2:	f7f4 fac1 	bl	8000648 <__aeabi_dmul>
 800c0c6:	a340      	add	r3, pc, #256	; (adr r3, 800c1c8 <__ieee754_pow+0x3a0>)
 800c0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0cc:	f7f4 fabc 	bl	8000648 <__aeabi_dmul>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0d8:	f7f4 f8fe 	bl	80002d8 <__aeabi_dsub>
 800c0dc:	4602      	mov	r2, r0
 800c0de:	460b      	mov	r3, r1
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	460d      	mov	r5, r1
 800c0e4:	4630      	mov	r0, r6
 800c0e6:	4639      	mov	r1, r7
 800c0e8:	f7f4 f8f8 	bl	80002dc <__adddf3>
 800c0ec:	2000      	movs	r0, #0
 800c0ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0f2:	4632      	mov	r2, r6
 800c0f4:	463b      	mov	r3, r7
 800c0f6:	f7f4 f8ef 	bl	80002d8 <__aeabi_dsub>
 800c0fa:	4602      	mov	r2, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	4620      	mov	r0, r4
 800c100:	4629      	mov	r1, r5
 800c102:	f7f4 f8e9 	bl	80002d8 <__aeabi_dsub>
 800c106:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c108:	f10b 33ff 	add.w	r3, fp, #4294967295
 800c10c:	4313      	orrs	r3, r2
 800c10e:	4606      	mov	r6, r0
 800c110:	460f      	mov	r7, r1
 800c112:	f040 81eb 	bne.w	800c4ec <__ieee754_pow+0x6c4>
 800c116:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800c1d0 <__ieee754_pow+0x3a8>
 800c11a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800c11e:	2400      	movs	r4, #0
 800c120:	4622      	mov	r2, r4
 800c122:	462b      	mov	r3, r5
 800c124:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c128:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c12c:	f7f4 f8d4 	bl	80002d8 <__aeabi_dsub>
 800c130:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c134:	f7f4 fa88 	bl	8000648 <__aeabi_dmul>
 800c138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c13c:	4680      	mov	r8, r0
 800c13e:	4689      	mov	r9, r1
 800c140:	4630      	mov	r0, r6
 800c142:	4639      	mov	r1, r7
 800c144:	f7f4 fa80 	bl	8000648 <__aeabi_dmul>
 800c148:	4602      	mov	r2, r0
 800c14a:	460b      	mov	r3, r1
 800c14c:	4640      	mov	r0, r8
 800c14e:	4649      	mov	r1, r9
 800c150:	f7f4 f8c4 	bl	80002dc <__adddf3>
 800c154:	4622      	mov	r2, r4
 800c156:	462b      	mov	r3, r5
 800c158:	4680      	mov	r8, r0
 800c15a:	4689      	mov	r9, r1
 800c15c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c160:	f7f4 fa72 	bl	8000648 <__aeabi_dmul>
 800c164:	460b      	mov	r3, r1
 800c166:	4604      	mov	r4, r0
 800c168:	460d      	mov	r5, r1
 800c16a:	4602      	mov	r2, r0
 800c16c:	4649      	mov	r1, r9
 800c16e:	4640      	mov	r0, r8
 800c170:	e9cd 4500 	strd	r4, r5, [sp]
 800c174:	f7f4 f8b2 	bl	80002dc <__adddf3>
 800c178:	4b1c      	ldr	r3, [pc, #112]	; (800c1ec <__ieee754_pow+0x3c4>)
 800c17a:	4299      	cmp	r1, r3
 800c17c:	4606      	mov	r6, r0
 800c17e:	460f      	mov	r7, r1
 800c180:	468b      	mov	fp, r1
 800c182:	f340 82f7 	ble.w	800c774 <__ieee754_pow+0x94c>
 800c186:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c18a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c18e:	4303      	orrs	r3, r0
 800c190:	f000 81ea 	beq.w	800c568 <__ieee754_pow+0x740>
 800c194:	a310      	add	r3, pc, #64	; (adr r3, 800c1d8 <__ieee754_pow+0x3b0>)
 800c196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c19a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c19e:	f7f4 fa53 	bl	8000648 <__aeabi_dmul>
 800c1a2:	a30d      	add	r3, pc, #52	; (adr r3, 800c1d8 <__ieee754_pow+0x3b0>)
 800c1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a8:	e6d5      	b.n	800bf56 <__ieee754_pow+0x12e>
 800c1aa:	bf00      	nop
 800c1ac:	f3af 8000 	nop.w
 800c1b0:	60000000 	.word	0x60000000
 800c1b4:	3ff71547 	.word	0x3ff71547
 800c1b8:	f85ddf44 	.word	0xf85ddf44
 800c1bc:	3e54ae0b 	.word	0x3e54ae0b
 800c1c0:	55555555 	.word	0x55555555
 800c1c4:	3fd55555 	.word	0x3fd55555
 800c1c8:	652b82fe 	.word	0x652b82fe
 800c1cc:	3ff71547 	.word	0x3ff71547
 800c1d0:	00000000 	.word	0x00000000
 800c1d4:	bff00000 	.word	0xbff00000
 800c1d8:	8800759c 	.word	0x8800759c
 800c1dc:	7e37e43c 	.word	0x7e37e43c
 800c1e0:	3ff00000 	.word	0x3ff00000
 800c1e4:	3fd00000 	.word	0x3fd00000
 800c1e8:	3fe00000 	.word	0x3fe00000
 800c1ec:	408fffff 	.word	0x408fffff
 800c1f0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c1f4:	f04f 0200 	mov.w	r2, #0
 800c1f8:	da05      	bge.n	800c206 <__ieee754_pow+0x3de>
 800c1fa:	4bd3      	ldr	r3, [pc, #844]	; (800c548 <__ieee754_pow+0x720>)
 800c1fc:	f7f4 fa24 	bl	8000648 <__aeabi_dmul>
 800c200:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c204:	460c      	mov	r4, r1
 800c206:	1523      	asrs	r3, r4, #20
 800c208:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c20c:	4413      	add	r3, r2
 800c20e:	9309      	str	r3, [sp, #36]	; 0x24
 800c210:	4bce      	ldr	r3, [pc, #824]	; (800c54c <__ieee754_pow+0x724>)
 800c212:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c216:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c21a:	429c      	cmp	r4, r3
 800c21c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c220:	dd08      	ble.n	800c234 <__ieee754_pow+0x40c>
 800c222:	4bcb      	ldr	r3, [pc, #812]	; (800c550 <__ieee754_pow+0x728>)
 800c224:	429c      	cmp	r4, r3
 800c226:	f340 815e 	ble.w	800c4e6 <__ieee754_pow+0x6be>
 800c22a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c22c:	3301      	adds	r3, #1
 800c22e:	9309      	str	r3, [sp, #36]	; 0x24
 800c230:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c234:	f04f 0a00 	mov.w	sl, #0
 800c238:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800c23c:	930c      	str	r3, [sp, #48]	; 0x30
 800c23e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c240:	4bc4      	ldr	r3, [pc, #784]	; (800c554 <__ieee754_pow+0x72c>)
 800c242:	4413      	add	r3, r2
 800c244:	ed93 7b00 	vldr	d7, [r3]
 800c248:	4629      	mov	r1, r5
 800c24a:	ec53 2b17 	vmov	r2, r3, d7
 800c24e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c252:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c256:	f7f4 f83f 	bl	80002d8 <__aeabi_dsub>
 800c25a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c25e:	4606      	mov	r6, r0
 800c260:	460f      	mov	r7, r1
 800c262:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c266:	f7f4 f839 	bl	80002dc <__adddf3>
 800c26a:	4602      	mov	r2, r0
 800c26c:	460b      	mov	r3, r1
 800c26e:	2000      	movs	r0, #0
 800c270:	49b9      	ldr	r1, [pc, #740]	; (800c558 <__ieee754_pow+0x730>)
 800c272:	f7f4 fb13 	bl	800089c <__aeabi_ddiv>
 800c276:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800c27a:	4602      	mov	r2, r0
 800c27c:	460b      	mov	r3, r1
 800c27e:	4630      	mov	r0, r6
 800c280:	4639      	mov	r1, r7
 800c282:	f7f4 f9e1 	bl	8000648 <__aeabi_dmul>
 800c286:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c28a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c28e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800c292:	2300      	movs	r3, #0
 800c294:	9302      	str	r3, [sp, #8]
 800c296:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c29a:	106d      	asrs	r5, r5, #1
 800c29c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c2a0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800c2aa:	4640      	mov	r0, r8
 800c2ac:	4649      	mov	r1, r9
 800c2ae:	4614      	mov	r4, r2
 800c2b0:	461d      	mov	r5, r3
 800c2b2:	f7f4 f9c9 	bl	8000648 <__aeabi_dmul>
 800c2b6:	4602      	mov	r2, r0
 800c2b8:	460b      	mov	r3, r1
 800c2ba:	4630      	mov	r0, r6
 800c2bc:	4639      	mov	r1, r7
 800c2be:	f7f4 f80b 	bl	80002d8 <__aeabi_dsub>
 800c2c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c2c6:	4606      	mov	r6, r0
 800c2c8:	460f      	mov	r7, r1
 800c2ca:	4620      	mov	r0, r4
 800c2cc:	4629      	mov	r1, r5
 800c2ce:	f7f4 f803 	bl	80002d8 <__aeabi_dsub>
 800c2d2:	4602      	mov	r2, r0
 800c2d4:	460b      	mov	r3, r1
 800c2d6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c2da:	f7f3 fffd 	bl	80002d8 <__aeabi_dsub>
 800c2de:	4642      	mov	r2, r8
 800c2e0:	464b      	mov	r3, r9
 800c2e2:	f7f4 f9b1 	bl	8000648 <__aeabi_dmul>
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	4639      	mov	r1, r7
 800c2ee:	f7f3 fff3 	bl	80002d8 <__aeabi_dsub>
 800c2f2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c2f6:	f7f4 f9a7 	bl	8000648 <__aeabi_dmul>
 800c2fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c302:	4610      	mov	r0, r2
 800c304:	4619      	mov	r1, r3
 800c306:	f7f4 f99f 	bl	8000648 <__aeabi_dmul>
 800c30a:	a37b      	add	r3, pc, #492	; (adr r3, 800c4f8 <__ieee754_pow+0x6d0>)
 800c30c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c310:	4604      	mov	r4, r0
 800c312:	460d      	mov	r5, r1
 800c314:	f7f4 f998 	bl	8000648 <__aeabi_dmul>
 800c318:	a379      	add	r3, pc, #484	; (adr r3, 800c500 <__ieee754_pow+0x6d8>)
 800c31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31e:	f7f3 ffdd 	bl	80002dc <__adddf3>
 800c322:	4622      	mov	r2, r4
 800c324:	462b      	mov	r3, r5
 800c326:	f7f4 f98f 	bl	8000648 <__aeabi_dmul>
 800c32a:	a377      	add	r3, pc, #476	; (adr r3, 800c508 <__ieee754_pow+0x6e0>)
 800c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c330:	f7f3 ffd4 	bl	80002dc <__adddf3>
 800c334:	4622      	mov	r2, r4
 800c336:	462b      	mov	r3, r5
 800c338:	f7f4 f986 	bl	8000648 <__aeabi_dmul>
 800c33c:	a374      	add	r3, pc, #464	; (adr r3, 800c510 <__ieee754_pow+0x6e8>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	f7f3 ffcb 	bl	80002dc <__adddf3>
 800c346:	4622      	mov	r2, r4
 800c348:	462b      	mov	r3, r5
 800c34a:	f7f4 f97d 	bl	8000648 <__aeabi_dmul>
 800c34e:	a372      	add	r3, pc, #456	; (adr r3, 800c518 <__ieee754_pow+0x6f0>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	f7f3 ffc2 	bl	80002dc <__adddf3>
 800c358:	4622      	mov	r2, r4
 800c35a:	462b      	mov	r3, r5
 800c35c:	f7f4 f974 	bl	8000648 <__aeabi_dmul>
 800c360:	a36f      	add	r3, pc, #444	; (adr r3, 800c520 <__ieee754_pow+0x6f8>)
 800c362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c366:	f7f3 ffb9 	bl	80002dc <__adddf3>
 800c36a:	4622      	mov	r2, r4
 800c36c:	4606      	mov	r6, r0
 800c36e:	460f      	mov	r7, r1
 800c370:	462b      	mov	r3, r5
 800c372:	4620      	mov	r0, r4
 800c374:	4629      	mov	r1, r5
 800c376:	f7f4 f967 	bl	8000648 <__aeabi_dmul>
 800c37a:	4602      	mov	r2, r0
 800c37c:	460b      	mov	r3, r1
 800c37e:	4630      	mov	r0, r6
 800c380:	4639      	mov	r1, r7
 800c382:	f7f4 f961 	bl	8000648 <__aeabi_dmul>
 800c386:	4642      	mov	r2, r8
 800c388:	4604      	mov	r4, r0
 800c38a:	460d      	mov	r5, r1
 800c38c:	464b      	mov	r3, r9
 800c38e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c392:	f7f3 ffa3 	bl	80002dc <__adddf3>
 800c396:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c39a:	f7f4 f955 	bl	8000648 <__aeabi_dmul>
 800c39e:	4622      	mov	r2, r4
 800c3a0:	462b      	mov	r3, r5
 800c3a2:	f7f3 ff9b 	bl	80002dc <__adddf3>
 800c3a6:	4642      	mov	r2, r8
 800c3a8:	4606      	mov	r6, r0
 800c3aa:	460f      	mov	r7, r1
 800c3ac:	464b      	mov	r3, r9
 800c3ae:	4640      	mov	r0, r8
 800c3b0:	4649      	mov	r1, r9
 800c3b2:	f7f4 f949 	bl	8000648 <__aeabi_dmul>
 800c3b6:	2200      	movs	r2, #0
 800c3b8:	4b68      	ldr	r3, [pc, #416]	; (800c55c <__ieee754_pow+0x734>)
 800c3ba:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c3be:	f7f3 ff8d 	bl	80002dc <__adddf3>
 800c3c2:	4632      	mov	r2, r6
 800c3c4:	463b      	mov	r3, r7
 800c3c6:	f7f3 ff89 	bl	80002dc <__adddf3>
 800c3ca:	9802      	ldr	r0, [sp, #8]
 800c3cc:	460d      	mov	r5, r1
 800c3ce:	4604      	mov	r4, r0
 800c3d0:	4602      	mov	r2, r0
 800c3d2:	460b      	mov	r3, r1
 800c3d4:	4640      	mov	r0, r8
 800c3d6:	4649      	mov	r1, r9
 800c3d8:	f7f4 f936 	bl	8000648 <__aeabi_dmul>
 800c3dc:	2200      	movs	r2, #0
 800c3de:	4680      	mov	r8, r0
 800c3e0:	4689      	mov	r9, r1
 800c3e2:	4b5e      	ldr	r3, [pc, #376]	; (800c55c <__ieee754_pow+0x734>)
 800c3e4:	4620      	mov	r0, r4
 800c3e6:	4629      	mov	r1, r5
 800c3e8:	f7f3 ff76 	bl	80002d8 <__aeabi_dsub>
 800c3ec:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c3f0:	f7f3 ff72 	bl	80002d8 <__aeabi_dsub>
 800c3f4:	4602      	mov	r2, r0
 800c3f6:	460b      	mov	r3, r1
 800c3f8:	4630      	mov	r0, r6
 800c3fa:	4639      	mov	r1, r7
 800c3fc:	f7f3 ff6c 	bl	80002d8 <__aeabi_dsub>
 800c400:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c404:	f7f4 f920 	bl	8000648 <__aeabi_dmul>
 800c408:	4622      	mov	r2, r4
 800c40a:	4606      	mov	r6, r0
 800c40c:	460f      	mov	r7, r1
 800c40e:	462b      	mov	r3, r5
 800c410:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c414:	f7f4 f918 	bl	8000648 <__aeabi_dmul>
 800c418:	4602      	mov	r2, r0
 800c41a:	460b      	mov	r3, r1
 800c41c:	4630      	mov	r0, r6
 800c41e:	4639      	mov	r1, r7
 800c420:	f7f3 ff5c 	bl	80002dc <__adddf3>
 800c424:	4606      	mov	r6, r0
 800c426:	460f      	mov	r7, r1
 800c428:	4602      	mov	r2, r0
 800c42a:	460b      	mov	r3, r1
 800c42c:	4640      	mov	r0, r8
 800c42e:	4649      	mov	r1, r9
 800c430:	f7f3 ff54 	bl	80002dc <__adddf3>
 800c434:	9802      	ldr	r0, [sp, #8]
 800c436:	a33c      	add	r3, pc, #240	; (adr r3, 800c528 <__ieee754_pow+0x700>)
 800c438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c43c:	4604      	mov	r4, r0
 800c43e:	460d      	mov	r5, r1
 800c440:	f7f4 f902 	bl	8000648 <__aeabi_dmul>
 800c444:	4642      	mov	r2, r8
 800c446:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c44a:	464b      	mov	r3, r9
 800c44c:	4620      	mov	r0, r4
 800c44e:	4629      	mov	r1, r5
 800c450:	f7f3 ff42 	bl	80002d8 <__aeabi_dsub>
 800c454:	4602      	mov	r2, r0
 800c456:	460b      	mov	r3, r1
 800c458:	4630      	mov	r0, r6
 800c45a:	4639      	mov	r1, r7
 800c45c:	f7f3 ff3c 	bl	80002d8 <__aeabi_dsub>
 800c460:	a333      	add	r3, pc, #204	; (adr r3, 800c530 <__ieee754_pow+0x708>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	f7f4 f8ef 	bl	8000648 <__aeabi_dmul>
 800c46a:	a333      	add	r3, pc, #204	; (adr r3, 800c538 <__ieee754_pow+0x710>)
 800c46c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c470:	4606      	mov	r6, r0
 800c472:	460f      	mov	r7, r1
 800c474:	4620      	mov	r0, r4
 800c476:	4629      	mov	r1, r5
 800c478:	f7f4 f8e6 	bl	8000648 <__aeabi_dmul>
 800c47c:	4602      	mov	r2, r0
 800c47e:	460b      	mov	r3, r1
 800c480:	4630      	mov	r0, r6
 800c482:	4639      	mov	r1, r7
 800c484:	f7f3 ff2a 	bl	80002dc <__adddf3>
 800c488:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c48a:	4b35      	ldr	r3, [pc, #212]	; (800c560 <__ieee754_pow+0x738>)
 800c48c:	4413      	add	r3, r2
 800c48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c492:	f7f3 ff23 	bl	80002dc <__adddf3>
 800c496:	4604      	mov	r4, r0
 800c498:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c49a:	460d      	mov	r5, r1
 800c49c:	f7f4 f86a 	bl	8000574 <__aeabi_i2d>
 800c4a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4a2:	4b30      	ldr	r3, [pc, #192]	; (800c564 <__ieee754_pow+0x73c>)
 800c4a4:	4413      	add	r3, r2
 800c4a6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c4aa:	4606      	mov	r6, r0
 800c4ac:	460f      	mov	r7, r1
 800c4ae:	4622      	mov	r2, r4
 800c4b0:	462b      	mov	r3, r5
 800c4b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c4b6:	f7f3 ff11 	bl	80002dc <__adddf3>
 800c4ba:	4642      	mov	r2, r8
 800c4bc:	464b      	mov	r3, r9
 800c4be:	f7f3 ff0d 	bl	80002dc <__adddf3>
 800c4c2:	4632      	mov	r2, r6
 800c4c4:	463b      	mov	r3, r7
 800c4c6:	f7f3 ff09 	bl	80002dc <__adddf3>
 800c4ca:	9802      	ldr	r0, [sp, #8]
 800c4cc:	4632      	mov	r2, r6
 800c4ce:	463b      	mov	r3, r7
 800c4d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4d4:	f7f3 ff00 	bl	80002d8 <__aeabi_dsub>
 800c4d8:	4642      	mov	r2, r8
 800c4da:	464b      	mov	r3, r9
 800c4dc:	f7f3 fefc 	bl	80002d8 <__aeabi_dsub>
 800c4e0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c4e4:	e607      	b.n	800c0f6 <__ieee754_pow+0x2ce>
 800c4e6:	f04f 0a01 	mov.w	sl, #1
 800c4ea:	e6a5      	b.n	800c238 <__ieee754_pow+0x410>
 800c4ec:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800c540 <__ieee754_pow+0x718>
 800c4f0:	e613      	b.n	800c11a <__ieee754_pow+0x2f2>
 800c4f2:	bf00      	nop
 800c4f4:	f3af 8000 	nop.w
 800c4f8:	4a454eef 	.word	0x4a454eef
 800c4fc:	3fca7e28 	.word	0x3fca7e28
 800c500:	93c9db65 	.word	0x93c9db65
 800c504:	3fcd864a 	.word	0x3fcd864a
 800c508:	a91d4101 	.word	0xa91d4101
 800c50c:	3fd17460 	.word	0x3fd17460
 800c510:	518f264d 	.word	0x518f264d
 800c514:	3fd55555 	.word	0x3fd55555
 800c518:	db6fabff 	.word	0xdb6fabff
 800c51c:	3fdb6db6 	.word	0x3fdb6db6
 800c520:	33333303 	.word	0x33333303
 800c524:	3fe33333 	.word	0x3fe33333
 800c528:	e0000000 	.word	0xe0000000
 800c52c:	3feec709 	.word	0x3feec709
 800c530:	dc3a03fd 	.word	0xdc3a03fd
 800c534:	3feec709 	.word	0x3feec709
 800c538:	145b01f5 	.word	0x145b01f5
 800c53c:	be3e2fe0 	.word	0xbe3e2fe0
 800c540:	00000000 	.word	0x00000000
 800c544:	3ff00000 	.word	0x3ff00000
 800c548:	43400000 	.word	0x43400000
 800c54c:	0003988e 	.word	0x0003988e
 800c550:	000bb679 	.word	0x000bb679
 800c554:	0800d070 	.word	0x0800d070
 800c558:	3ff00000 	.word	0x3ff00000
 800c55c:	40080000 	.word	0x40080000
 800c560:	0800d090 	.word	0x0800d090
 800c564:	0800d080 	.word	0x0800d080
 800c568:	a3b4      	add	r3, pc, #720	; (adr r3, 800c83c <__ieee754_pow+0xa14>)
 800c56a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56e:	4640      	mov	r0, r8
 800c570:	4649      	mov	r1, r9
 800c572:	f7f3 feb3 	bl	80002dc <__adddf3>
 800c576:	4622      	mov	r2, r4
 800c578:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c57c:	462b      	mov	r3, r5
 800c57e:	4630      	mov	r0, r6
 800c580:	4639      	mov	r1, r7
 800c582:	f7f3 fea9 	bl	80002d8 <__aeabi_dsub>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c58e:	f7f4 faeb 	bl	8000b68 <__aeabi_dcmpgt>
 800c592:	2800      	cmp	r0, #0
 800c594:	f47f adfe 	bne.w	800c194 <__ieee754_pow+0x36c>
 800c598:	4aa3      	ldr	r2, [pc, #652]	; (800c828 <__ieee754_pow+0xa00>)
 800c59a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c59e:	4293      	cmp	r3, r2
 800c5a0:	f340 810a 	ble.w	800c7b8 <__ieee754_pow+0x990>
 800c5a4:	151b      	asrs	r3, r3, #20
 800c5a6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c5aa:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c5ae:	fa4a f303 	asr.w	r3, sl, r3
 800c5b2:	445b      	add	r3, fp
 800c5b4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c5b8:	4e9c      	ldr	r6, [pc, #624]	; (800c82c <__ieee754_pow+0xa04>)
 800c5ba:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c5be:	4116      	asrs	r6, r2
 800c5c0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c5c4:	2000      	movs	r0, #0
 800c5c6:	ea23 0106 	bic.w	r1, r3, r6
 800c5ca:	f1c2 0214 	rsb	r2, r2, #20
 800c5ce:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c5d2:	fa4a fa02 	asr.w	sl, sl, r2
 800c5d6:	f1bb 0f00 	cmp.w	fp, #0
 800c5da:	4602      	mov	r2, r0
 800c5dc:	460b      	mov	r3, r1
 800c5de:	4620      	mov	r0, r4
 800c5e0:	4629      	mov	r1, r5
 800c5e2:	bfb8      	it	lt
 800c5e4:	f1ca 0a00 	rsblt	sl, sl, #0
 800c5e8:	f7f3 fe76 	bl	80002d8 <__aeabi_dsub>
 800c5ec:	e9cd 0100 	strd	r0, r1, [sp]
 800c5f0:	4642      	mov	r2, r8
 800c5f2:	464b      	mov	r3, r9
 800c5f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5f8:	f7f3 fe70 	bl	80002dc <__adddf3>
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	a378      	add	r3, pc, #480	; (adr r3, 800c7e0 <__ieee754_pow+0x9b8>)
 800c600:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c604:	4604      	mov	r4, r0
 800c606:	460d      	mov	r5, r1
 800c608:	f7f4 f81e 	bl	8000648 <__aeabi_dmul>
 800c60c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c610:	4606      	mov	r6, r0
 800c612:	460f      	mov	r7, r1
 800c614:	4620      	mov	r0, r4
 800c616:	4629      	mov	r1, r5
 800c618:	f7f3 fe5e 	bl	80002d8 <__aeabi_dsub>
 800c61c:	4602      	mov	r2, r0
 800c61e:	460b      	mov	r3, r1
 800c620:	4640      	mov	r0, r8
 800c622:	4649      	mov	r1, r9
 800c624:	f7f3 fe58 	bl	80002d8 <__aeabi_dsub>
 800c628:	a36f      	add	r3, pc, #444	; (adr r3, 800c7e8 <__ieee754_pow+0x9c0>)
 800c62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c62e:	f7f4 f80b 	bl	8000648 <__aeabi_dmul>
 800c632:	a36f      	add	r3, pc, #444	; (adr r3, 800c7f0 <__ieee754_pow+0x9c8>)
 800c634:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c638:	4680      	mov	r8, r0
 800c63a:	4689      	mov	r9, r1
 800c63c:	4620      	mov	r0, r4
 800c63e:	4629      	mov	r1, r5
 800c640:	f7f4 f802 	bl	8000648 <__aeabi_dmul>
 800c644:	4602      	mov	r2, r0
 800c646:	460b      	mov	r3, r1
 800c648:	4640      	mov	r0, r8
 800c64a:	4649      	mov	r1, r9
 800c64c:	f7f3 fe46 	bl	80002dc <__adddf3>
 800c650:	4604      	mov	r4, r0
 800c652:	460d      	mov	r5, r1
 800c654:	4602      	mov	r2, r0
 800c656:	460b      	mov	r3, r1
 800c658:	4630      	mov	r0, r6
 800c65a:	4639      	mov	r1, r7
 800c65c:	f7f3 fe3e 	bl	80002dc <__adddf3>
 800c660:	4632      	mov	r2, r6
 800c662:	463b      	mov	r3, r7
 800c664:	4680      	mov	r8, r0
 800c666:	4689      	mov	r9, r1
 800c668:	f7f3 fe36 	bl	80002d8 <__aeabi_dsub>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	4620      	mov	r0, r4
 800c672:	4629      	mov	r1, r5
 800c674:	f7f3 fe30 	bl	80002d8 <__aeabi_dsub>
 800c678:	4642      	mov	r2, r8
 800c67a:	4606      	mov	r6, r0
 800c67c:	460f      	mov	r7, r1
 800c67e:	464b      	mov	r3, r9
 800c680:	4640      	mov	r0, r8
 800c682:	4649      	mov	r1, r9
 800c684:	f7f3 ffe0 	bl	8000648 <__aeabi_dmul>
 800c688:	a35b      	add	r3, pc, #364	; (adr r3, 800c7f8 <__ieee754_pow+0x9d0>)
 800c68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68e:	4604      	mov	r4, r0
 800c690:	460d      	mov	r5, r1
 800c692:	f7f3 ffd9 	bl	8000648 <__aeabi_dmul>
 800c696:	a35a      	add	r3, pc, #360	; (adr r3, 800c800 <__ieee754_pow+0x9d8>)
 800c698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c69c:	f7f3 fe1c 	bl	80002d8 <__aeabi_dsub>
 800c6a0:	4622      	mov	r2, r4
 800c6a2:	462b      	mov	r3, r5
 800c6a4:	f7f3 ffd0 	bl	8000648 <__aeabi_dmul>
 800c6a8:	a357      	add	r3, pc, #348	; (adr r3, 800c808 <__ieee754_pow+0x9e0>)
 800c6aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6ae:	f7f3 fe15 	bl	80002dc <__adddf3>
 800c6b2:	4622      	mov	r2, r4
 800c6b4:	462b      	mov	r3, r5
 800c6b6:	f7f3 ffc7 	bl	8000648 <__aeabi_dmul>
 800c6ba:	a355      	add	r3, pc, #340	; (adr r3, 800c810 <__ieee754_pow+0x9e8>)
 800c6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c0:	f7f3 fe0a 	bl	80002d8 <__aeabi_dsub>
 800c6c4:	4622      	mov	r2, r4
 800c6c6:	462b      	mov	r3, r5
 800c6c8:	f7f3 ffbe 	bl	8000648 <__aeabi_dmul>
 800c6cc:	a352      	add	r3, pc, #328	; (adr r3, 800c818 <__ieee754_pow+0x9f0>)
 800c6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d2:	f7f3 fe03 	bl	80002dc <__adddf3>
 800c6d6:	4622      	mov	r2, r4
 800c6d8:	462b      	mov	r3, r5
 800c6da:	f7f3 ffb5 	bl	8000648 <__aeabi_dmul>
 800c6de:	4602      	mov	r2, r0
 800c6e0:	460b      	mov	r3, r1
 800c6e2:	4640      	mov	r0, r8
 800c6e4:	4649      	mov	r1, r9
 800c6e6:	f7f3 fdf7 	bl	80002d8 <__aeabi_dsub>
 800c6ea:	4604      	mov	r4, r0
 800c6ec:	460d      	mov	r5, r1
 800c6ee:	4602      	mov	r2, r0
 800c6f0:	460b      	mov	r3, r1
 800c6f2:	4640      	mov	r0, r8
 800c6f4:	4649      	mov	r1, r9
 800c6f6:	f7f3 ffa7 	bl	8000648 <__aeabi_dmul>
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	e9cd 0100 	strd	r0, r1, [sp]
 800c700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c704:	4620      	mov	r0, r4
 800c706:	4629      	mov	r1, r5
 800c708:	f7f3 fde6 	bl	80002d8 <__aeabi_dsub>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c714:	f7f4 f8c2 	bl	800089c <__aeabi_ddiv>
 800c718:	4632      	mov	r2, r6
 800c71a:	4604      	mov	r4, r0
 800c71c:	460d      	mov	r5, r1
 800c71e:	463b      	mov	r3, r7
 800c720:	4640      	mov	r0, r8
 800c722:	4649      	mov	r1, r9
 800c724:	f7f3 ff90 	bl	8000648 <__aeabi_dmul>
 800c728:	4632      	mov	r2, r6
 800c72a:	463b      	mov	r3, r7
 800c72c:	f7f3 fdd6 	bl	80002dc <__adddf3>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	4620      	mov	r0, r4
 800c736:	4629      	mov	r1, r5
 800c738:	f7f3 fdce 	bl	80002d8 <__aeabi_dsub>
 800c73c:	4642      	mov	r2, r8
 800c73e:	464b      	mov	r3, r9
 800c740:	f7f3 fdca 	bl	80002d8 <__aeabi_dsub>
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	2000      	movs	r0, #0
 800c74a:	4939      	ldr	r1, [pc, #228]	; (800c830 <__ieee754_pow+0xa08>)
 800c74c:	f7f3 fdc4 	bl	80002d8 <__aeabi_dsub>
 800c750:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800c754:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	da2f      	bge.n	800c7be <__ieee754_pow+0x996>
 800c75e:	4650      	mov	r0, sl
 800c760:	ec43 2b10 	vmov	d0, r2, r3
 800c764:	f000 f9c0 	bl	800cae8 <scalbn>
 800c768:	ec51 0b10 	vmov	r0, r1, d0
 800c76c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c770:	f7ff bbf1 	b.w	800bf56 <__ieee754_pow+0x12e>
 800c774:	4b2f      	ldr	r3, [pc, #188]	; (800c834 <__ieee754_pow+0xa0c>)
 800c776:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c77a:	429e      	cmp	r6, r3
 800c77c:	f77f af0c 	ble.w	800c598 <__ieee754_pow+0x770>
 800c780:	4b2d      	ldr	r3, [pc, #180]	; (800c838 <__ieee754_pow+0xa10>)
 800c782:	440b      	add	r3, r1
 800c784:	4303      	orrs	r3, r0
 800c786:	d00b      	beq.n	800c7a0 <__ieee754_pow+0x978>
 800c788:	a325      	add	r3, pc, #148	; (adr r3, 800c820 <__ieee754_pow+0x9f8>)
 800c78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c792:	f7f3 ff59 	bl	8000648 <__aeabi_dmul>
 800c796:	a322      	add	r3, pc, #136	; (adr r3, 800c820 <__ieee754_pow+0x9f8>)
 800c798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c79c:	f7ff bbdb 	b.w	800bf56 <__ieee754_pow+0x12e>
 800c7a0:	4622      	mov	r2, r4
 800c7a2:	462b      	mov	r3, r5
 800c7a4:	f7f3 fd98 	bl	80002d8 <__aeabi_dsub>
 800c7a8:	4642      	mov	r2, r8
 800c7aa:	464b      	mov	r3, r9
 800c7ac:	f7f4 f9d2 	bl	8000b54 <__aeabi_dcmpge>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	f43f aef1 	beq.w	800c598 <__ieee754_pow+0x770>
 800c7b6:	e7e7      	b.n	800c788 <__ieee754_pow+0x960>
 800c7b8:	f04f 0a00 	mov.w	sl, #0
 800c7bc:	e718      	b.n	800c5f0 <__ieee754_pow+0x7c8>
 800c7be:	4621      	mov	r1, r4
 800c7c0:	e7d4      	b.n	800c76c <__ieee754_pow+0x944>
 800c7c2:	2000      	movs	r0, #0
 800c7c4:	491a      	ldr	r1, [pc, #104]	; (800c830 <__ieee754_pow+0xa08>)
 800c7c6:	f7ff bb8f 	b.w	800bee8 <__ieee754_pow+0xc0>
 800c7ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c7ce:	f7ff bb8b 	b.w	800bee8 <__ieee754_pow+0xc0>
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	4639      	mov	r1, r7
 800c7d6:	f7ff bb87 	b.w	800bee8 <__ieee754_pow+0xc0>
 800c7da:	4693      	mov	fp, r2
 800c7dc:	f7ff bb98 	b.w	800bf10 <__ieee754_pow+0xe8>
 800c7e0:	00000000 	.word	0x00000000
 800c7e4:	3fe62e43 	.word	0x3fe62e43
 800c7e8:	fefa39ef 	.word	0xfefa39ef
 800c7ec:	3fe62e42 	.word	0x3fe62e42
 800c7f0:	0ca86c39 	.word	0x0ca86c39
 800c7f4:	be205c61 	.word	0xbe205c61
 800c7f8:	72bea4d0 	.word	0x72bea4d0
 800c7fc:	3e663769 	.word	0x3e663769
 800c800:	c5d26bf1 	.word	0xc5d26bf1
 800c804:	3ebbbd41 	.word	0x3ebbbd41
 800c808:	af25de2c 	.word	0xaf25de2c
 800c80c:	3f11566a 	.word	0x3f11566a
 800c810:	16bebd93 	.word	0x16bebd93
 800c814:	3f66c16c 	.word	0x3f66c16c
 800c818:	5555553e 	.word	0x5555553e
 800c81c:	3fc55555 	.word	0x3fc55555
 800c820:	c2f8f359 	.word	0xc2f8f359
 800c824:	01a56e1f 	.word	0x01a56e1f
 800c828:	3fe00000 	.word	0x3fe00000
 800c82c:	000fffff 	.word	0x000fffff
 800c830:	3ff00000 	.word	0x3ff00000
 800c834:	4090cbff 	.word	0x4090cbff
 800c838:	3f6f3400 	.word	0x3f6f3400
 800c83c:	652b82fe 	.word	0x652b82fe
 800c840:	3c971547 	.word	0x3c971547

0800c844 <__ieee754_sqrt>:
 800c844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c848:	4955      	ldr	r1, [pc, #340]	; (800c9a0 <__ieee754_sqrt+0x15c>)
 800c84a:	ec55 4b10 	vmov	r4, r5, d0
 800c84e:	43a9      	bics	r1, r5
 800c850:	462b      	mov	r3, r5
 800c852:	462a      	mov	r2, r5
 800c854:	d112      	bne.n	800c87c <__ieee754_sqrt+0x38>
 800c856:	ee10 2a10 	vmov	r2, s0
 800c85a:	ee10 0a10 	vmov	r0, s0
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f3 fef2 	bl	8000648 <__aeabi_dmul>
 800c864:	4602      	mov	r2, r0
 800c866:	460b      	mov	r3, r1
 800c868:	4620      	mov	r0, r4
 800c86a:	4629      	mov	r1, r5
 800c86c:	f7f3 fd36 	bl	80002dc <__adddf3>
 800c870:	4604      	mov	r4, r0
 800c872:	460d      	mov	r5, r1
 800c874:	ec45 4b10 	vmov	d0, r4, r5
 800c878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c87c:	2d00      	cmp	r5, #0
 800c87e:	ee10 0a10 	vmov	r0, s0
 800c882:	4621      	mov	r1, r4
 800c884:	dc0f      	bgt.n	800c8a6 <__ieee754_sqrt+0x62>
 800c886:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c88a:	4330      	orrs	r0, r6
 800c88c:	d0f2      	beq.n	800c874 <__ieee754_sqrt+0x30>
 800c88e:	b155      	cbz	r5, 800c8a6 <__ieee754_sqrt+0x62>
 800c890:	ee10 2a10 	vmov	r2, s0
 800c894:	4620      	mov	r0, r4
 800c896:	4629      	mov	r1, r5
 800c898:	f7f3 fd1e 	bl	80002d8 <__aeabi_dsub>
 800c89c:	4602      	mov	r2, r0
 800c89e:	460b      	mov	r3, r1
 800c8a0:	f7f3 fffc 	bl	800089c <__aeabi_ddiv>
 800c8a4:	e7e4      	b.n	800c870 <__ieee754_sqrt+0x2c>
 800c8a6:	151b      	asrs	r3, r3, #20
 800c8a8:	d073      	beq.n	800c992 <__ieee754_sqrt+0x14e>
 800c8aa:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8ae:	07dd      	lsls	r5, r3, #31
 800c8b0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800c8b4:	bf48      	it	mi
 800c8b6:	0fc8      	lsrmi	r0, r1, #31
 800c8b8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800c8bc:	bf44      	itt	mi
 800c8be:	0049      	lslmi	r1, r1, #1
 800c8c0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800c8c4:	2500      	movs	r5, #0
 800c8c6:	1058      	asrs	r0, r3, #1
 800c8c8:	0fcb      	lsrs	r3, r1, #31
 800c8ca:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800c8ce:	0049      	lsls	r1, r1, #1
 800c8d0:	2316      	movs	r3, #22
 800c8d2:	462c      	mov	r4, r5
 800c8d4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800c8d8:	19a7      	adds	r7, r4, r6
 800c8da:	4297      	cmp	r7, r2
 800c8dc:	bfde      	ittt	le
 800c8de:	19bc      	addle	r4, r7, r6
 800c8e0:	1bd2      	suble	r2, r2, r7
 800c8e2:	19ad      	addle	r5, r5, r6
 800c8e4:	0fcf      	lsrs	r7, r1, #31
 800c8e6:	3b01      	subs	r3, #1
 800c8e8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800c8ec:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c8f0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c8f4:	d1f0      	bne.n	800c8d8 <__ieee754_sqrt+0x94>
 800c8f6:	f04f 0c20 	mov.w	ip, #32
 800c8fa:	469e      	mov	lr, r3
 800c8fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c900:	42a2      	cmp	r2, r4
 800c902:	eb06 070e 	add.w	r7, r6, lr
 800c906:	dc02      	bgt.n	800c90e <__ieee754_sqrt+0xca>
 800c908:	d112      	bne.n	800c930 <__ieee754_sqrt+0xec>
 800c90a:	428f      	cmp	r7, r1
 800c90c:	d810      	bhi.n	800c930 <__ieee754_sqrt+0xec>
 800c90e:	2f00      	cmp	r7, #0
 800c910:	eb07 0e06 	add.w	lr, r7, r6
 800c914:	da42      	bge.n	800c99c <__ieee754_sqrt+0x158>
 800c916:	f1be 0f00 	cmp.w	lr, #0
 800c91a:	db3f      	blt.n	800c99c <__ieee754_sqrt+0x158>
 800c91c:	f104 0801 	add.w	r8, r4, #1
 800c920:	1b12      	subs	r2, r2, r4
 800c922:	428f      	cmp	r7, r1
 800c924:	bf88      	it	hi
 800c926:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800c92a:	1bc9      	subs	r1, r1, r7
 800c92c:	4433      	add	r3, r6
 800c92e:	4644      	mov	r4, r8
 800c930:	0052      	lsls	r2, r2, #1
 800c932:	f1bc 0c01 	subs.w	ip, ip, #1
 800c936:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800c93a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c93e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800c942:	d1dd      	bne.n	800c900 <__ieee754_sqrt+0xbc>
 800c944:	430a      	orrs	r2, r1
 800c946:	d006      	beq.n	800c956 <__ieee754_sqrt+0x112>
 800c948:	1c5c      	adds	r4, r3, #1
 800c94a:	bf13      	iteet	ne
 800c94c:	3301      	addne	r3, #1
 800c94e:	3501      	addeq	r5, #1
 800c950:	4663      	moveq	r3, ip
 800c952:	f023 0301 	bicne.w	r3, r3, #1
 800c956:	106a      	asrs	r2, r5, #1
 800c958:	085b      	lsrs	r3, r3, #1
 800c95a:	07e9      	lsls	r1, r5, #31
 800c95c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800c960:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800c964:	bf48      	it	mi
 800c966:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800c96a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800c96e:	461c      	mov	r4, r3
 800c970:	e780      	b.n	800c874 <__ieee754_sqrt+0x30>
 800c972:	0aca      	lsrs	r2, r1, #11
 800c974:	3815      	subs	r0, #21
 800c976:	0549      	lsls	r1, r1, #21
 800c978:	2a00      	cmp	r2, #0
 800c97a:	d0fa      	beq.n	800c972 <__ieee754_sqrt+0x12e>
 800c97c:	02d6      	lsls	r6, r2, #11
 800c97e:	d50a      	bpl.n	800c996 <__ieee754_sqrt+0x152>
 800c980:	f1c3 0420 	rsb	r4, r3, #32
 800c984:	fa21 f404 	lsr.w	r4, r1, r4
 800c988:	1e5d      	subs	r5, r3, #1
 800c98a:	4099      	lsls	r1, r3
 800c98c:	4322      	orrs	r2, r4
 800c98e:	1b43      	subs	r3, r0, r5
 800c990:	e78b      	b.n	800c8aa <__ieee754_sqrt+0x66>
 800c992:	4618      	mov	r0, r3
 800c994:	e7f0      	b.n	800c978 <__ieee754_sqrt+0x134>
 800c996:	0052      	lsls	r2, r2, #1
 800c998:	3301      	adds	r3, #1
 800c99a:	e7ef      	b.n	800c97c <__ieee754_sqrt+0x138>
 800c99c:	46a0      	mov	r8, r4
 800c99e:	e7bf      	b.n	800c920 <__ieee754_sqrt+0xdc>
 800c9a0:	7ff00000 	.word	0x7ff00000

0800c9a4 <fabs>:
 800c9a4:	ec51 0b10 	vmov	r0, r1, d0
 800c9a8:	ee10 2a10 	vmov	r2, s0
 800c9ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c9b0:	ec43 2b10 	vmov	d0, r2, r3
 800c9b4:	4770      	bx	lr

0800c9b6 <finite>:
 800c9b6:	ee10 3a90 	vmov	r3, s1
 800c9ba:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800c9be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c9c2:	0fc0      	lsrs	r0, r0, #31
 800c9c4:	4770      	bx	lr

0800c9c6 <matherr>:
 800c9c6:	2000      	movs	r0, #0
 800c9c8:	4770      	bx	lr
 800c9ca:	0000      	movs	r0, r0
 800c9cc:	0000      	movs	r0, r0
	...

0800c9d0 <nan>:
 800c9d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c9d8 <nan+0x8>
 800c9d4:	4770      	bx	lr
 800c9d6:	bf00      	nop
 800c9d8:	00000000 	.word	0x00000000
 800c9dc:	7ff80000 	.word	0x7ff80000

0800c9e0 <rint>:
 800c9e0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c9e2:	ec51 0b10 	vmov	r0, r1, d0
 800c9e6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c9ea:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800c9ee:	2e13      	cmp	r6, #19
 800c9f0:	460b      	mov	r3, r1
 800c9f2:	ee10 4a10 	vmov	r4, s0
 800c9f6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800c9fa:	dc56      	bgt.n	800caaa <rint+0xca>
 800c9fc:	2e00      	cmp	r6, #0
 800c9fe:	da2b      	bge.n	800ca58 <rint+0x78>
 800ca00:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ca04:	4302      	orrs	r2, r0
 800ca06:	d023      	beq.n	800ca50 <rint+0x70>
 800ca08:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800ca0c:	4302      	orrs	r2, r0
 800ca0e:	4254      	negs	r4, r2
 800ca10:	4314      	orrs	r4, r2
 800ca12:	0c4b      	lsrs	r3, r1, #17
 800ca14:	0b24      	lsrs	r4, r4, #12
 800ca16:	045b      	lsls	r3, r3, #17
 800ca18:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800ca1c:	ea44 0103 	orr.w	r1, r4, r3
 800ca20:	460b      	mov	r3, r1
 800ca22:	492f      	ldr	r1, [pc, #188]	; (800cae0 <rint+0x100>)
 800ca24:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800ca28:	e9d1 6700 	ldrd	r6, r7, [r1]
 800ca2c:	4602      	mov	r2, r0
 800ca2e:	4639      	mov	r1, r7
 800ca30:	4630      	mov	r0, r6
 800ca32:	f7f3 fc53 	bl	80002dc <__adddf3>
 800ca36:	e9cd 0100 	strd	r0, r1, [sp]
 800ca3a:	463b      	mov	r3, r7
 800ca3c:	4632      	mov	r2, r6
 800ca3e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ca42:	f7f3 fc49 	bl	80002d8 <__aeabi_dsub>
 800ca46:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ca4a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800ca4e:	4639      	mov	r1, r7
 800ca50:	ec41 0b10 	vmov	d0, r0, r1
 800ca54:	b003      	add	sp, #12
 800ca56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca58:	4a22      	ldr	r2, [pc, #136]	; (800cae4 <rint+0x104>)
 800ca5a:	4132      	asrs	r2, r6
 800ca5c:	ea01 0702 	and.w	r7, r1, r2
 800ca60:	4307      	orrs	r7, r0
 800ca62:	d0f5      	beq.n	800ca50 <rint+0x70>
 800ca64:	0852      	lsrs	r2, r2, #1
 800ca66:	4011      	ands	r1, r2
 800ca68:	430c      	orrs	r4, r1
 800ca6a:	d00b      	beq.n	800ca84 <rint+0xa4>
 800ca6c:	ea23 0202 	bic.w	r2, r3, r2
 800ca70:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800ca74:	2e13      	cmp	r6, #19
 800ca76:	fa43 f306 	asr.w	r3, r3, r6
 800ca7a:	bf0c      	ite	eq
 800ca7c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800ca80:	2400      	movne	r4, #0
 800ca82:	4313      	orrs	r3, r2
 800ca84:	4916      	ldr	r1, [pc, #88]	; (800cae0 <rint+0x100>)
 800ca86:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800ca8a:	4622      	mov	r2, r4
 800ca8c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ca90:	4620      	mov	r0, r4
 800ca92:	4629      	mov	r1, r5
 800ca94:	f7f3 fc22 	bl	80002dc <__adddf3>
 800ca98:	e9cd 0100 	strd	r0, r1, [sp]
 800ca9c:	4622      	mov	r2, r4
 800ca9e:	462b      	mov	r3, r5
 800caa0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800caa4:	f7f3 fc18 	bl	80002d8 <__aeabi_dsub>
 800caa8:	e7d2      	b.n	800ca50 <rint+0x70>
 800caaa:	2e33      	cmp	r6, #51	; 0x33
 800caac:	dd07      	ble.n	800cabe <rint+0xde>
 800caae:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cab2:	d1cd      	bne.n	800ca50 <rint+0x70>
 800cab4:	ee10 2a10 	vmov	r2, s0
 800cab8:	f7f3 fc10 	bl	80002dc <__adddf3>
 800cabc:	e7c8      	b.n	800ca50 <rint+0x70>
 800cabe:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800cac2:	f04f 32ff 	mov.w	r2, #4294967295
 800cac6:	40f2      	lsrs	r2, r6
 800cac8:	4210      	tst	r0, r2
 800caca:	d0c1      	beq.n	800ca50 <rint+0x70>
 800cacc:	0852      	lsrs	r2, r2, #1
 800cace:	4210      	tst	r0, r2
 800cad0:	bf1f      	itttt	ne
 800cad2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800cad6:	ea20 0202 	bicne.w	r2, r0, r2
 800cada:	4134      	asrne	r4, r6
 800cadc:	4314      	orrne	r4, r2
 800cade:	e7d1      	b.n	800ca84 <rint+0xa4>
 800cae0:	0800d0a0 	.word	0x0800d0a0
 800cae4:	000fffff 	.word	0x000fffff

0800cae8 <scalbn>:
 800cae8:	b570      	push	{r4, r5, r6, lr}
 800caea:	ec55 4b10 	vmov	r4, r5, d0
 800caee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800caf2:	4606      	mov	r6, r0
 800caf4:	462b      	mov	r3, r5
 800caf6:	b9aa      	cbnz	r2, 800cb24 <scalbn+0x3c>
 800caf8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cafc:	4323      	orrs	r3, r4
 800cafe:	d03b      	beq.n	800cb78 <scalbn+0x90>
 800cb00:	4b31      	ldr	r3, [pc, #196]	; (800cbc8 <scalbn+0xe0>)
 800cb02:	4629      	mov	r1, r5
 800cb04:	2200      	movs	r2, #0
 800cb06:	ee10 0a10 	vmov	r0, s0
 800cb0a:	f7f3 fd9d 	bl	8000648 <__aeabi_dmul>
 800cb0e:	4b2f      	ldr	r3, [pc, #188]	; (800cbcc <scalbn+0xe4>)
 800cb10:	429e      	cmp	r6, r3
 800cb12:	4604      	mov	r4, r0
 800cb14:	460d      	mov	r5, r1
 800cb16:	da12      	bge.n	800cb3e <scalbn+0x56>
 800cb18:	a327      	add	r3, pc, #156	; (adr r3, 800cbb8 <scalbn+0xd0>)
 800cb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb1e:	f7f3 fd93 	bl	8000648 <__aeabi_dmul>
 800cb22:	e009      	b.n	800cb38 <scalbn+0x50>
 800cb24:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cb28:	428a      	cmp	r2, r1
 800cb2a:	d10c      	bne.n	800cb46 <scalbn+0x5e>
 800cb2c:	ee10 2a10 	vmov	r2, s0
 800cb30:	4620      	mov	r0, r4
 800cb32:	4629      	mov	r1, r5
 800cb34:	f7f3 fbd2 	bl	80002dc <__adddf3>
 800cb38:	4604      	mov	r4, r0
 800cb3a:	460d      	mov	r5, r1
 800cb3c:	e01c      	b.n	800cb78 <scalbn+0x90>
 800cb3e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cb42:	460b      	mov	r3, r1
 800cb44:	3a36      	subs	r2, #54	; 0x36
 800cb46:	4432      	add	r2, r6
 800cb48:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cb4c:	428a      	cmp	r2, r1
 800cb4e:	dd0b      	ble.n	800cb68 <scalbn+0x80>
 800cb50:	ec45 4b11 	vmov	d1, r4, r5
 800cb54:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800cbc0 <scalbn+0xd8>
 800cb58:	f000 f83c 	bl	800cbd4 <copysign>
 800cb5c:	a318      	add	r3, pc, #96	; (adr r3, 800cbc0 <scalbn+0xd8>)
 800cb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb62:	ec51 0b10 	vmov	r0, r1, d0
 800cb66:	e7da      	b.n	800cb1e <scalbn+0x36>
 800cb68:	2a00      	cmp	r2, #0
 800cb6a:	dd08      	ble.n	800cb7e <scalbn+0x96>
 800cb6c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cb70:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cb74:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cb78:	ec45 4b10 	vmov	d0, r4, r5
 800cb7c:	bd70      	pop	{r4, r5, r6, pc}
 800cb7e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cb82:	da0d      	bge.n	800cba0 <scalbn+0xb8>
 800cb84:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cb88:	429e      	cmp	r6, r3
 800cb8a:	ec45 4b11 	vmov	d1, r4, r5
 800cb8e:	dce1      	bgt.n	800cb54 <scalbn+0x6c>
 800cb90:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800cbb8 <scalbn+0xd0>
 800cb94:	f000 f81e 	bl	800cbd4 <copysign>
 800cb98:	a307      	add	r3, pc, #28	; (adr r3, 800cbb8 <scalbn+0xd0>)
 800cb9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb9e:	e7e0      	b.n	800cb62 <scalbn+0x7a>
 800cba0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cba4:	3236      	adds	r2, #54	; 0x36
 800cba6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cbaa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbae:	4620      	mov	r0, r4
 800cbb0:	4629      	mov	r1, r5
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	4b06      	ldr	r3, [pc, #24]	; (800cbd0 <scalbn+0xe8>)
 800cbb6:	e7b2      	b.n	800cb1e <scalbn+0x36>
 800cbb8:	c2f8f359 	.word	0xc2f8f359
 800cbbc:	01a56e1f 	.word	0x01a56e1f
 800cbc0:	8800759c 	.word	0x8800759c
 800cbc4:	7e37e43c 	.word	0x7e37e43c
 800cbc8:	43500000 	.word	0x43500000
 800cbcc:	ffff3cb0 	.word	0xffff3cb0
 800cbd0:	3c900000 	.word	0x3c900000

0800cbd4 <copysign>:
 800cbd4:	ec51 0b10 	vmov	r0, r1, d0
 800cbd8:	ee11 0a90 	vmov	r0, s3
 800cbdc:	ee10 2a10 	vmov	r2, s0
 800cbe0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cbe4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800cbe8:	ea41 0300 	orr.w	r3, r1, r0
 800cbec:	ec43 2b10 	vmov	d0, r2, r3
 800cbf0:	4770      	bx	lr
	...

0800cbf4 <_init>:
 800cbf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbf6:	bf00      	nop
 800cbf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cbfa:	bc08      	pop	{r3}
 800cbfc:	469e      	mov	lr, r3
 800cbfe:	4770      	bx	lr

0800cc00 <_fini>:
 800cc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc02:	bf00      	nop
 800cc04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc06:	bc08      	pop	{r3}
 800cc08:	469e      	mov	lr, r3
 800cc0a:	4770      	bx	lr
