$date
	Sun Nov 30 19:38:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_cpu $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module mycpu $end
$var wire 1 ! clk $end
$var wire 1 # load_word_ex $end
$var wire 13 $ offset [12:0] $end
$var wire 1 % reg_write $end
$var wire 1 " reset $end
$var wire 1 & write_reg $end
$var wire 1 ' wb_write_reg $end
$var wire 5 ( wb_register_d [4:0] $end
$var wire 32 ) wb_data_out [31:0] $end
$var wire 32 * wb_data_in [31:0] $end
$var wire 5 + reg_rs2 [4:0] $end
$var wire 5 , reg_rs1 [4:0] $end
$var wire 5 - reg_d [4:0] $end
$var wire 32 . program_counter [31:0] $end
$var wire 32 / pc_pipeline [31:0] $end
$var wire 1 0 panic $end
$var wire 1 1 mem_write_word $end
$var wire 1 2 mem_read_word $end
$var wire 1 3 m_write_reg $end
$var wire 1 4 m_store_mem $end
$var wire 5 5 m_register_d [4:0] $end
$var wire 1 6 m_load_mem $end
$var wire 32 7 m_alu_output [31:0] $end
$var wire 1 8 jump $end
$var wire 32 9 instruction_pipeline [31:0] $end
$var wire 32 : instruction [31:0] $end
$var wire 1 ; ex_write_reg $end
$var wire 1 < ex_store_mem $end
$var wire 5 = ex_reg_d [4:0] $end
$var wire 1 > ex_panic $end
$var wire 1 ? ex_load_mem $end
$var wire 1 @ ex_jump $end
$var wire 32 A ex_data_rs2 [31:0] $end
$var wire 32 B ex_data_rs1 [31:0] $end
$var wire 4 C ex_branch_type [3:0] $end
$var wire 1 D ex_branch $end
$var wire 4 E ex_alu_type [3:0] $end
$var wire 32 F data_register_rs2 [31:0] $end
$var wire 32 G data_register_rs1 [31:0] $end
$var wire 32 H data_register_d [31:0] $end
$var wire 4 I branch_type_operation [3:0] $end
$var wire 1 J branch $end
$var wire 4 K alu_type [3:0] $end
$var wire 32 L alu_output [31:0] $end
$var wire 1 M alu_operation_write_register $end
$scope module alu_register $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 5 N register_d_in [4:0] $end
$var wire 1 ; is_write_in $end
$var wire 1 < is_store_in $end
$var wire 1 ? is_load_in $end
$var wire 32 O alu_result_in [31:0] $end
$var reg 32 P alu_result_out [31:0] $end
$var reg 1 6 is_load_out $end
$var reg 1 4 is_store_out $end
$var reg 1 3 is_write_out $end
$var reg 5 Q register_d_out [4:0] $end
$upscope $end
$scope module alu_stage $end
$var wire 1 ! clk $end
$var wire 1 R rst $end
$var wire 1 ; is_write_in $end
$var wire 1 < is_store_in $end
$var wire 1 ? is_load_in $end
$var wire 1 D is_branch $end
$var wire 32 S alu_result [31:0] $end
$var wire 4 T alu_operation [3:0] $end
$var wire 32 U alu_op2 [31:0] $end
$var wire 32 V alu_op1 [31:0] $end
$scope module alu $end
$var wire 32 W reg_b [31:0] $end
$var wire 32 X reg_a [31:0] $end
$var wire 4 Y alu_ctrl [3:0] $end
$var reg 32 Z result_value [31:0] $end
$upscope $end
$upscope $end
$scope module decoder_register $end
$var wire 1 ! clk $end
$var wire 1 & in_write_register $end
$var wire 1 " reset $end
$var wire 1 1 in_store_word_memory $end
$var wire 5 [ in_reg_d [4:0] $end
$var wire 1 0 in_panic $end
$var wire 1 2 in_load_word_memory $end
$var wire 1 8 in_jump $end
$var wire 32 \ in_data_register_rs2 [31:0] $end
$var wire 32 ] in_data_register_rs1 [31:0] $end
$var wire 32 ^ in_data_register_d [31:0] $end
$var wire 4 _ in_branch_operation_type [3:0] $end
$var wire 1 J in_branch $end
$var wire 4 ` in_alu_operation_type [3:0] $end
$var reg 4 a out_alu_operation_type [3:0] $end
$var reg 1 D out_branch $end
$var reg 4 b out_branch_operation_type [3:0] $end
$var reg 32 c out_data_register_rs1 [31:0] $end
$var reg 32 d out_data_register_rs2 [31:0] $end
$var reg 1 @ out_jump $end
$var reg 1 ? out_load_word_memory $end
$var reg 1 > out_panic $end
$var reg 5 e out_reg_rd [4:0] $end
$var reg 1 < out_store_word_memory $end
$var reg 1 ; out_write_register $end
$upscope $end
$scope module decoder_stage $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 f write_register $end
$var wire 1 1 store_word_memory $end
$var wire 5 g reg_rs2 [4:0] $end
$var wire 5 h reg_rs1 [4:0] $end
$var wire 5 i reg_d [4:0] $end
$var wire 1 0 panic $end
$var wire 7 j opcode [6:0] $end
$var wire 1 2 load_word_memory $end
$var wire 1 8 jump $end
$var wire 32 k instruction [31:0] $end
$var wire 7 l funct7 [6:0] $end
$var wire 3 m funct3 [2:0] $end
$var wire 4 n branch_operation_type [3:0] $end
$var wire 1 J branch $end
$var wire 4 o alu_operation_type [3:0] $end
$var wire 1 M alu_operation $end
$scope module control $end
$var wire 7 p opcode [6:0] $end
$var wire 7 q funct7 [6:0] $end
$var wire 3 r funct3 [2:0] $end
$var reg 1 M alu_operation $end
$var reg 4 s alu_operation_type [3:0] $end
$var reg 1 J branch $end
$var reg 4 t branch_operation_type [3:0] $end
$var reg 1 8 jump $end
$var reg 1 2 load_word_memory $end
$var reg 1 0 panic $end
$var reg 1 1 store_word_memory $end
$var reg 1 f write_register $end
$upscope $end
$scope module decoder $end
$var wire 5 u rs2 [4:0] $end
$var wire 5 v rs1 [4:0] $end
$var wire 5 w rd [4:0] $end
$var wire 7 x opcode [6:0] $end
$var wire 32 y instruction [31:0] $end
$var wire 7 z funct7 [6:0] $end
$var wire 3 { funct3 [2:0] $end
$upscope $end
$upscope $end
$scope module fetch_register $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 32 | pc_in [31:0] $end
$var wire 32 } instruction_in [31:0] $end
$var reg 32 ~ instruction_out [31:0] $end
$var reg 32 !" pc_out [31:0] $end
$upscope $end
$scope module fetch_stage $end
$var wire 1 J branch $end
$var wire 13 "" branch_target [12:0] $end
$var wire 1 ! clk $end
$var wire 1 8 jump $end
$var wire 1 0 panic $end
$var wire 1 " reset $end
$var wire 32 #" pc_out [31:0] $end
$var wire 32 $" jump_target [31:0] $end
$var wire 32 %" instruction_out [31:0] $end
$scope module memory_ins $end
$var wire 32 &" instruction_out [31:0] $end
$var wire 32 '" program_counter [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 J branch $end
$var wire 13 (" branch_target [12:0] $end
$var wire 1 ! clk $end
$var wire 1 8 jump $end
$var wire 1 0 panic $end
$var wire 32 )" pc_out [31:0] $end
$var wire 32 *" pc_out_2 [31:0] $end
$var wire 1 " reset $end
$var wire 32 +" jump_target [31:0] $end
$var reg 32 ," PC_reg [31:0] $end
$upscope $end
$upscope $end
$scope module mem_reg $end
$var wire 1 ! clk $end
$var wire 1 3 is_write_in $end
$var wire 5 -" rd_in [4:0] $end
$var wire 1 " reset $end
$var wire 32 ." wb_data_in [31:0] $end
$var reg 1 ' is_write_out $end
$var reg 5 /" rd_out [4:0] $end
$var reg 32 0" wb_data_out [31:0] $end
$upscope $end
$scope module mem_stage_inst $end
$var wire 32 1" alu_result_in [31:0] $end
$var wire 1 ! clk $end
$var wire 1 # is_load_in $end
$var wire 1 6 is_store_in $end
$var wire 1 4 is_write_in $end
$var wire 1 " reset $end
$var wire 32 2" write_data_in [31:0] $end
$var wire 32 3" wb_data_out [31:0] $end
$var wire 32 4" read_data_out [31:0] $end
$scope module data_mem $end
$var wire 32 5" address [31:0] $end
$var wire 1 ! clk $end
$var wire 32 6" data_memory_in [31:0] $end
$var wire 32 7" data_memory_out [31:0] $end
$var wire 1 " reset $end
$var wire 1 6 store_instruction $end
$upscope $end
$upscope $end
$scope module register_table $end
$var wire 1 ! clk $end
$var wire 32 8" data_register_d_in [31:0] $end
$var wire 32 9" data_register_d_out [31:0] $end
$var wire 32 :" data_register_rs1 [31:0] $end
$var wire 32 ;" data_register_rs2 [31:0] $end
$var wire 5 <" register_d [4:0] $end
$var wire 5 =" register_rs1 [4:0] $end
$var wire 5 >" register_rs2 [4:0] $end
$var wire 1 " reset $end
$var wire 1 % write_register_d $end
$var integer 32 ?" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
b0 ,"
bx +"
b0 *"
b0 )"
bz ("
b0 '"
b1100010000000010110011 &"
b1100010000000010110011 %"
bx $"
b0 #"
bz ""
bx !"
bx ~
b1100010000000010110011 }
b0 |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
xf
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
zR
bx Q
bx P
bx O
bx N
xM
bx L
bx K
xJ
bx I
bx H
bx G
bx F
bx E
xD
bx C
bx B
bx A
x@
x?
x>
bx =
x<
x;
b1100010000000010110011 :
bx 9
x8
bx 7
x6
bx 5
x4
x3
x2
x1
x0
bx /
b0 .
bx -
bx ,
bx +
bx *
bx )
bx (
x'
z&
z%
bz $
z#
0"
0!
$end
#5000
b11100110000001110110011 :
b11100110000001110110011 }
b11100110000001110110011 %"
b11100110000001110110011 &"
b100 F
b100 \
b100 ;"
b100 G
b100 ]
b100 $"
b100 +"
b100 :"
00
08
b0 I
b0 _
b0 n
b0 t
0J
01
02
1f
b1 K
b1 `
b1 o
b1 s
1M
b0 l
b0 q
b0 z
b11 +
b11 g
b11 u
b11 >"
b10 ,
b10 h
b10 v
b10 ="
b0 m
b0 r
b0 {
b1 -
b1 [
b1 i
b1 w
b110011 j
b110011 p
b110011 x
b100 .
b100 |
b100 #"
b100 '"
b100 )"
b100 *"
b100 ,"
b1100010000000010110011 9
b1100010000000010110011 k
b1100010000000010110011 y
b1100010000000010110011 ~
b0 /
b0 !"
z;
1!
#10000
0!
#15000
bx F
bx \
bx ;"
bx G
bx ]
bx $"
bx +"
bx :"
b110001011000010110110011 :
b110001011000010110110011 }
b110001011000010110110011 %"
b110001011000010110110011 &"
b1000 L
b1000 O
b1000 S
b1000 Z
b111 +
b111 g
b111 u
b111 >"
b110 ,
b110 h
b110 v
b110 ="
b111 -
b111 [
b111 i
b111 w
z3
0>
0@
b0 C
b0 b
0D
0<
0?
b1 E
b1 T
b1 Y
b1 a
b1 =
b1 N
b1 e
b100 A
b100 U
b100 W
b100 d
b100 B
b100 V
b100 X
b100 c
b11100110000001110110011 9
b11100110000001110110011 k
b11100110000001110110011 y
b11100110000001110110011 ~
b100 /
b100 !"
b1000 .
b1000 |
b1000 #"
b1000 '"
b1000 )"
b1000 *"
b1000 ,"
1!
#20000
0!
#25000
b100010000110000 :
b100010000110000 }
b100010000110000 %"
b100010000110000 &"
b1100 +
b1100 g
b1100 u
b1100 >"
b1011 ,
b1011 h
b1011 v
b1011 ="
b1011 -
b1011 [
b1011 i
b1011 w
bx L
bx O
bx S
bx Z
b1100 .
b1100 |
b1100 #"
b1100 '"
b1100 )"
b1100 *"
b1100 ,"
b110001011000010110110011 9
b110001011000010110110011 k
b110001011000010110110011 y
b110001011000010110110011 ~
b1000 /
b1000 !"
b111 =
b111 N
b111 e
bx A
bx U
bx W
bx d
bx B
bx V
bx X
bx c
b1 5
b1 Q
b1 -"
b1000 7
b1000 P
b1000 1"
b1000 2"
b1000 5"
b1000 6"
04
06
z'
1!
#30000
0!
#35000
b1 F
b1 \
b1 ;"
b1 G
b1 ]
b1 $"
b1 +"
b1 :"
10
0f
b0 K
b0 `
b0 o
b0 s
0M
b1000011000010000 :
b1000011000010000 }
b1000011000010000 %"
b1000011000010000 &"
b111 H
b111 ^
b111 9"
b0 +
b0 g
b0 u
b0 >"
b0 ,
b0 h
b0 v
b0 ="
b100 m
b100 r
b100 {
b1000 -
b1000 [
b1000 i
b1000 w
b110000 j
b110000 p
b110000 x
b1 (
b1 /"
b1 <"
b111 5
b111 Q
b111 -"
bx 7
bx P
bx 1"
bx 2"
bx 5"
bx 6"
b1011 =
b1011 N
b1011 e
b100010000110000 9
b100010000110000 k
b100010000110000 y
b100010000110000 ~
b1100 /
b1100 !"
b10000 .
b10000 |
b10000 #"
b10000 '"
b10000 )"
b10000 *"
b10000 ,"
1!
#40000
0!
#45000
bx :
bx }
bx %"
bx &"
b111 G
b111 ]
b111 $"
b111 +"
b111 :"
10
b1 ,
b1 h
b1 v
b1 ="
b0 m
b0 r
b0 {
b1100 -
b1100 [
b1100 i
b1100 w
b10000 j
b10000 p
b10000 x
b0 L
b0 O
b0 S
b0 Z
bx H
bx ^
bx 9"
b1111111111111111111111110000 .
b1111111111111111111111110000 |
b1111111111111111111111110000 #"
b1111111111111111111111110000 '"
b1111111111111111111111110000 )"
b1111111111111111111111110000 *"
b1111111111111111111111110000 ,"
b1000011000010000 9
b1000011000010000 k
b1000011000010000 y
b1000011000010000 ~
b10000 /
b10000 !"
1>
b0 E
b0 T
b0 Y
b0 a
b1000 =
b1000 N
b1000 e
b1 A
b1 U
b1 W
b1 d
b1 B
b1 V
b1 X
b1 c
b1011 5
b1011 Q
b1011 -"
b111 (
b111 /"
b111 <"
1!
#50000
0!
#55000
b0x000x0000xx0000 *
b0x000x0000xx0000 ."
b0x000x0000xx0000 3"
b100010000110000 4"
b100010000110000 7"
bx F
bx \
bx ;"
bx G
bx ]
bx $"
bx +"
bx :"
10
bx l
bx q
bx z
bx +
bx g
bx u
bx >"
bx ,
bx h
bx v
bx ="
bx m
bx r
bx {
bx -
bx [
bx i
bx w
bx j
bx p
bx x
b1011 (
b1011 /"
b1011 <"
b1000 5
b1000 Q
b1000 -"
b0 7
b0 P
b0 1"
b0 2"
b0 5"
b0 6"
b1100 =
b1100 N
b1100 e
b111 B
b111 V
b111 X
b111 c
bx 9
bx k
bx y
bx ~
b1111111111111111111111110000 /
b1111111111111111111111110000 !"
1!
#60000
0!
#65000
bx =
bx N
bx e
bx A
bx U
bx W
bx d
bx B
bx V
bx X
bx c
b1100 5
b1100 Q
b1100 -"
b1000 (
b1000 /"
b1000 <"
b0x000x0000xx0000 )
b0x000x0000xx0000 0"
b0x000x0000xx0000 8"
1!
#70000
0!
#75000
b1100 (
b1100 /"
b1100 <"
bx 5
bx Q
bx -"
1!
#80000
0!
#85000
bx (
bx /"
bx <"
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
#115000
1!
#120000
0!
#125000
1!
#130000
0!
#135000
1!
#140000
0!
#145000
1!
#150000
0!
#155000
1!
#160000
0!
#165000
1!
#170000
0!
#175000
1!
#180000
0!
#185000
1!
#190000
0!
#195000
1!
#200000
0!
#205000
1!
#210000
0!
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
#255000
1!
#260000
0!
#265000
1!
#270000
0!
#275000
1!
#280000
0!
#285000
1!
#290000
0!
#295000
1!
#300000
0!
#305000
1!
#310000
0!
#315000
1!
#320000
0!
#325000
1!
#330000
0!
#335000
1!
