lib_name: bag240
cell_name: filter
pins: [ "outp", "outn", "vdd", "vss", "vip", "vin" ]
instances:
  R11:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net14"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  R7:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net15"
        num_bits: 1
  R10:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net17"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net14"
        num_bits: 1
  R8:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net18"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net15"
        num_bits: 1
  R9:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net14"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  R6:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net15"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net10"
        num_bits: 1
  R5:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  R1:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net10"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
  R4:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  R2:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net9"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
  R24:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "vip"
        num_bits: 1
  R25:
    lib_name: analogLib
    cell_name: res
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "vin"
        num_bits: 1
  C5:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net17"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
  C4:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net18"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
  C7:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net27"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net14"
        num_bits: 1
  C6:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net27"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net15"
        num_bits: 1
  C1:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net8"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net7"
        num_bits: 1
  C0:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net9"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net10"
        num_bits: 1
  C3:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net28"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net5"
        num_bits: 1
  C2:
    lib_name: analogLib
    cell_name: cap
    instpins:
      MINUS:
        direction: inputOutput
        net_name: "net28"
        num_bits: 1
      PLUS:
        direction: inputOutput
        net_name: "net6"
        num_bits: 1
  V15:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "vinref"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  V12:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VBNCAS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  V6:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "vref"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  V11:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VBN"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  V13:
    lib_name: analogLib
    cell_name: vdc
    instpins:
      PLUS:
        direction: inputOutput
        net_name: "VBPCAS"
        num_bits: 1
      MINUS:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: opin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  I17:
    lib_name: bag240
    cell_name: opamp_wrap
    instpins:
      vinref:
        direction: input
        net_name: "vinref"
        num_bits: 1
      VBPCAS:
        direction: input
        net_name: "VBPCAS"
        num_bits: 1
      VBNCAS:
        direction: input
        net_name: "VBNCAS"
        num_bits: 1
      VBN:
        direction: input
        net_name: "VBN"
        num_bits: 1
      vss:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      vdd:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      vref:
        direction: input
        net_name: "vref"
        num_bits: 1
      von:
        direction: output
        net_name: "outp"
        num_bits: 1
      vop:
        direction: output
        net_name: "outn"
        num_bits: 1
      vin:
        direction: input
        net_name: "net17"
        num_bits: 1
      vip:
        direction: input
        net_name: "net18"
        num_bits: 1
  I16:
    lib_name: bag240
    cell_name: opamp_wrap
    instpins:
      vinref:
        direction: input
        net_name: "vinref"
        num_bits: 1
      VBPCAS:
        direction: input
        net_name: "VBPCAS"
        num_bits: 1
      VBNCAS:
        direction: input
        net_name: "VBNCAS"
        num_bits: 1
      VBN:
        direction: input
        net_name: "VBN"
        num_bits: 1
      vss:
        direction: inputOutput
        net_name: "vss"
        num_bits: 1
      vdd:
        direction: inputOutput
        net_name: "vdd"
        num_bits: 1
      vref:
        direction: input
        net_name: "vref"
        num_bits: 1
      von:
        direction: output
        net_name: "net10"
        num_bits: 1
      vop:
        direction: output
        net_name: "net7"
        num_bits: 1
      vin:
        direction: input
        net_name: "net8"
        num_bits: 1
      vip:
        direction: input
        net_name: "net9"
        num_bits: 1
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: ipin
    instpins: {}
