#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Dec  5 14:39:47 2023
# Process ID: 3990769
# Current directory: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga
# Command line: vivado
# Log file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vivado.log
# Journal file: /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vivado.jou
# Running On: MediaHLS, OS: Linux, CPU Frequency: 3400.000 MHz, CPU Physical cores: 16, Host memory: 134795 MB
#-----------------------------------------------------------
start_gui
open_project /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.xpr
open_bd_design {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property -dict [list CONFIG.DIN_TO {7} CONFIG.DIN_FROM {15} CONFIG.DIN_WIDTH {38} CONFIG.DOUT_WIDTH {9}] [get_bd_cells xlslice_1]
connect_bd_net [get_bd_pins caravel_ps_0/mprj_in] [get_bd_pins xlslice_1/Din]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1
endgroup
set_property location {3 794 779} [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.IN3_WIDTH.VALUE_SRC USER CONFIG.IN1_WIDTH.VALUE_SRC USER CONFIG.IN2_WIDTH.VALUE_SRC USER CONFIG.IN0_WIDTH.VALUE_SRC USER CONFIG.IN4_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_1]
set_property -dict [list CONFIG.NUM_PORTS {5} CONFIG.IN0_WIDTH {5} CONFIG.IN3_WIDTH {9} CONFIG.IN4_WIDTH {16}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
delete_bd_objs [get_bd_cells xlconstant_0]
undo
undo
undo
redo
redo
delete_bd_objs [get_bd_cells xlconstant_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_1
endgroup
set_property location {2 464 634} [get_bd_cells xlconstant_1]
set_property -dict [list CONFIG.CONST_WIDTH {5} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_1]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_0/In0]
delete_bd_objs [get_bd_nets xlconstant_1_dout]
connect_bd_net [get_bd_pins xlconstant_1/dout] [get_bd_pins xlconcat_1/In0]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
undo
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins xlconcat_1/In1]
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
undo
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
connect_bd_net [get_bd_pins axi_uartlite_0/tx] [get_bd_pins xlconcat_1/In1]
delete_bd_objs [get_bd_nets xlconcat_0_dout]
startgroup
set_property -dict [list CONFIG.IN4_WIDTH {22}] [get_bd_cells xlconcat_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_1/dout] [get_bd_pins caravel_0/mprj_i]
delete_bd_objs [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
set_property location {2 430 773} [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins xlconcat_1/In2]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In3]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_3
endgroup
set_property location {2 441 860} [get_bd_cells xlconstant_3]
set_property -dict [list CONFIG.CONST_WIDTH {22} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_3]
connect_bd_net [get_bd_pins xlconstant_3/dout] [get_bd_pins xlconcat_1/In4]
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
delete_bd_objs [get_bd_nets xlconstant_2_dout]
delete_bd_objs [get_bd_nets xlslice_1_Dout]
startgroup
set_property -dict [list CONFIG.IN2_WIDTH {11} CONFIG.IN3_WIDTH {4}] [get_bd_cells xlconcat_1]
endgroup
startgroup
set_property -dict [list CONFIG.IN2_WIDTH {6}] [get_bd_cells xlconcat_1]
endgroup
startgroup
set_property -dict [list CONFIG.DIN_TO {12} CONFIG.DOUT_WIDTH {4}] [get_bd_cells xlslice_1]
endgroup
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins xlconcat_1/In3]
set_property -dict [list CONFIG.CONST_WIDTH {6}] [get_bd_cells xlconstant_2]
connect_bd_net [get_bd_pins xlconstant_2/dout] [get_bd_pins xlconcat_1/In2]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property  ip_repo_paths  {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_caravel_ps2 /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_output_pin /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vitis_prj/hls_read_romcode} [current_project]
update_ip_catalog
set_property location {5.5 2013 818} [get_bd_cells caravel_ps_0]
set_property location {4 1276 618} [get_bd_cells caravel_ps_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:caravel_ps:0.0 [get_ips  design_1_caravel_ps_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_caravel_ps_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_caravel_ps_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_caravel_ps_0_0_synth_1 -jobs 24
wait_on_run design_1_caravel_ps_0_0_synth_1
export_simulation -of_objects [get_files /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files -ipstatic_source_dir /home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/modelsim} {questa=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/questa} {xcelium=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/xcelium} {vcs=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/vcs} {riviera=/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
delete_bd_objs [get_bd_cells xlconstant_0]
open_run impl_1
open_bd_design {/home/ykhsieh/SoCDesignLab/caravel-soc_fpga-lab_new2/lab-wlos_baseline2/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
regenerate_bd_layout
