Timing Analyzer report for relogiop4
Mon Oct 22 17:29:53 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Slow 1100mV 85C Model Metastability Summary
 13. Slow 1100mV 0C Model Fmax Summary
 14. Slow 1100mV 0C Model Setup Summary
 15. Slow 1100mV 0C Model Hold Summary
 16. Slow 1100mV 0C Model Recovery Summary
 17. Slow 1100mV 0C Model Removal Summary
 18. Slow 1100mV 0C Model Minimum Pulse Width Summary
 19. Slow 1100mV 0C Model Metastability Summary
 20. Fast 1100mV 85C Model Setup Summary
 21. Fast 1100mV 85C Model Hold Summary
 22. Fast 1100mV 85C Model Recovery Summary
 23. Fast 1100mV 85C Model Removal Summary
 24. Fast 1100mV 85C Model Minimum Pulse Width Summary
 25. Fast 1100mV 85C Model Metastability Summary
 26. Fast 1100mV 0C Model Setup Summary
 27. Fast 1100mV 0C Model Hold Summary
 28. Fast 1100mV 0C Model Recovery Summary
 29. Fast 1100mV 0C Model Removal Summary
 30. Fast 1100mV 0C Model Minimum Pulse Width Summary
 31. Fast 1100mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1100mv 0c Model)
 36. Signal Integrity Metrics (Slow 1100mv 85c Model)
 37. Signal Integrity Metrics (Fast 1100mv 0c Model)
 38. Signal Integrity Metrics (Fast 1100mv 85c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; relogiop4                                           ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                               ; Source                                                                    ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+
; CLOCK_50                                                               ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { CLOCK_50 }                                                               ;
; div5b:u0|tq[0]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u0|tq[0] }                                                         ;
; div5b:u0|tq[1]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u0|tq[1] }                                                         ;
; div5b:u0|tq[2]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u0|tq[2] }                                                         ;
; div5b:u0|tq[3]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u0|tq[3] }                                                         ;
; div5b:u0|tq[4]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u0|tq[4] }                                                         ;
; div5b:u1|tq[0]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u1|tq[0] }                                                         ;
; div5b:u1|tq[1]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u1|tq[1] }                                                         ;
; div5b:u1|tq[2]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u1|tq[2] }                                                         ;
; div5b:u1|tq[3]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u1|tq[3] }                                                         ;
; div5b:u1|tq[4]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u1|tq[4] }                                                         ;
; div5b:u2|tq[0]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u2|tq[0] }                                                         ;
; div5b:u2|tq[1]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u2|tq[1] }                                                         ;
; div5b:u2|tq[2]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u2|tq[2] }                                                         ;
; div5b:u2|tq[3]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u2|tq[3] }                                                         ;
; div5b:u2|tq[4]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u2|tq[4] }                                                         ;
; div5b:u3|tq[0]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u3|tq[0] }                                                         ;
; div5b:u3|tq[1]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u3|tq[1] }                                                         ;
; div5b:u3|tq[2]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u3|tq[2] }                                                         ;
; div5b:u3|tq[3]                                                         ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                      ;                                                                           ; { div5b:u3|tq[3] }                                                         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 2.483   ; 402.73 MHz ; 0.000 ; 1.241   ; 50.00      ; 128       ; 1031        ;       ;        ;           ;            ; false    ; CLOCK_50                                                             ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 953.482 ; 1.05 MHz   ; 0.000 ; 476.741 ; 50.00      ; 384       ; 1           ;       ;        ;           ;            ; false    ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] ; { PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
+------------------------------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                   ;
+------------+-----------------+----------------+------+
; Fmax       ; Restricted Fmax ; Clock Name     ; Note ;
+------------+-----------------+----------------+------+
; 436.49 MHz ; 436.49 MHz      ; div5b:u3|tq[3] ;      ;
+------------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -5.964 ; -5.964        ;
; div5b:u3|tq[0]                                                         ; -3.394 ; -3.394        ;
; div5b:u2|tq[0]                                                         ; -3.322 ; -3.322        ;
; div5b:u2|tq[3]                                                         ; -3.308 ; -3.308        ;
; div5b:u3|tq[2]                                                         ; -3.185 ; -3.185        ;
; div5b:u2|tq[2]                                                         ; -2.989 ; -2.989        ;
; div5b:u2|tq[1]                                                         ; -2.959 ; -2.959        ;
; div5b:u0|tq[1]                                                         ; -2.766 ; -2.766        ;
; div5b:u1|tq[1]                                                         ; -2.518 ; -2.518        ;
; div5b:u2|tq[4]                                                         ; -2.471 ; -2.471        ;
; div5b:u0|tq[2]                                                         ; -2.452 ; -2.452        ;
; div5b:u1|tq[2]                                                         ; -2.444 ; -2.444        ;
; div5b:u1|tq[3]                                                         ; -2.442 ; -2.442        ;
; div5b:u1|tq[0]                                                         ; -2.396 ; -2.396        ;
; div5b:u1|tq[4]                                                         ; -2.396 ; -2.396        ;
; div5b:u0|tq[4]                                                         ; -2.385 ; -2.385        ;
; div5b:u0|tq[3]                                                         ; -2.378 ; -2.378        ;
; div5b:u3|tq[1]                                                         ; -2.348 ; -2.348        ;
; div5b:u0|tq[0]                                                         ; -2.334 ; -2.334        ;
; div5b:u3|tq[3]                                                         ; -1.291 ; -2.576        ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; div5b:u3|tq[3]                                                         ; 0.432 ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.751 ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.773 ; 0.000         ;
; div5b:u1|tq[4]                                                         ; 0.774 ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.813 ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.833 ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.849 ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.854 ; 0.000         ;
; div5b:u1|tq[2]                                                         ; 0.862 ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.867 ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.898 ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.901 ; 0.000         ;
; div5b:u2|tq[0]                                                         ; 0.929 ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 0.931 ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 1.279 ; 0.000         ;
; div5b:u2|tq[3]                                                         ; 1.456 ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 1.458 ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 1.477 ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 1.655 ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2.046 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; div5b:u3|tq[3]                                                         ; -0.724  ; -2.429        ;
; div5b:u1|tq[2]                                                         ; -0.724  ; -1.286        ;
; div5b:u0|tq[0]                                                         ; -0.724  ; -1.276        ;
; div5b:u0|tq[4]                                                         ; -0.724  ; -1.260        ;
; div5b:u0|tq[2]                                                         ; -0.724  ; -1.258        ;
; div5b:u2|tq[0]                                                         ; -0.724  ; -1.244        ;
; div5b:u3|tq[2]                                                         ; -0.724  ; -1.240        ;
; div5b:u2|tq[1]                                                         ; -0.724  ; -1.239        ;
; div5b:u3|tq[0]                                                         ; -0.724  ; -1.236        ;
; div5b:u1|tq[3]                                                         ; -0.724  ; -1.220        ;
; div5b:u0|tq[3]                                                         ; -0.724  ; -1.218        ;
; div5b:u1|tq[0]                                                         ; -0.724  ; -1.218        ;
; div5b:u1|tq[4]                                                         ; -0.724  ; -1.218        ;
; div5b:u2|tq[4]                                                         ; -0.724  ; -1.217        ;
; div5b:u3|tq[1]                                                         ; -0.724  ; -1.217        ;
; div5b:u2|tq[2]                                                         ; -0.724  ; -1.210        ;
; div5b:u1|tq[1]                                                         ; -0.724  ; -1.196        ;
; div5b:u0|tq[1]                                                         ; -0.724  ; -1.185        ;
; div5b:u2|tq[3]                                                         ; -0.724  ; -1.138        ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.241   ; 0.000         ;
; CLOCK_50                                                               ; 8.903   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 475.633 ; 0.000         ;
+------------------------------------------------------------------------+---------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                   ;
+-----------+-----------------+----------------+------+
; Fmax      ; Restricted Fmax ; Clock Name     ; Note ;
+-----------+-----------------+----------------+------+
; 466.2 MHz ; 466.2 MHz       ; div5b:u3|tq[3] ;      ;
+-----------+-----------------+----------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -5.011 ; -5.011        ;
; div5b:u3|tq[0]                                                         ; -3.244 ; -3.244        ;
; div5b:u2|tq[3]                                                         ; -3.125 ; -3.125        ;
; div5b:u3|tq[2]                                                         ; -2.994 ; -2.994        ;
; div5b:u2|tq[0]                                                         ; -2.980 ; -2.980        ;
; div5b:u2|tq[1]                                                         ; -2.756 ; -2.756        ;
; div5b:u2|tq[2]                                                         ; -2.747 ; -2.747        ;
; div5b:u0|tq[1]                                                         ; -2.681 ; -2.681        ;
; div5b:u1|tq[2]                                                         ; -2.434 ; -2.434        ;
; div5b:u2|tq[4]                                                         ; -2.362 ; -2.362        ;
; div5b:u0|tq[0]                                                         ; -2.325 ; -2.325        ;
; div5b:u0|tq[2]                                                         ; -2.322 ; -2.322        ;
; div5b:u1|tq[1]                                                         ; -2.315 ; -2.315        ;
; div5b:u1|tq[0]                                                         ; -2.305 ; -2.305        ;
; div5b:u1|tq[4]                                                         ; -2.283 ; -2.283        ;
; div5b:u0|tq[3]                                                         ; -2.267 ; -2.267        ;
; div5b:u3|tq[1]                                                         ; -2.254 ; -2.254        ;
; div5b:u1|tq[3]                                                         ; -2.220 ; -2.220        ;
; div5b:u0|tq[4]                                                         ; -2.214 ; -2.214        ;
; div5b:u3|tq[3]                                                         ; -1.145 ; -2.289        ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; div5b:u3|tq[3]                                                         ; 0.440 ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.678 ; 0.000         ;
; div5b:u1|tq[4]                                                         ; 0.691 ; 0.000         ;
; div5b:u2|tq[0]                                                         ; 0.707 ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.748 ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.750 ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.755 ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.756 ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.761 ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.762 ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.849 ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.899 ; 0.000         ;
; div5b:u1|tq[2]                                                         ; 0.910 ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 1.006 ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 1.181 ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.302 ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 1.319 ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 1.375 ; 0.000         ;
; div5b:u2|tq[3]                                                         ; 1.380 ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 1.585 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                 ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; div5b:u2|tq[0]                                                         ; -0.788  ; -1.518        ;
; div5b:u3|tq[3]                                                         ; -0.724  ; -2.227        ;
; div5b:u1|tq[2]                                                         ; -0.724  ; -1.191        ;
; div5b:u0|tq[0]                                                         ; -0.724  ; -1.176        ;
; div5b:u0|tq[2]                                                         ; -0.724  ; -1.142        ;
; div5b:u3|tq[2]                                                         ; -0.724  ; -1.134        ;
; div5b:u0|tq[4]                                                         ; -0.724  ; -1.132        ;
; div5b:u2|tq[3]                                                         ; -0.724  ; -1.131        ;
; div5b:u2|tq[1]                                                         ; -0.724  ; -1.116        ;
; div5b:u0|tq[3]                                                         ; -0.724  ; -1.114        ;
; div5b:u1|tq[0]                                                         ; -0.724  ; -1.113        ;
; div5b:u2|tq[2]                                                         ; -0.724  ; -1.113        ;
; div5b:u3|tq[1]                                                         ; -0.724  ; -1.113        ;
; div5b:u1|tq[4]                                                         ; -0.724  ; -1.112        ;
; div5b:u2|tq[4]                                                         ; -0.724  ; -1.111        ;
; div5b:u3|tq[0]                                                         ; -0.724  ; -1.111        ;
; div5b:u1|tq[1]                                                         ; -0.724  ; -1.105        ;
; div5b:u0|tq[1]                                                         ; -0.724  ; -1.104        ;
; div5b:u1|tq[3]                                                         ; -0.724  ; -1.104        ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.241   ; 0.000         ;
; CLOCK_50                                                               ; 8.859   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 475.827 ; 0.000         ;
+------------------------------------------------------------------------+---------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -3.701 ; -3.701        ;
; div5b:u3|tq[0]                                                         ; -1.634 ; -1.634        ;
; div5b:u3|tq[2]                                                         ; -1.572 ; -1.572        ;
; div5b:u2|tq[0]                                                         ; -1.526 ; -1.526        ;
; div5b:u2|tq[3]                                                         ; -1.416 ; -1.416        ;
; div5b:u2|tq[2]                                                         ; -1.373 ; -1.373        ;
; div5b:u2|tq[1]                                                         ; -1.368 ; -1.368        ;
; div5b:u1|tq[1]                                                         ; -1.203 ; -1.203        ;
; div5b:u0|tq[2]                                                         ; -1.181 ; -1.181        ;
; div5b:u1|tq[3]                                                         ; -1.175 ; -1.175        ;
; div5b:u0|tq[1]                                                         ; -1.138 ; -1.138        ;
; div5b:u2|tq[4]                                                         ; -1.105 ; -1.105        ;
; div5b:u0|tq[4]                                                         ; -1.093 ; -1.093        ;
; div5b:u1|tq[2]                                                         ; -1.079 ; -1.079        ;
; div5b:u1|tq[0]                                                         ; -1.068 ; -1.068        ;
; div5b:u0|tq[3]                                                         ; -1.055 ; -1.055        ;
; div5b:u3|tq[1]                                                         ; -1.049 ; -1.049        ;
; div5b:u1|tq[4]                                                         ; -1.046 ; -1.046        ;
; div5b:u0|tq[0]                                                         ; -0.982 ; -0.982        ;
; div5b:u3|tq[3]                                                         ; -0.137 ; -0.273        ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; div5b:u1|tq[4]                                                         ; 0.167 ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.176 ; 0.000         ;
; div5b:u3|tq[3]                                                         ; 0.211 ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.214 ; 0.000         ;
; div5b:u1|tq[2]                                                         ; 0.233 ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.235 ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.257 ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.266 ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 0.270 ; 0.000         ;
; div5b:u2|tq[0]                                                         ; 0.300 ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.314 ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.316 ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.347 ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.374 ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 0.509 ; 0.000         ;
; div5b:u2|tq[3]                                                         ; 0.557 ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 0.588 ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 0.680 ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 0.730 ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 2.072 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; div5b:u2|tq[0]                                                         ; -0.274  ; -0.274        ;
; div5b:u1|tq[2]                                                         ; 0.091   ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.093   ; 0.000         ;
; div5b:u2|tq[3]                                                         ; 0.098   ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.117   ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.117   ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.117   ; 0.000         ;
; div5b:u3|tq[3]                                                         ; 0.117   ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.118   ; 0.000         ;
; div5b:u1|tq[4]                                                         ; 0.121   ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 0.121   ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 0.132   ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.139   ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.141   ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 0.145   ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 0.148   ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.153   ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 0.154   ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.155   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.241   ; 0.000         ;
; CLOCK_50                                                               ; 8.877   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 476.276 ; 0.000         ;
+------------------------------------------------------------------------+---------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -2.849 ; -2.849        ;
; div5b:u3|tq[0]                                                         ; -1.437 ; -1.437        ;
; div5b:u3|tq[2]                                                         ; -1.369 ; -1.369        ;
; div5b:u2|tq[0]                                                         ; -1.356 ; -1.356        ;
; div5b:u2|tq[3]                                                         ; -1.257 ; -1.257        ;
; div5b:u2|tq[2]                                                         ; -1.216 ; -1.216        ;
; div5b:u2|tq[1]                                                         ; -1.199 ; -1.199        ;
; div5b:u1|tq[1]                                                         ; -1.051 ; -1.051        ;
; div5b:u0|tq[2]                                                         ; -1.036 ; -1.036        ;
; div5b:u1|tq[3]                                                         ; -1.030 ; -1.030        ;
; div5b:u0|tq[1]                                                         ; -1.003 ; -1.003        ;
; div5b:u2|tq[4]                                                         ; -0.992 ; -0.992        ;
; div5b:u1|tq[2]                                                         ; -0.974 ; -0.974        ;
; div5b:u0|tq[4]                                                         ; -0.961 ; -0.961        ;
; div5b:u1|tq[0]                                                         ; -0.957 ; -0.957        ;
; div5b:u0|tq[3]                                                         ; -0.943 ; -0.943        ;
; div5b:u3|tq[1]                                                         ; -0.941 ; -0.941        ;
; div5b:u1|tq[4]                                                         ; -0.935 ; -0.935        ;
; div5b:u0|tq[0]                                                         ; -0.883 ; -0.883        ;
; div5b:u3|tq[3]                                                         ; -0.072 ; -0.144        ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; div5b:u1|tq[4]                                                         ; 0.120 ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.125 ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.154 ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.172 ; 0.000         ;
; div5b:u1|tq[2]                                                         ; 0.177 ; 0.000         ;
; div5b:u3|tq[3]                                                         ; 0.188 ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.204 ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.205 ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.228 ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 0.231 ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.232 ; 0.000         ;
; div5b:u2|tq[0]                                                         ; 0.246 ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.255 ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.290 ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 0.406 ; 0.000         ;
; div5b:u2|tq[3]                                                         ; 0.463 ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 0.472 ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 0.554 ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 0.602 ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.434 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                 ;
+------------------------------------------------------------------------+---------+---------------+
; Clock                                                                  ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------+---------+---------------+
; div5b:u2|tq[0]                                                         ; -0.219  ; -0.219        ;
; div5b:u2|tq[3]                                                         ; 0.107   ; 0.000         ;
; div5b:u1|tq[2]                                                         ; 0.112   ; 0.000         ;
; div5b:u0|tq[0]                                                         ; 0.114   ; 0.000         ;
; div5b:u0|tq[1]                                                         ; 0.132   ; 0.000         ;
; div5b:u3|tq[3]                                                         ; 0.140   ; 0.000         ;
; div5b:u2|tq[2]                                                         ; 0.141   ; 0.000         ;
; div5b:u2|tq[4]                                                         ; 0.141   ; 0.000         ;
; div5b:u3|tq[1]                                                         ; 0.141   ; 0.000         ;
; div5b:u0|tq[3]                                                         ; 0.142   ; 0.000         ;
; div5b:u1|tq[0]                                                         ; 0.143   ; 0.000         ;
; div5b:u1|tq[4]                                                         ; 0.145   ; 0.000         ;
; div5b:u1|tq[1]                                                         ; 0.153   ; 0.000         ;
; div5b:u0|tq[2]                                                         ; 0.155   ; 0.000         ;
; div5b:u0|tq[4]                                                         ; 0.155   ; 0.000         ;
; div5b:u3|tq[0]                                                         ; 0.159   ; 0.000         ;
; div5b:u3|tq[2]                                                         ; 0.160   ; 0.000         ;
; div5b:u2|tq[1]                                                         ; 0.161   ; 0.000         ;
; div5b:u1|tq[3]                                                         ; 0.162   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.241   ; 0.000         ;
; CLOCK_50                                                               ; 8.829   ; 0.000         ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 476.283 ; 0.000         ;
+------------------------------------------------------------------------+---------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+-------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                        ; -5.964  ; 0.120 ; N/A      ; N/A     ; -0.788              ;
;  CLOCK_50                                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 8.829               ;
;  PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A     ; N/A   ; N/A      ; N/A     ; 1.241               ;
;  PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -5.964  ; 1.302 ; N/A      ; N/A     ; 475.633             ;
;  div5b:u0|tq[0]                                                         ; -2.334  ; 0.205 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u0|tq[1]                                                         ; -2.766  ; 0.231 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u0|tq[2]                                                         ; -2.452  ; 0.228 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u0|tq[3]                                                         ; -2.378  ; 0.125 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u0|tq[4]                                                         ; -2.385  ; 0.232 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u1|tq[0]                                                         ; -2.396  ; 0.154 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u1|tq[1]                                                         ; -2.518  ; 0.255 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u1|tq[2]                                                         ; -2.444  ; 0.177 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u1|tq[3]                                                         ; -2.442  ; 0.290 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u1|tq[4]                                                         ; -2.396  ; 0.120 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u2|tq[0]                                                         ; -3.322  ; 0.246 ; N/A      ; N/A     ; -0.788              ;
;  div5b:u2|tq[1]                                                         ; -2.959  ; 0.406 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u2|tq[2]                                                         ; -2.989  ; 0.472 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u2|tq[3]                                                         ; -3.308  ; 0.463 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u2|tq[4]                                                         ; -2.471  ; 0.204 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u3|tq[0]                                                         ; -3.394  ; 0.602 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u3|tq[1]                                                         ; -2.348  ; 0.172 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u3|tq[2]                                                         ; -3.185  ; 0.554 ; N/A      ; N/A     ; -0.724              ;
;  div5b:u3|tq[3]                                                         ; -1.291  ; 0.188 ; N/A      ; N/A     ; -0.724              ;
; Design-wide TNS                                                         ; -57.027 ; 0.0   ; 0.0      ; 0.0     ; -24.505             ;
;  CLOCK_50                                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; -5.964  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  div5b:u0|tq[0]                                                         ; -2.334  ; 0.000 ; N/A      ; N/A     ; -1.276              ;
;  div5b:u0|tq[1]                                                         ; -2.766  ; 0.000 ; N/A      ; N/A     ; -1.185              ;
;  div5b:u0|tq[2]                                                         ; -2.452  ; 0.000 ; N/A      ; N/A     ; -1.258              ;
;  div5b:u0|tq[3]                                                         ; -2.378  ; 0.000 ; N/A      ; N/A     ; -1.218              ;
;  div5b:u0|tq[4]                                                         ; -2.385  ; 0.000 ; N/A      ; N/A     ; -1.260              ;
;  div5b:u1|tq[0]                                                         ; -2.396  ; 0.000 ; N/A      ; N/A     ; -1.218              ;
;  div5b:u1|tq[1]                                                         ; -2.518  ; 0.000 ; N/A      ; N/A     ; -1.196              ;
;  div5b:u1|tq[2]                                                         ; -2.444  ; 0.000 ; N/A      ; N/A     ; -1.286              ;
;  div5b:u1|tq[3]                                                         ; -2.442  ; 0.000 ; N/A      ; N/A     ; -1.220              ;
;  div5b:u1|tq[4]                                                         ; -2.396  ; 0.000 ; N/A      ; N/A     ; -1.218              ;
;  div5b:u2|tq[0]                                                         ; -3.322  ; 0.000 ; N/A      ; N/A     ; -1.518              ;
;  div5b:u2|tq[1]                                                         ; -2.959  ; 0.000 ; N/A      ; N/A     ; -1.239              ;
;  div5b:u2|tq[2]                                                         ; -2.989  ; 0.000 ; N/A      ; N/A     ; -1.210              ;
;  div5b:u2|tq[3]                                                         ; -3.308  ; 0.000 ; N/A      ; N/A     ; -1.138              ;
;  div5b:u2|tq[4]                                                         ; -2.471  ; 0.000 ; N/A      ; N/A     ; -1.217              ;
;  div5b:u3|tq[0]                                                         ; -3.394  ; 0.000 ; N/A      ; N/A     ; -1.236              ;
;  div5b:u3|tq[1]                                                         ; -2.348  ; 0.000 ; N/A      ; N/A     ; -1.217              ;
;  div5b:u3|tq[2]                                                         ; -3.185  ; 0.000 ; N/A      ; N/A     ; -1.240              ;
;  div5b:u3|tq[3]                                                         ; -2.576  ; 0.000 ; N/A      ; N/A     ; -2.429              ;
+-------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin     ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; KEY[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.85e-08 V                   ; 3.09 V              ; -0.11 V             ; 0.011 V                              ; 0.288 V                              ; 4.58e-10 s                  ; 1.8e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.85e-08 V                  ; 3.09 V             ; -0.11 V            ; 0.011 V                             ; 0.288 V                             ; 4.58e-10 s                 ; 1.8e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.4e-08 V                    ; 3.11 V              ; -0.146 V            ; 0.178 V                              ; 0.375 V                              ; 4.68e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.4e-08 V                   ; 3.11 V             ; -0.146 V           ; 0.178 V                             ; 0.375 V                             ; 4.68e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.64e-06 V                   ; 3.09 V              ; -0.0421 V           ; 0.049 V                              ; 0.079 V                              ; 5.57e-10 s                  ; 3.05e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.64e-06 V                  ; 3.09 V             ; -0.0421 V          ; 0.049 V                             ; 0.079 V                             ; 5.57e-10 s                 ; 3.05e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.33e-06 V                   ; 3.11 V              ; -0.074 V            ; 0.14 V                               ; 0.128 V                              ; 5.98e-10 s                  ; 3.2e-10 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 8.33e-06 V                  ; 3.11 V             ; -0.074 V           ; 0.14 V                              ; 0.128 V                             ; 5.98e-10 s                 ; 3.2e-10 s                  ; Yes                       ; Yes                       ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin     ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; LEDR[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; LEDR[8] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
+---------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock     ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; div5b:u0|tq[1] ; div5b:u0|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[2] ; div5b:u0|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[3] ; div5b:u0|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[4] ; div5b:u0|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[0] ; div5b:u0|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[1] ; div5b:u1|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[2] ; div5b:u1|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[3] ; div5b:u1|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[4] ; div5b:u1|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[0] ; div5b:u1|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[1] ; div5b:u2|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[2] ; div5b:u2|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[3] ; div5b:u2|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[4] ; div5b:u2|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[0] ; div5b:u2|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[1] ; div5b:u3|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[2] ; div5b:u3|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[3] ; div5b:u3|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[3] ; div5b:u3|tq[3]                                                         ; 0        ; 0        ; 0        ; 2        ;
; div5b:u0|tq[0] ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 0        ; 1        ; 1        ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock     ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; div5b:u0|tq[1] ; div5b:u0|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[2] ; div5b:u0|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[3] ; div5b:u0|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u0|tq[4] ; div5b:u0|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[0] ; div5b:u0|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[1] ; div5b:u1|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[2] ; div5b:u1|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[3] ; div5b:u1|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u1|tq[4] ; div5b:u1|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[0] ; div5b:u1|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[1] ; div5b:u2|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[2] ; div5b:u2|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[3] ; div5b:u2|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u2|tq[4] ; div5b:u2|tq[3]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[0] ; div5b:u2|tq[4]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[1] ; div5b:u3|tq[0]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[2] ; div5b:u3|tq[1]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[3] ; div5b:u3|tq[2]                                                         ; 0        ; 0        ; 1        ; 1        ;
; div5b:u3|tq[3] ; div5b:u3|tq[3]                                                         ; 0        ; 0        ; 0        ; 2        ;
; div5b:u0|tq[0] ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0        ; 0        ; 1        ; 1        ;
+----------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; Target                                                                 ; Clock                                                                  ; Type      ; Status      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                               ; CLOCK_50                                                               ; Base      ; Constrained ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; Constrained ;
; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; Constrained ;
; div5b:u0|tq[0]                                                         ; div5b:u0|tq[0]                                                         ; Base      ; Constrained ;
; div5b:u0|tq[1]                                                         ; div5b:u0|tq[1]                                                         ; Base      ; Constrained ;
; div5b:u0|tq[2]                                                         ; div5b:u0|tq[2]                                                         ; Base      ; Constrained ;
; div5b:u0|tq[3]                                                         ; div5b:u0|tq[3]                                                         ; Base      ; Constrained ;
; div5b:u0|tq[4]                                                         ; div5b:u0|tq[4]                                                         ; Base      ; Constrained ;
; div5b:u1|tq[0]                                                         ; div5b:u1|tq[0]                                                         ; Base      ; Constrained ;
; div5b:u1|tq[1]                                                         ; div5b:u1|tq[1]                                                         ; Base      ; Constrained ;
; div5b:u1|tq[2]                                                         ; div5b:u1|tq[2]                                                         ; Base      ; Constrained ;
; div5b:u1|tq[3]                                                         ; div5b:u1|tq[3]                                                         ; Base      ; Constrained ;
; div5b:u1|tq[4]                                                         ; div5b:u1|tq[4]                                                         ; Base      ; Constrained ;
; div5b:u2|tq[0]                                                         ; div5b:u2|tq[0]                                                         ; Base      ; Constrained ;
; div5b:u2|tq[1]                                                         ; div5b:u2|tq[1]                                                         ; Base      ; Constrained ;
; div5b:u2|tq[2]                                                         ; div5b:u2|tq[2]                                                         ; Base      ; Constrained ;
; div5b:u2|tq[3]                                                         ; div5b:u2|tq[3]                                                         ; Base      ; Constrained ;
; div5b:u2|tq[4]                                                         ; div5b:u2|tq[4]                                                         ; Base      ; Constrained ;
; div5b:u3|tq[0]                                                         ; div5b:u3|tq[0]                                                         ; Base      ; Constrained ;
; div5b:u3|tq[1]                                                         ; div5b:u3|tq[1]                                                         ; Base      ; Constrained ;
; div5b:u3|tq[2]                                                         ; div5b:u3|tq[2]                                                         ; Base      ; Constrained ;
; div5b:u3|tq[3]                                                         ; div5b:u3|tq[3]                                                         ; Base      ; Constrained ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 22 17:29:23 2018
Info: Command: quartus_sta relogiop4 -c relogiop4
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'relogiop4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 128 -multiply_by 1031 -duty_cycle 50.00 -name {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 384 -duty_cycle 50.00 -name {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div5b:u2|tq[0] div5b:u2|tq[0]
    Info (332105): create_clock -period 1.000 -name div5b:u1|tq[4] div5b:u1|tq[4]
    Info (332105): create_clock -period 1.000 -name div5b:u1|tq[3] div5b:u1|tq[3]
    Info (332105): create_clock -period 1.000 -name div5b:u1|tq[2] div5b:u1|tq[2]
    Info (332105): create_clock -period 1.000 -name div5b:u1|tq[1] div5b:u1|tq[1]
    Info (332105): create_clock -period 1.000 -name div5b:u1|tq[0] div5b:u1|tq[0]
    Info (332105): create_clock -period 1.000 -name div5b:u0|tq[4] div5b:u0|tq[4]
    Info (332105): create_clock -period 1.000 -name div5b:u0|tq[3] div5b:u0|tq[3]
    Info (332105): create_clock -period 1.000 -name div5b:u0|tq[2] div5b:u0|tq[2]
    Info (332105): create_clock -period 1.000 -name div5b:u0|tq[1] div5b:u0|tq[1]
    Info (332105): create_clock -period 1.000 -name div5b:u0|tq[0] div5b:u0|tq[0]
    Info (332105): create_clock -period 1.000 -name div5b:u2|tq[1] div5b:u2|tq[1]
    Info (332105): create_clock -period 1.000 -name div5b:u2|tq[2] div5b:u2|tq[2]
    Info (332105): create_clock -period 1.000 -name div5b:u2|tq[3] div5b:u2|tq[3]
    Info (332105): create_clock -period 1.000 -name div5b:u2|tq[4] div5b:u2|tq[4]
    Info (332105): create_clock -period 1.000 -name div5b:u3|tq[0] div5b:u3|tq[0]
    Info (332105): create_clock -period 1.000 -name div5b:u3|tq[1] div5b:u3|tq[1]
    Info (332105): create_clock -period 1.000 -name div5b:u3|tq[2] div5b:u3|tq[2]
    Info (332105): create_clock -period 1.000 -name div5b:u3|tq[3] div5b:u3|tq[3]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.964              -5.964 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -3.394              -3.394 div5b:u3|tq[0] 
    Info (332119):    -3.322              -3.322 div5b:u2|tq[0] 
    Info (332119):    -3.308              -3.308 div5b:u2|tq[3] 
    Info (332119):    -3.185              -3.185 div5b:u3|tq[2] 
    Info (332119):    -2.989              -2.989 div5b:u2|tq[2] 
    Info (332119):    -2.959              -2.959 div5b:u2|tq[1] 
    Info (332119):    -2.766              -2.766 div5b:u0|tq[1] 
    Info (332119):    -2.518              -2.518 div5b:u1|tq[1] 
    Info (332119):    -2.471              -2.471 div5b:u2|tq[4] 
    Info (332119):    -2.452              -2.452 div5b:u0|tq[2] 
    Info (332119):    -2.444              -2.444 div5b:u1|tq[2] 
    Info (332119):    -2.442              -2.442 div5b:u1|tq[3] 
    Info (332119):    -2.396              -2.396 div5b:u1|tq[0] 
    Info (332119):    -2.396              -2.396 div5b:u1|tq[4] 
    Info (332119):    -2.385              -2.385 div5b:u0|tq[4] 
    Info (332119):    -2.378              -2.378 div5b:u0|tq[3] 
    Info (332119):    -2.348              -2.348 div5b:u3|tq[1] 
    Info (332119):    -2.334              -2.334 div5b:u0|tq[0] 
    Info (332119):    -1.291              -2.576 div5b:u3|tq[3] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 div5b:u3|tq[3] 
    Info (332119):     0.751               0.000 div5b:u0|tq[3] 
    Info (332119):     0.773               0.000 div5b:u0|tq[2] 
    Info (332119):     0.774               0.000 div5b:u1|tq[4] 
    Info (332119):     0.813               0.000 div5b:u1|tq[0] 
    Info (332119):     0.833               0.000 div5b:u3|tq[1] 
    Info (332119):     0.849               0.000 div5b:u1|tq[3] 
    Info (332119):     0.854               0.000 div5b:u0|tq[4] 
    Info (332119):     0.862               0.000 div5b:u1|tq[2] 
    Info (332119):     0.867               0.000 div5b:u0|tq[0] 
    Info (332119):     0.898               0.000 div5b:u1|tq[1] 
    Info (332119):     0.901               0.000 div5b:u2|tq[4] 
    Info (332119):     0.929               0.000 div5b:u2|tq[0] 
    Info (332119):     0.931               0.000 div5b:u0|tq[1] 
    Info (332119):     1.279               0.000 div5b:u2|tq[1] 
    Info (332119):     1.456               0.000 div5b:u2|tq[3] 
    Info (332119):     1.458               0.000 div5b:u2|tq[2] 
    Info (332119):     1.477               0.000 div5b:u3|tq[2] 
    Info (332119):     1.655               0.000 div5b:u3|tq[0] 
    Info (332119):     2.046               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.724              -2.429 div5b:u3|tq[3] 
    Info (332119):    -0.724              -1.286 div5b:u1|tq[2] 
    Info (332119):    -0.724              -1.276 div5b:u0|tq[0] 
    Info (332119):    -0.724              -1.260 div5b:u0|tq[4] 
    Info (332119):    -0.724              -1.258 div5b:u0|tq[2] 
    Info (332119):    -0.724              -1.244 div5b:u2|tq[0] 
    Info (332119):    -0.724              -1.240 div5b:u3|tq[2] 
    Info (332119):    -0.724              -1.239 div5b:u2|tq[1] 
    Info (332119):    -0.724              -1.236 div5b:u3|tq[0] 
    Info (332119):    -0.724              -1.220 div5b:u1|tq[3] 
    Info (332119):    -0.724              -1.218 div5b:u0|tq[3] 
    Info (332119):    -0.724              -1.218 div5b:u1|tq[0] 
    Info (332119):    -0.724              -1.218 div5b:u1|tq[4] 
    Info (332119):    -0.724              -1.217 div5b:u2|tq[4] 
    Info (332119):    -0.724              -1.217 div5b:u3|tq[1] 
    Info (332119):    -0.724              -1.210 div5b:u2|tq[2] 
    Info (332119):    -0.724              -1.196 div5b:u1|tq[1] 
    Info (332119):    -0.724              -1.185 div5b:u0|tq[1] 
    Info (332119):    -0.724              -1.138 div5b:u2|tq[3] 
    Info (332119):     1.241               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.903               0.000 CLOCK_50 
    Info (332119):   475.633               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.011              -5.011 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -3.244              -3.244 div5b:u3|tq[0] 
    Info (332119):    -3.125              -3.125 div5b:u2|tq[3] 
    Info (332119):    -2.994              -2.994 div5b:u3|tq[2] 
    Info (332119):    -2.980              -2.980 div5b:u2|tq[0] 
    Info (332119):    -2.756              -2.756 div5b:u2|tq[1] 
    Info (332119):    -2.747              -2.747 div5b:u2|tq[2] 
    Info (332119):    -2.681              -2.681 div5b:u0|tq[1] 
    Info (332119):    -2.434              -2.434 div5b:u1|tq[2] 
    Info (332119):    -2.362              -2.362 div5b:u2|tq[4] 
    Info (332119):    -2.325              -2.325 div5b:u0|tq[0] 
    Info (332119):    -2.322              -2.322 div5b:u0|tq[2] 
    Info (332119):    -2.315              -2.315 div5b:u1|tq[1] 
    Info (332119):    -2.305              -2.305 div5b:u1|tq[0] 
    Info (332119):    -2.283              -2.283 div5b:u1|tq[4] 
    Info (332119):    -2.267              -2.267 div5b:u0|tq[3] 
    Info (332119):    -2.254              -2.254 div5b:u3|tq[1] 
    Info (332119):    -2.220              -2.220 div5b:u1|tq[3] 
    Info (332119):    -2.214              -2.214 div5b:u0|tq[4] 
    Info (332119):    -1.145              -2.289 div5b:u3|tq[3] 
Info (332146): Worst-case hold slack is 0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.440               0.000 div5b:u3|tq[3] 
    Info (332119):     0.678               0.000 div5b:u0|tq[3] 
    Info (332119):     0.691               0.000 div5b:u1|tq[4] 
    Info (332119):     0.707               0.000 div5b:u2|tq[0] 
    Info (332119):     0.748               0.000 div5b:u1|tq[3] 
    Info (332119):     0.750               0.000 div5b:u3|tq[1] 
    Info (332119):     0.755               0.000 div5b:u1|tq[1] 
    Info (332119):     0.756               0.000 div5b:u0|tq[2] 
    Info (332119):     0.761               0.000 div5b:u0|tq[4] 
    Info (332119):     0.762               0.000 div5b:u1|tq[0] 
    Info (332119):     0.849               0.000 div5b:u2|tq[4] 
    Info (332119):     0.899               0.000 div5b:u0|tq[0] 
    Info (332119):     0.910               0.000 div5b:u1|tq[2] 
    Info (332119):     1.006               0.000 div5b:u0|tq[1] 
    Info (332119):     1.181               0.000 div5b:u2|tq[1] 
    Info (332119):     1.302               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):     1.319               0.000 div5b:u2|tq[2] 
    Info (332119):     1.375               0.000 div5b:u3|tq[2] 
    Info (332119):     1.380               0.000 div5b:u2|tq[3] 
    Info (332119):     1.585               0.000 div5b:u3|tq[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.788
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.788              -1.518 div5b:u2|tq[0] 
    Info (332119):    -0.724              -2.227 div5b:u3|tq[3] 
    Info (332119):    -0.724              -1.191 div5b:u1|tq[2] 
    Info (332119):    -0.724              -1.176 div5b:u0|tq[0] 
    Info (332119):    -0.724              -1.142 div5b:u0|tq[2] 
    Info (332119):    -0.724              -1.134 div5b:u3|tq[2] 
    Info (332119):    -0.724              -1.132 div5b:u0|tq[4] 
    Info (332119):    -0.724              -1.131 div5b:u2|tq[3] 
    Info (332119):    -0.724              -1.116 div5b:u2|tq[1] 
    Info (332119):    -0.724              -1.114 div5b:u0|tq[3] 
    Info (332119):    -0.724              -1.113 div5b:u1|tq[0] 
    Info (332119):    -0.724              -1.113 div5b:u2|tq[2] 
    Info (332119):    -0.724              -1.113 div5b:u3|tq[1] 
    Info (332119):    -0.724              -1.112 div5b:u1|tq[4] 
    Info (332119):    -0.724              -1.111 div5b:u2|tq[4] 
    Info (332119):    -0.724              -1.111 div5b:u3|tq[0] 
    Info (332119):    -0.724              -1.105 div5b:u1|tq[1] 
    Info (332119):    -0.724              -1.104 div5b:u0|tq[1] 
    Info (332119):    -0.724              -1.104 div5b:u1|tq[3] 
    Info (332119):     1.241               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.859               0.000 CLOCK_50 
    Info (332119):   475.827               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.701
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.701              -3.701 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -1.634              -1.634 div5b:u3|tq[0] 
    Info (332119):    -1.572              -1.572 div5b:u3|tq[2] 
    Info (332119):    -1.526              -1.526 div5b:u2|tq[0] 
    Info (332119):    -1.416              -1.416 div5b:u2|tq[3] 
    Info (332119):    -1.373              -1.373 div5b:u2|tq[2] 
    Info (332119):    -1.368              -1.368 div5b:u2|tq[1] 
    Info (332119):    -1.203              -1.203 div5b:u1|tq[1] 
    Info (332119):    -1.181              -1.181 div5b:u0|tq[2] 
    Info (332119):    -1.175              -1.175 div5b:u1|tq[3] 
    Info (332119):    -1.138              -1.138 div5b:u0|tq[1] 
    Info (332119):    -1.105              -1.105 div5b:u2|tq[4] 
    Info (332119):    -1.093              -1.093 div5b:u0|tq[4] 
    Info (332119):    -1.079              -1.079 div5b:u1|tq[2] 
    Info (332119):    -1.068              -1.068 div5b:u1|tq[0] 
    Info (332119):    -1.055              -1.055 div5b:u0|tq[3] 
    Info (332119):    -1.049              -1.049 div5b:u3|tq[1] 
    Info (332119):    -1.046              -1.046 div5b:u1|tq[4] 
    Info (332119):    -0.982              -0.982 div5b:u0|tq[0] 
    Info (332119):    -0.137              -0.273 div5b:u3|tq[3] 
Info (332146): Worst-case hold slack is 0.167
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.167               0.000 div5b:u1|tq[4] 
    Info (332119):     0.176               0.000 div5b:u0|tq[3] 
    Info (332119):     0.211               0.000 div5b:u3|tq[3] 
    Info (332119):     0.214               0.000 div5b:u1|tq[0] 
    Info (332119):     0.233               0.000 div5b:u1|tq[2] 
    Info (332119):     0.235               0.000 div5b:u3|tq[1] 
    Info (332119):     0.257               0.000 div5b:u0|tq[0] 
    Info (332119):     0.266               0.000 div5b:u2|tq[4] 
    Info (332119):     0.270               0.000 div5b:u0|tq[1] 
    Info (332119):     0.300               0.000 div5b:u2|tq[0] 
    Info (332119):     0.314               0.000 div5b:u0|tq[2] 
    Info (332119):     0.316               0.000 div5b:u0|tq[4] 
    Info (332119):     0.347               0.000 div5b:u1|tq[1] 
    Info (332119):     0.374               0.000 div5b:u1|tq[3] 
    Info (332119):     0.509               0.000 div5b:u2|tq[1] 
    Info (332119):     0.557               0.000 div5b:u2|tq[3] 
    Info (332119):     0.588               0.000 div5b:u2|tq[2] 
    Info (332119):     0.680               0.000 div5b:u3|tq[2] 
    Info (332119):     0.730               0.000 div5b:u3|tq[0] 
    Info (332119):     2.072               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.274
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.274              -0.274 div5b:u2|tq[0] 
    Info (332119):     0.091               0.000 div5b:u1|tq[2] 
    Info (332119):     0.093               0.000 div5b:u0|tq[0] 
    Info (332119):     0.098               0.000 div5b:u2|tq[3] 
    Info (332119):     0.117               0.000 div5b:u0|tq[3] 
    Info (332119):     0.117               0.000 div5b:u2|tq[4] 
    Info (332119):     0.117               0.000 div5b:u3|tq[1] 
    Info (332119):     0.117               0.000 div5b:u3|tq[3] 
    Info (332119):     0.118               0.000 div5b:u1|tq[0] 
    Info (332119):     0.121               0.000 div5b:u1|tq[4] 
    Info (332119):     0.121               0.000 div5b:u2|tq[2] 
    Info (332119):     0.132               0.000 div5b:u0|tq[1] 
    Info (332119):     0.139               0.000 div5b:u0|tq[4] 
    Info (332119):     0.141               0.000 div5b:u0|tq[2] 
    Info (332119):     0.145               0.000 div5b:u3|tq[2] 
    Info (332119):     0.148               0.000 div5b:u2|tq[1] 
    Info (332119):     0.153               0.000 div5b:u1|tq[3] 
    Info (332119):     0.154               0.000 div5b:u3|tq[0] 
    Info (332119):     0.155               0.000 div5b:u1|tq[1] 
    Info (332119):     1.241               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.877               0.000 CLOCK_50 
    Info (332119):   476.276               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.849              -2.849 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
    Info (332119):    -1.437              -1.437 div5b:u3|tq[0] 
    Info (332119):    -1.369              -1.369 div5b:u3|tq[2] 
    Info (332119):    -1.356              -1.356 div5b:u2|tq[0] 
    Info (332119):    -1.257              -1.257 div5b:u2|tq[3] 
    Info (332119):    -1.216              -1.216 div5b:u2|tq[2] 
    Info (332119):    -1.199              -1.199 div5b:u2|tq[1] 
    Info (332119):    -1.051              -1.051 div5b:u1|tq[1] 
    Info (332119):    -1.036              -1.036 div5b:u0|tq[2] 
    Info (332119):    -1.030              -1.030 div5b:u1|tq[3] 
    Info (332119):    -1.003              -1.003 div5b:u0|tq[1] 
    Info (332119):    -0.992              -0.992 div5b:u2|tq[4] 
    Info (332119):    -0.974              -0.974 div5b:u1|tq[2] 
    Info (332119):    -0.961              -0.961 div5b:u0|tq[4] 
    Info (332119):    -0.957              -0.957 div5b:u1|tq[0] 
    Info (332119):    -0.943              -0.943 div5b:u0|tq[3] 
    Info (332119):    -0.941              -0.941 div5b:u3|tq[1] 
    Info (332119):    -0.935              -0.935 div5b:u1|tq[4] 
    Info (332119):    -0.883              -0.883 div5b:u0|tq[0] 
    Info (332119):    -0.072              -0.144 div5b:u3|tq[3] 
Info (332146): Worst-case hold slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 div5b:u1|tq[4] 
    Info (332119):     0.125               0.000 div5b:u0|tq[3] 
    Info (332119):     0.154               0.000 div5b:u1|tq[0] 
    Info (332119):     0.172               0.000 div5b:u3|tq[1] 
    Info (332119):     0.177               0.000 div5b:u1|tq[2] 
    Info (332119):     0.188               0.000 div5b:u3|tq[3] 
    Info (332119):     0.204               0.000 div5b:u2|tq[4] 
    Info (332119):     0.205               0.000 div5b:u0|tq[0] 
    Info (332119):     0.228               0.000 div5b:u0|tq[2] 
    Info (332119):     0.231               0.000 div5b:u0|tq[1] 
    Info (332119):     0.232               0.000 div5b:u0|tq[4] 
    Info (332119):     0.246               0.000 div5b:u2|tq[0] 
    Info (332119):     0.255               0.000 div5b:u1|tq[1] 
    Info (332119):     0.290               0.000 div5b:u1|tq[3] 
    Info (332119):     0.406               0.000 div5b:u2|tq[1] 
    Info (332119):     0.463               0.000 div5b:u2|tq[3] 
    Info (332119):     0.472               0.000 div5b:u2|tq[2] 
    Info (332119):     0.554               0.000 div5b:u3|tq[2] 
    Info (332119):     0.602               0.000 div5b:u3|tq[0] 
    Info (332119):     1.434               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.219              -0.219 div5b:u2|tq[0] 
    Info (332119):     0.107               0.000 div5b:u2|tq[3] 
    Info (332119):     0.112               0.000 div5b:u1|tq[2] 
    Info (332119):     0.114               0.000 div5b:u0|tq[0] 
    Info (332119):     0.132               0.000 div5b:u0|tq[1] 
    Info (332119):     0.140               0.000 div5b:u3|tq[3] 
    Info (332119):     0.141               0.000 div5b:u2|tq[2] 
    Info (332119):     0.141               0.000 div5b:u2|tq[4] 
    Info (332119):     0.141               0.000 div5b:u3|tq[1] 
    Info (332119):     0.142               0.000 div5b:u0|tq[3] 
    Info (332119):     0.143               0.000 div5b:u1|tq[0] 
    Info (332119):     0.145               0.000 div5b:u1|tq[4] 
    Info (332119):     0.153               0.000 div5b:u1|tq[1] 
    Info (332119):     0.155               0.000 div5b:u0|tq[2] 
    Info (332119):     0.155               0.000 div5b:u0|tq[4] 
    Info (332119):     0.159               0.000 div5b:u3|tq[0] 
    Info (332119):     0.160               0.000 div5b:u3|tq[2] 
    Info (332119):     0.161               0.000 div5b:u2|tq[1] 
    Info (332119):     0.162               0.000 div5b:u1|tq[3] 
    Info (332119):     1.241               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.829               0.000 CLOCK_50 
    Info (332119):   476.283               0.000 PLL0|pll1m_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5203 megabytes
    Info: Processing ended: Mon Oct 22 17:29:53 2018
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:14


