Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 20 19:37:42 2022
| Host         : Lenovo-9i-Joe-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4dpath_timing_summary_routed.rpt -pb lab4dpath_timing_summary_routed.pb -rpx lab4dpath_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4dpath
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (30)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (30)
-------------------------------------
 There are 30 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.965        0.000                      0                   10          inf        0.000                      0                   10           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       input port clock                          7.965        0.000                      0                   10                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        7.965ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.965ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[9]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        12.035ns  (logic 7.236ns (60.124%)  route 4.799ns (39.876%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.923     6.448    t3[14]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.065     6.513 r  y_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.393     6.906    y_OBUF[5]_inst_i_5_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455     7.361 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.542 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           1.908     9.450    y_OBUF[9]
    M26                  OBUF (Prop_obuf_I_O)         2.585    12.035 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.035    y[9]
    M26                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                  7.965    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.965ns  (logic 7.177ns (59.984%)  route 4.788ns (40.016%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.923     6.448    t3[14]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.065     6.513 r  y_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.393     6.906    y_OBUF[5]_inst_i_5_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455     7.361 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.498 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           1.897     9.395    y_OBUF[8]
    R25                  OBUF (Prop_obuf_I_O)         2.571    11.965 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.965    y[8]
    R25                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  8.035    

Slack (MET) :             8.054ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.946ns  (logic 7.163ns (59.957%)  route 4.784ns (40.043%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.923     6.448    t3[14]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.065     6.513 r  y_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.393     6.906    y_OBUF[5]_inst_i_5_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455     7.361 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.496 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           1.892     9.388    y_OBUF[6]
    N19                  OBUF (Prop_obuf_I_O)         2.558    11.946 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.946    y[6]
    N19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.946    
  -------------------------------------------------------------------
                         slack                                  8.054    

Slack (MET) :             8.061ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.939ns  (logic 7.261ns (60.814%)  route 4.678ns (39.186%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[14])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.923     6.448    t3[14]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.065     6.513 r  y_OBUF[5]_inst_i_5/O
                         net (fo=2, routed)           0.393     6.906    y_OBUF[5]_inst_i_5_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.455     7.361 r  y_OBUF[5]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.361    y_OBUF[5]_inst_i_1_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.573 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           1.787     9.360    y_OBUF[7]
    P25                  OBUF (Prop_obuf_I_O)         2.579    11.939 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.939    y[7]
    P25                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  8.061    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.928ns  (logic 7.127ns (59.750%)  route 4.801ns (40.250%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[13])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.849     6.374    t3[13]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.063     6.437 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.477     6.914    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.164     7.078 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.078    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     7.294 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.294    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     7.475 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           1.899     9.374    y_OBUF[5]
    M20                  OBUF (Prop_obuf_I_O)         2.553    11.928 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.928    y[5]
    M20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.901ns  (logic 7.116ns (59.798%)  route 4.784ns (40.202%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[13])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.849     6.374    t3[13]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.063     6.437 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.477     6.914    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.164     7.078 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.078    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     7.294 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.294    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     7.431 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           1.883     9.314    y_OBUF[4]
    M24                  OBUF (Prop_obuf_I_O)         2.587    11.901 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.901    y[4]
    M24                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  8.099    

Slack (MET) :             8.112ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.888ns  (logic 7.207ns (60.625%)  route 4.681ns (39.375%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[13])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.849     6.374    t3[13]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.063     6.437 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.477     6.914    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.164     7.078 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.078    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     7.294 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.294    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.506 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           1.779     9.285    y_OBUF[3]
    L24                  OBUF (Prop_obuf_I_O)         2.602    11.888 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.888    y[3]
    L24                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                  8.112    

Slack (MET) :             8.217ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.783ns  (logic 7.108ns (60.328%)  route 4.675ns (39.672%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[13])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.849     6.374    t3[13]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.063     6.437 r  y_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.477     6.914    y_OBUF[1]_inst_i_2_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.164     7.078 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.078    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     7.294 r  y_OBUF[1]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.294    y_OBUF[1]_inst_i_1_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.429 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           1.773     9.202    y_OBUF[2]
    P19                  OBUF (Prop_obuf_I_O)         2.581    11.783 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.783    y[2]
    P19                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.783    
  -------------------------------------------------------------------
                         slack                                  8.217    

Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.674ns  (logic 7.130ns (61.080%)  route 4.543ns (38.920%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[11])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=2, routed)           0.828     6.352    t3[11]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.066     6.418 r  y_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.363     6.782    y_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.168     6.950 r  y_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.950    y_OBUF[1]_inst_i_7_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.374     7.324 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           1.777     9.101    y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         2.573    11.674 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.674    y[1]
    P20                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.370ns  (required time - arrival time)
  Source:                 x3[9]
                            (input port)
  Destination:            y[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        11.630ns  (logic 7.099ns (61.041%)  route 4.531ns (38.959%))
  Logic Levels:           6  (CARRY4=1 DSP48E1=1 IBUF=1 LUT3=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  x3[9] (IN)
                         net (fo=0)                   0.000     0.000    x3[9]
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  x3_IBUF[9]_inst/O
                         net (fo=7, routed)           1.575     2.427    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[11]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[11]_P[11])
                                                      3.098     5.525 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[11]
                         net (fo=2, routed)           0.828     6.352    t3[11]
    SLICE_X12Y19         LUT3 (Prop_lut3_I2_O)        0.066     6.418 r  y_OBUF[1]_inst_i_4/O
                         net (fo=2, routed)           0.363     6.782    y_OBUF[1]_inst_i_4_n_0
    SLICE_X12Y19         LUT4 (Prop_lut4_I3_O)        0.168     6.950 r  y_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.950    y_OBUF[1]_inst_i_7_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.340     7.290 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           1.764     9.054    y_OBUF[0]
    M21                  OBUF (Prop_obuf_I_O)         2.575    11.630 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.630    y[0]
    M21                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                         -11.630    
  -------------------------------------------------------------------
                         slack                                  8.370    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             0 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x3[2]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.305ns  (logic 2.026ns (61.310%)  route 1.279ns (38.690%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  x3[2] (IN)
                         net (fo=0)                   0.000     0.000    x3[2]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  x3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.457     0.560    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[4]_P[22])
                                                      0.484     1.044 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[22]
                         net (fo=1, routed)           0.164     1.208    t3[22]
    SLICE_X12Y21         LUT6 (Prop_lut6_I5_O)        0.028     1.236 r  y_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.236    y_OBUF[9]_inst_i_5_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.282 r  y_OBUF[9]_inst_i_1/O[3]
                         net (fo=1, routed)           0.658     1.940    y_OBUF[9]
    M26                  OBUF (Prop_obuf_I_O)         1.365     3.305 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.305    y[9]
    M26                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.311ns  (logic 1.978ns (59.729%)  route 1.333ns (40.271%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[19])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[19]
                         net (fo=2, routed)           0.235     1.267    t2[19]
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  y_OBUF[9]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.295    y_OBUF[9]_inst_i_8_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.345 r  y_OBUF[9]_inst_i_1/O[0]
                         net (fo=1, routed)           0.640     1.986    y_OBUF[6]
    N19                  OBUF (Prop_obuf_I_O)         1.325     3.311 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.311    y[6]
    N19                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x3[2]
                            (input port)
  Destination:            y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 2.008ns (60.576%)  route 1.307ns (39.424%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  x3[2] (IN)
                         net (fo=0)                   0.000     0.000    x3[2]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  x3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.457     0.560    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[4]_P[20])
                                                      0.484     1.044 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[20]
                         net (fo=2, routed)           0.247     1.291    t3[20]
    SLICE_X12Y21         LUT4 (Prop_lut4_I2_O)        0.028     1.319 r  y_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.319    y_OBUF[9]_inst_i_7_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.366 r  y_OBUF[9]_inst_i_1/O[1]
                         net (fo=1, routed)           0.603     1.969    y_OBUF[7]
    P25                  OBUF (Prop_obuf_I_O)         1.346     3.315 r  y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.315    y[7]
    P25                                                               r  y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.350ns  (logic 2.001ns (59.735%)  route 1.349ns (40.265%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[14])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[14]
                         net (fo=2, routed)           0.294     1.326    t2[14]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.028     1.354 r  y_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.354    y_OBUF[1]_inst_i_5_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.400 r  y_OBUF[1]_inst_i_1/O[3]
                         net (fo=1, routed)           0.597     1.997    y_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.353     3.350 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.350    y[1]
    P20                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 2.018ns (59.923%)  route 1.350ns (40.077%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[16])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[16]
                         net (fo=2, routed)           0.301     1.333    t2[16]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.028     1.361 r  y_OBUF[5]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.361    y_OBUF[5]_inst_i_8_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.408 r  y_OBUF[5]_inst_i_1/O[1]
                         net (fo=1, routed)           0.591     1.999    y_OBUF[3]
    L24                  OBUF (Prop_obuf_I_O)         1.369     3.368 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.368    y[3]
    L24                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.381ns  (logic 1.998ns (59.088%)  route 1.383ns (40.912%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[13])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[13]
                         net (fo=2, routed)           0.343     1.375    t2[13]
    SLICE_X12Y19         LUT4 (Prop_lut4_I0_O)        0.028     1.403 r  y_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.403    y_OBUF[1]_inst_i_6_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.450 r  y_OBUF[1]_inst_i_1/O[2]
                         net (fo=1, routed)           0.582     2.033    y_OBUF[0]
    M21                  OBUF (Prop_obuf_I_O)         1.348     3.381 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.381    y[0]
    M21                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 2.009ns (59.340%)  route 1.377ns (40.660%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[17]
                         net (fo=2, routed)           0.278     1.310    t2[17]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.028     1.338 r  y_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.338    y_OBUF[5]_inst_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     1.385 r  y_OBUF[5]_inst_i_1/O[2]
                         net (fo=1, routed)           0.641     2.026    y_OBUF[4]
    M24                  OBUF (Prop_obuf_I_O)         1.360     3.385 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.385    y[4]
    M24                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 2.009ns (59.221%)  route 1.383ns (40.779%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[17])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[17]
                         net (fo=2, routed)           0.278     1.310    t2[17]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.028     1.338 r  y_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.338    y_OBUF[5]_inst_i_7_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     1.411 r  y_OBUF[5]_inst_i_1/O[3]
                         net (fo=1, routed)           0.647     2.059    y_OBUF[5]
    M20                  OBUF (Prop_obuf_I_O)         1.333     3.392 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.392    y[5]
    M20                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x2[7]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.402ns  (logic 2.059ns (60.528%)  route 1.343ns (39.472%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  x2[7] (IN)
                         net (fo=0)                   0.000     0.000    x2[7]
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  x2_IBUF[7]_inst/O
                         net (fo=1, routed)           0.458     0.548    jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/B[9]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[9]_P[19])
                                                      0.484     1.032 r  jpc2/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[19]
                         net (fo=2, routed)           0.235     1.267    t2[19]
    SLICE_X12Y21         LUT4 (Prop_lut4_I0_O)        0.028     1.295 r  y_OBUF[9]_inst_i_8/O
                         net (fo=1, routed)           0.000     1.295    y_OBUF[9]_inst_i_8_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.113     1.408 r  y_OBUF[9]_inst_i_1/O[2]
                         net (fo=1, routed)           0.650     2.058    y_OBUF[8]
    R25                  OBUF (Prop_obuf_I_O)         1.344     3.402 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.402    y[8]
    R25                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x3[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.407ns  (logic 2.013ns (59.076%)  route 1.394ns (40.924%))
  Logic Levels:           5  (CARRY4=1 DSP48E1=1 IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  x3[2] (IN)
                         net (fo=0)                   0.000     0.000    x3[2]
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  x3_IBUF[2]_inst/O
                         net (fo=1, routed)           0.457     0.560    jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/B[4]
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_B[4]_P[15])
                                                      0.484     1.044 r  jpc3/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[15]
                         net (fo=2, routed)           0.348     1.391    t3[15]
    SLICE_X12Y20         LUT4 (Prop_lut4_I2_O)        0.028     1.419 r  y_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.000     1.419    y_OBUF[5]_inst_i_9_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     1.469 r  y_OBUF[5]_inst_i_1/O[0]
                         net (fo=1, routed)           0.590     2.059    y_OBUF[2]
    P19                  OBUF (Prop_obuf_I_O)         1.348     3.407 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.407    y[2]
    P19                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------





