# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "D:/2025.1/Vivado/data/rsb/busdef" \
"../../../../Full_Adder.srcs/sources_1/new/Full_add.v" \
"../../../../Full_Adder.srcs/sim_1/new/full_add.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
