
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/xilinx_workspace/select_num_cars/pa.fromHdl.tcl
# create_project -name select_num_cars -dir "C:/xilinx_workspace/select_num_cars/planAhead_run_1" -part xc6slx9tqg144-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "select_num_cars.ucf" [current_fileset -constrset]
Adding file 'C:/xilinx_workspace/select_num_cars/select_num_cars.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {select_num_cars.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top select_num_cars $srcset
# add_files [list {select_num_cars.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-2
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/xilinx_workspace/select_num_cars/select_num_cars.vhd" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/xilinx_workspace/select_num_cars/select_num_cars.ucf]
Finished Parsing UCF File [C:/xilinx_workspace/select_num_cars/select_num_cars.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4f93215f
open_rtl_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 668.391 ; gain = 184.328
update_compile_order -fileset sim_1
startgroup
set_property package_pin P66 [get_ports {D0[0]}]
endgroup
startgroup
set_property package_pin P62 [get_ports {D0[1]}]
endgroup
startgroup
set_property package_pin P61 [get_ports {D0[2]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {D0[3]}]
endgroup
startgroup
set_property package_pin P59 [get_ports {D0[3]}]
endgroup
set_property package_pin "" [get_ports [list  {D1[3]}]]
startgroup
set_property package_pin P58 [get_ports {D1[0]}]
endgroup
startgroup
set_property package_pin P57 [get_ports {D1[1]}]
endgroup
startgroup
set_property package_pin P56 [get_ports {D1[2]}]
endgroup
startgroup
set_property package_pin P55 [get_ports {D1[3]}]
endgroup
startgroup
set_property package_pin P82 [get_ports {Z[0]}]
endgroup
startgroup
set_property package_pin P81 [get_ports {Z[1]}]
endgroup
startgroup
set_property package_pin P80 [get_ports {Z[2]}]
endgroup
startgroup
set_property package_pin P79 [get_ports {Z[3]}]
endgroup
save_constraints
startgroup
set_property package_pin P45 [get_ports S0]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 25 03:24:39 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
