Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.127       0.000              0          11712
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk                      1.784       0.000              0             25
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                    63.579       0.000              0          13523
 sys_clk                sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                    -0.948    -134.659            440           2861
 audio_top_test|es1_dsclk
                        audio_top_test|es1_dsclk
                                                   498.364       0.000              0             48
 audio_top_test|es0_dsclk
                        audio_top_test|es0_dsclk
                                                   996.893       0.000              0            188
 audio_top_test|eth_rgmii_rxc_1
                        audio_top_test|eth_rgmii_rxc_1
                                                   993.029       0.000              0            706
 audio_top_test|eth_rgmii_rxc_0
                        audio_top_test|eth_rgmii_rxc_0
                                                   993.392       0.000              0            707
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                    31.644       0.000              0            240
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                    -0.536      -3.997             15             16
 sys_clk                sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                    14.119       0.000              0             32
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                                                    94.845       0.000              0            537
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.141       0.000              0          11712
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk                      0.349       0.000              0             25
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     0.312       0.000              0          13523
 sys_clk                sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     0.505       0.000              0           2861
 audio_top_test|es1_dsclk
                        audio_top_test|es1_dsclk
                                                     0.365       0.000              0             48
 audio_top_test|es0_dsclk
                        audio_top_test|es0_dsclk
                                                     0.314       0.000              0            188
 audio_top_test|eth_rgmii_rxc_1
                        audio_top_test|eth_rgmii_rxc_1
                                                     0.339       0.000              0            706
 audio_top_test|eth_rgmii_rxc_0
                        audio_top_test|eth_rgmii_rxc_0
                                                     0.312       0.000              0            707
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.355       0.000              0            240
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.457       0.000              0             16
 sys_clk                sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     2.385       0.000              0             32
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.190       0.000              0            537
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                    75.784       0.000              0             70
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     1.398       0.000              0             70
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.135       0.000              0          11712
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk                      2.227       0.000              0             25
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                    68.724       0.000              0          13523
 sys_clk                sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     0.340       0.000              0           2861
 audio_top_test|es1_dsclk
                        audio_top_test|es1_dsclk
                                                   498.866       0.000              0             48
 audio_top_test|es0_dsclk
                        audio_top_test|es0_dsclk
                                                   997.803       0.000              0            188
 audio_top_test|eth_rgmii_rxc_1
                        audio_top_test|eth_rgmii_rxc_1
                                                   995.094       0.000              0            706
 audio_top_test|eth_rgmii_rxc_0
                        audio_top_test|eth_rgmii_rxc_0
                                                   995.319       0.000              0            707
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                    34.095       0.000              0            240
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.539       0.000              0             16
 sys_clk                sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                    15.834       0.000              0             32
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                                                    96.380       0.000              0            537
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.100       0.000              0          11712
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk                      0.286       0.000              0             25
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     0.250       0.000              0          13523
 sys_clk                sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     0.263       0.000              0           2861
 audio_top_test|es1_dsclk
                        audio_top_test|es1_dsclk
                                                     0.285       0.000              0             48
 audio_top_test|es0_dsclk
                        audio_top_test|es0_dsclk
                                                     0.252       0.000              0            188
 audio_top_test|eth_rgmii_rxc_1
                        audio_top_test|eth_rgmii_rxc_1
                                                     0.264       0.000              0            706
 audio_top_test|eth_rgmii_rxc_0
                        audio_top_test|eth_rgmii_rxc_0
                                                     0.251       0.000              0            707
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     0.253       0.000              0            240
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.075       0.000              0             16
 sys_clk                sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT0_Inferred
                                                     1.621       0.000              0             32
 sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|hdmi_test1_inst/pll_inst/u_pll_e3/CLKOUT1_Inferred
                                                     0.133       0.000              0            537
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                    77.959       0.000              0             70
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|voice_loop_test_inst/pll1/u_pll_e3/CLKOUT0_Inferred
                                                     1.022       0.000              0             70
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

