add_bsv_verilog_module(SoC
    SoC.bsv
    Core::Core
    Crossbar::Crossbar
    PGRVCommon::PGRVCommon
    SPIController::SPIController
)
