From dff5f86d061327ee7b6f3694ba962f880f5a21e3 Mon Sep 17 00:00:00 2001
From: Eric Huang <JinHuiEric.Huang@amd.com>
Date: Fri, 4 Dec 2015 10:37:16 -0500
Subject: [PATCH 0814/1050] drm/amd/amdgpu: fix a typo in uvd6.0 clock gating.

Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Eric Huang <JinHuiEric.Huang@amd.com>
---
 drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c b/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
index b444d65..3d59139 100644
--- a/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
+++ b/drivers/gpu/drm/amd/amdgpu/uvd_v6_0.c
@@ -498,10 +498,10 @@ static void uvd_v6_0_set_uvd_dynamic_clock_mode(struct amdgpu_device *adev,
 
 	data = RREG32_UVD_CTX(ixUVD_CGC_CTRL2);
 	data &= ~(REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_OCLK_RAMP_EN) |
-			REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_OCLK_RAMP_EN) |
+			REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_RCLK_RAMP_EN) |
 			REG_FIELD_MASK(UVD_CGC_CTRL2, GATER_DIV_ID));
 	data1 &= (REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_OCLK_RAMP_EN) |
-			REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_OCLK_RAMP_EN) |
+			REG_FIELD_MASK(UVD_CGC_CTRL2, DYN_RCLK_RAMP_EN) |
 			REG_FIELD_MASK(UVD_CGC_CTRL2, GATER_DIV_ID));
 	data |= data1;
 	WREG32_UVD_CTX(ixUVD_CGC_CTRL2, data);
-- 
1.9.1

