Classic Timing Analyzer report for Computer
Tue Dec 17 14:54:07 2013
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK1'
  6. Clock Hold: 'CLK1'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Minimum tco
 12. Minimum tpd
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                      ; To                                                                                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.429 ns                         ; d0[7]                     ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; --         ; CLK1     ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 38.367 ns                        ; 273:inst42|15             ; d1[5]                                                                                                                     ; CLK1       ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 12.932 ns                        ; d0[2]                     ; in[2]                                                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 16.242 ns                        ; d0[5]                     ; reg_3:inst6|273:reg2|14                                                                                                   ; --         ; CLK1     ; 0            ;
; Worst-case Minimum tco       ; N/A                                      ; None          ; 14.275 ns                        ; uARRegisters:inst9|inst42 ; uaddr[3]                                                                                                                  ; CLK1       ; --       ; 0            ;
; Worst-case Minimum tpd       ; N/A                                      ; None          ; 10.252 ns                        ; d0[1]                     ; in[1]                                                                                                                     ; --         ; --       ; 0            ;
; Clock Setup: 'CLK1'          ; N/A                                      ; None          ; 36.69 MHz ( period = 27.253 ns ) ; 273:inst42|15             ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; 0            ;
; Clock Hold: 'CLK1'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; 273:inst43|14             ; reg_3:inst6|273:reg2|14                                                                                                   ; CLK1       ; CLK1     ; 2182         ;
; Total number of failed paths ;                                          ;               ;                                  ;                           ;                                                                                                                           ;            ;          ; 2182         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; Off                ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; On                 ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK1'                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.69 MHz ( period = 27.253 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.984 ns               ;
; N/A                                     ; 37.32 MHz ( period = 26.795 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.526 ns               ;
; N/A                                     ; 37.94 MHz ( period = 26.359 ns )                    ; 273:inst43|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.086 ns               ;
; N/A                                     ; 37.95 MHz ( period = 26.348 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.079 ns               ;
; N/A                                     ; 38.20 MHz ( period = 26.180 ns )                    ; 273:inst42|15           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.705 ns               ;
; N/A                                     ; 38.21 MHz ( period = 26.174 ns )                    ; 273:inst42|15           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.704 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.110 ns )                    ; 273:inst42|15           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.635 ns               ;
; N/A                                     ; 38.30 MHz ( period = 26.108 ns )                    ; 273:inst42|15           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.638 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.901 ns )                    ; 273:inst43|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.628 ns               ;
; N/A                                     ; 38.79 MHz ( period = 25.782 ns )                    ; 273:inst42|15           ; 273:IR|13                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.638 ns               ;
; N/A                                     ; 38.84 MHz ( period = 25.745 ns )                    ; 273:inst43|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.472 ns               ;
; N/A                                     ; 38.91 MHz ( period = 25.698 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.391 ns               ;
; N/A                                     ; 39.02 MHz ( period = 25.629 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.322 ns               ;
; N/A                                     ; 39.12 MHz ( period = 25.561 ns )                    ; 273:inst42|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.254 ns               ;
; N/A                                     ; 39.13 MHz ( period = 25.553 ns )                    ; 273:inst42|15           ; 273:inst42|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.078 ns               ;
; N/A                                     ; 39.14 MHz ( period = 25.552 ns )                    ; 273:inst42|15           ; 273:IR|14                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.408 ns               ;
; N/A                                     ; 39.15 MHz ( period = 25.543 ns )                    ; 273:inst42|15           ; 273:inst43|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 14.073 ns               ;
; N/A                                     ; 39.23 MHz ( period = 25.492 ns )                    ; 273:inst42|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.185 ns               ;
; N/A                                     ; 39.29 MHz ( period = 25.454 ns )                    ; 273:inst43|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.181 ns               ;
; N/A                                     ; 39.37 MHz ( period = 25.399 ns )                    ; 273:inst42|15           ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 14.255 ns               ;
; N/A                                     ; 39.52 MHz ( period = 25.305 ns )                    ; 273:inst43|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.994 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.287 ns )                    ; 273:inst43|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.014 ns               ;
; N/A                                     ; 39.55 MHz ( period = 25.286 ns )                    ; 273:inst43|15           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.807 ns               ;
; N/A                                     ; 39.56 MHz ( period = 25.280 ns )                    ; 273:inst43|15           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.806 ns               ;
; N/A                                     ; 39.63 MHz ( period = 25.236 ns )                    ; 273:inst43|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.925 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.216 ns )                    ; 273:inst43|15           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.737 ns               ;
; N/A                                     ; 39.66 MHz ( period = 25.214 ns )                    ; 273:inst43|15           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.740 ns               ;
; N/A                                     ; 39.74 MHz ( period = 25.165 ns )                    ; 273:inst42|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 39.79 MHz ( period = 25.129 ns )                    ; 273:inst43|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.818 ns               ;
; N/A                                     ; 39.90 MHz ( period = 25.060 ns )                    ; 273:inst43|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.749 ns               ;
; N/A                                     ; 40.13 MHz ( period = 24.921 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.652 ns               ;
; N/A                                     ; 40.18 MHz ( period = 24.888 ns )                    ; 273:inst43|15           ; 273:IR|13                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.740 ns               ;
; N/A                                     ; 40.26 MHz ( period = 24.840 ns )                    ; 273:inst43|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.567 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; 273:inst43|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.471 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.707 ns )                    ; 273:inst43|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.434 ns               ;
; N/A                                     ; 40.47 MHz ( period = 24.707 ns )                    ; 273:inst42|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.438 ns               ;
; N/A                                     ; 40.53 MHz ( period = 24.672 ns )                    ; 273:inst43|14           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.193 ns               ;
; N/A                                     ; 40.54 MHz ( period = 24.666 ns )                    ; 273:inst43|14           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.192 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.659 ns )                    ; 273:inst43|15           ; 273:inst42|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.180 ns               ;
; N/A                                     ; 40.55 MHz ( period = 24.658 ns )                    ; 273:inst43|15           ; 273:IR|14                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.510 ns               ;
; N/A                                     ; 40.57 MHz ( period = 24.649 ns )                    ; 273:inst43|15           ; 273:inst43|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.175 ns               ;
; N/A                                     ; 40.65 MHz ( period = 24.602 ns )                    ; 273:inst43|14           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.123 ns               ;
; N/A                                     ; 40.65 MHz ( period = 24.600 ns )                    ; 273:inst43|14           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 13.126 ns               ;
; N/A                                     ; 40.71 MHz ( period = 24.564 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.295 ns               ;
; N/A                                     ; 40.81 MHz ( period = 24.505 ns )                    ; 273:inst43|15           ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.357 ns               ;
; N/A                                     ; 40.84 MHz ( period = 24.484 ns )                    ; 273:inst42|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.215 ns               ;
; N/A                                     ; 40.91 MHz ( period = 24.442 ns )                    ; 273:inst42|18           ; 273:inst42|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.967 ns               ;
; N/A                                     ; 40.92 MHz ( period = 24.440 ns )                    ; 273:inst42|18           ; 273:inst43|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.970 ns               ;
; N/A                                     ; 40.94 MHz ( period = 24.425 ns )                    ; 273:inst43|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.114 ns               ;
; N/A                                     ; 41.00 MHz ( period = 24.393 ns )                    ; 273:inst43|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.082 ns               ;
; N/A                                     ; 41.00 MHz ( period = 24.388 ns )                    ; 273:inst43|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.115 ns               ;
; N/A                                     ; 41.10 MHz ( period = 24.331 ns )                    ; 273:inst42|15           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.894 ns               ;
; N/A                                     ; 41.11 MHz ( period = 24.324 ns )                    ; 273:inst42|15           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.892 ns               ;
; N/A                                     ; 41.13 MHz ( period = 24.314 ns )                    ; 273:inst42|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.045 ns               ;
; N/A                                     ; 41.14 MHz ( period = 24.305 ns )                    ; 273:inst42|19           ; 273:inst42|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.830 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.303 ns )                    ; 273:inst42|19           ; 273:inst43|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.833 ns               ;
; N/A                                     ; 41.20 MHz ( period = 24.274 ns )                    ; 273:inst43|14           ; 273:IR|13                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.126 ns               ;
; N/A                                     ; 41.22 MHz ( period = 24.260 ns )                    ; 273:inst42|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 41.24 MHz ( period = 24.249 ns )                    ; 273:inst43|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.976 ns               ;
; N/A                                     ; 41.30 MHz ( period = 24.215 ns )                    ; 273:inst42|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.908 ns               ;
; N/A                                     ; 41.31 MHz ( period = 24.210 ns )                    ; 273:inst42|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.941 ns               ;
; N/A                                     ; 41.34 MHz ( period = 24.192 ns )                    ; 273:inst43|17           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.713 ns               ;
; N/A                                     ; 41.35 MHz ( period = 24.185 ns )                    ; 273:inst43|17           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.711 ns               ;
; N/A                                     ; 41.35 MHz ( period = 24.181 ns )                    ; 273:inst42|15           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 13.037 ns               ;
; N/A                                     ; 41.37 MHz ( period = 24.172 ns )                    ; reg_3:inst6|273:reg1|15 ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 7.261 ns                ;
; N/A                                     ; 41.40 MHz ( period = 24.152 ns )                    ; 273:inst42|18           ; 273:IR|18                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.932 ns               ;
; N/A                                     ; 41.41 MHz ( period = 24.148 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.841 ns               ;
; N/A                                     ; 41.45 MHz ( period = 24.125 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.818 ns               ;
; N/A                                     ; 41.46 MHz ( period = 24.117 ns )                    ; 273:inst42|18           ; 273:IR|19                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.897 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; 273:inst42|14           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.617 ns               ;
; N/A                                     ; 41.52 MHz ( period = 24.086 ns )                    ; 273:inst42|14           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 41.57 MHz ( period = 24.053 ns )                    ; 273:inst43|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.780 ns               ;
; N/A                                     ; 41.58 MHz ( period = 24.049 ns )                    ; 273:inst43|19           ; 273:inst42|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.570 ns               ;
; N/A                                     ; 41.59 MHz ( period = 24.047 ns )                    ; 273:inst43|19           ; 273:inst43|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.573 ns               ;
; N/A                                     ; 41.59 MHz ( period = 24.045 ns )                    ; 273:inst43|14           ; 273:inst42|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.566 ns               ;
; N/A                                     ; 41.59 MHz ( period = 24.044 ns )                    ; 273:inst43|14           ; 273:IR|14                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.896 ns               ;
; N/A                                     ; 41.59 MHz ( period = 24.042 ns )                    ; 273:inst43|17           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.856 ns               ;
; N/A                                     ; 41.60 MHz ( period = 24.036 ns )                    ; 273:inst43|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.725 ns               ;
; N/A                                     ; 41.61 MHz ( period = 24.035 ns )                    ; 273:inst43|14           ; 273:inst43|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.561 ns               ;
; N/A                                     ; 41.62 MHz ( period = 24.027 ns )                    ; 273:inst43|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.754 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.022 ns )                    ; 273:inst42|14           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.547 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.020 ns )                    ; 273:inst42|14           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.550 ns               ;
; N/A                                     ; 41.64 MHz ( period = 24.015 ns )                    ; 273:inst42|19           ; 273:IR|18                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 41.65 MHz ( period = 24.011 ns )                    ; 273:inst42|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.704 ns               ;
; N/A                                     ; 41.70 MHz ( period = 23.980 ns )                    ; 273:inst42|19           ; 273:IR|19                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.760 ns               ;
; N/A                                     ; 41.84 MHz ( period = 23.903 ns )                    ; 273:inst42|15           ; reg_3:inst6|273:reg1|15                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 14.754 ns               ;
; N/A                                     ; 41.86 MHz ( period = 23.891 ns )                    ; 273:inst43|14           ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.743 ns               ;
; N/A                                     ; 41.89 MHz ( period = 23.873 ns )                    ; 273:inst43|18           ; 273:inst42|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.394 ns               ;
; N/A                                     ; 41.89 MHz ( period = 23.871 ns )                    ; 273:inst43|18           ; 273:inst43|18                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.397 ns               ;
; N/A                                     ; 41.91 MHz ( period = 23.858 ns )                    ; 273:inst42|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.551 ns               ;
; N/A                                     ; 42.01 MHz ( period = 23.803 ns )                    ; 273:inst43|18           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.324 ns               ;
; N/A                                     ; 42.01 MHz ( period = 23.802 ns )                    ; 273:inst43|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.529 ns               ;
; N/A                                     ; 42.02 MHz ( period = 23.796 ns )                    ; 273:inst43|18           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 42.05 MHz ( period = 23.780 ns )                    ; 273:inst42|15           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.343 ns               ;
; N/A                                     ; 42.06 MHz ( period = 23.773 ns )                    ; 273:inst42|15           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.341 ns               ;
; N/A                                     ; 42.07 MHz ( period = 23.768 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 42.09 MHz ( period = 23.760 ns )                    ; 273:inst42|18           ; 273:inst43|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.290 ns               ;
; N/A                                     ; 42.09 MHz ( period = 23.760 ns )                    ; 273:inst42|18           ; 273:inst42|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.285 ns               ;
; N/A                                     ; 42.09 MHz ( period = 23.759 ns )                    ; 273:inst43|19           ; 273:IR|18                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.535 ns               ;
; N/A                                     ; 42.10 MHz ( period = 23.755 ns )                    ; 273:inst43|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.444 ns               ;
; N/A                                     ; 42.10 MHz ( period = 23.752 ns )                    ; 273:inst42|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.483 ns               ;
; N/A                                     ; 42.15 MHz ( period = 23.724 ns )                    ; 273:inst43|19           ; 273:IR|19                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.500 ns               ;
; N/A                                     ; 42.20 MHz ( period = 23.694 ns )                    ; 273:inst42|14           ; 273:IR|13                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.550 ns               ;
; N/A                                     ; 42.25 MHz ( period = 23.670 ns )                    ; 273:inst43|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.397 ns               ;
; N/A                                     ; 42.25 MHz ( period = 23.666 ns )                    ; 273:inst42|15           ; reg_3:inst6|273:reg1|13                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 14.517 ns               ;
; N/A                                     ; 42.28 MHz ( period = 23.653 ns )                    ; 273:inst43|18           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.467 ns               ;
; N/A                                     ; 42.30 MHz ( period = 23.641 ns )                    ; 273:inst43|17           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.162 ns               ;
; N/A                                     ; 42.31 MHz ( period = 23.634 ns )                    ; 273:inst43|13           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.155 ns               ;
; N/A                                     ; 42.31 MHz ( period = 23.634 ns )                    ; 273:inst43|17           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.160 ns               ;
; N/A                                     ; 42.32 MHz ( period = 23.628 ns )                    ; 273:inst43|13           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.154 ns               ;
; N/A                                     ; 42.33 MHz ( period = 23.625 ns )                    ; 273:inst42|17           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.150 ns               ;
; N/A                                     ; 42.33 MHz ( period = 23.623 ns )                    ; 273:inst42|19           ; 273:inst43|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.153 ns               ;
; N/A                                     ; 42.33 MHz ( period = 23.623 ns )                    ; 273:inst42|19           ; 273:inst42|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 42.34 MHz ( period = 23.618 ns )                    ; 273:inst42|17           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.148 ns               ;
; N/A                                     ; 42.40 MHz ( period = 23.583 ns )                    ; 273:inst43|18           ; 273:IR|18                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.359 ns               ;
; N/A                                     ; 42.41 MHz ( period = 23.579 ns )                    ; 273:inst43|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.268 ns               ;
; N/A                                     ; 42.44 MHz ( period = 23.564 ns )                    ; 273:inst43|13           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.085 ns               ;
; N/A                                     ; 42.44 MHz ( period = 23.562 ns )                    ; 273:inst43|13           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.088 ns               ;
; N/A                                     ; 42.45 MHz ( period = 23.557 ns )                    ; reg_3:inst6|273:reg1|15 ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 42.46 MHz ( period = 23.551 ns )                    ; reg_3:inst6|273:reg1|15 ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 42.47 MHz ( period = 23.548 ns )                    ; 273:inst43|18           ; 273:IR|19                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.324 ns               ;
; N/A                                     ; 42.47 MHz ( period = 23.547 ns )                    ; 273:inst42|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 42.49 MHz ( period = 23.535 ns )                    ; 273:inst42|18           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.060 ns               ;
; N/A                                     ; 42.50 MHz ( period = 23.528 ns )                    ; 273:inst42|18           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 12.058 ns               ;
; N/A                                     ; 42.53 MHz ( period = 23.515 ns )                    ; 273:inst43|16           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 42.60 MHz ( period = 23.475 ns )                    ; 273:inst42|17           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 42.62 MHz ( period = 23.465 ns )                    ; 273:inst42|14           ; 273:inst42|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.990 ns               ;
; N/A                                     ; 42.62 MHz ( period = 23.464 ns )                    ; 273:inst42|14           ; 273:IR|14                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.320 ns               ;
; N/A                                     ; 42.63 MHz ( period = 23.455 ns )                    ; 273:inst42|14           ; 273:inst43|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.985 ns               ;
; N/A                                     ; 42.64 MHz ( period = 23.451 ns )                    ; 273:inst43|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 42.65 MHz ( period = 23.448 ns )                    ; 273:inst42|12           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 42.65 MHz ( period = 23.448 ns )                    ; 273:inst42|15           ; 273:IR|16                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 42.67 MHz ( period = 23.437 ns )                    ; 273:inst43|15           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.996 ns               ;
; N/A                                     ; 42.67 MHz ( period = 23.436 ns )                    ; 273:inst42|12           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 42.67 MHz ( period = 23.434 ns )                    ; 273:inst42|16           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.127 ns               ;
; N/A                                     ; 42.67 MHz ( period = 23.433 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 42.68 MHz ( period = 23.430 ns )                    ; 273:inst43|15           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.994 ns               ;
; N/A                                     ; 42.71 MHz ( period = 23.413 ns )                    ; 273:inst43|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 42.76 MHz ( period = 23.385 ns )                    ; 273:inst42|18           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.203 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.367 ns )                    ; 273:inst43|19           ; 273:inst43|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.893 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.367 ns )                    ; 273:inst43|19           ; 273:inst42|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.364 ns )                    ; 273:inst42|15           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.095 ns               ;
; N/A                                     ; 42.82 MHz ( period = 23.352 ns )                    ; 273:inst43|12           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.873 ns               ;
; N/A                                     ; 42.84 MHz ( period = 23.340 ns )                    ; 273:inst43|12           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.866 ns               ;
; N/A                                     ; 42.90 MHz ( period = 23.311 ns )                    ; 273:inst42|14           ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.167 ns               ;
; N/A                                     ; 42.90 MHz ( period = 23.309 ns )                    ; 273:inst43|17           ; 273:IR|16                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.123 ns               ;
; N/A                                     ; 42.91 MHz ( period = 23.305 ns )                    ; 273:inst42|13           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.036 ns               ;
; N/A                                     ; 42.93 MHz ( period = 23.294 ns )                    ; 273:inst43|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.983 ns               ;
; N/A                                     ; 42.94 MHz ( period = 23.287 ns )                    ; 273:inst43|15           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.139 ns               ;
; N/A                                     ; 42.96 MHz ( period = 23.278 ns )                    ; 273:inst42|13           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.803 ns               ;
; N/A                                     ; 42.98 MHz ( period = 23.266 ns )                    ; 273:inst42|13           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.796 ns               ;
; N/A                                     ; 43.01 MHz ( period = 23.252 ns )                    ; 273:inst43|18           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.773 ns               ;
; N/A                                     ; 43.02 MHz ( period = 23.245 ns )                    ; 273:inst43|18           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.771 ns               ;
; N/A                                     ; 43.04 MHz ( period = 23.236 ns )                    ; 273:inst43|13           ; 273:IR|13                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 12.088 ns               ;
; N/A                                     ; 43.06 MHz ( period = 23.225 ns )                    ; 273:inst43|17           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 43.08 MHz ( period = 23.211 ns )                    ; 273:inst42|18           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.904 ns               ;
; N/A                                     ; 43.09 MHz ( period = 23.206 ns )                    ; 273:inst42|15           ; reg_3:inst6|273:reg0|13                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 14.594 ns               ;
; N/A                                     ; 43.12 MHz ( period = 23.191 ns )                    ; 273:inst43|18           ; 273:inst43|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.717 ns               ;
; N/A                                     ; 43.12 MHz ( period = 23.191 ns )                    ; 273:inst43|18           ; 273:inst42|19                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.712 ns               ;
; N/A                                     ; 43.18 MHz ( period = 23.158 ns )                    ; 273:inst43|16           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 43.22 MHz ( period = 23.137 ns )                    ; 273:inst42|13           ; 273:inst42|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.662 ns               ;
; N/A                                     ; 43.23 MHz ( period = 23.131 ns )                    ; 273:inst42|13           ; 273:inst43|15                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.661 ns               ;
; N/A                                     ; 43.27 MHz ( period = 23.112 ns )                    ; 273:inst42|18           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.599 ns               ;
; N/A                                     ; 43.29 MHz ( period = 23.100 ns )                    ; 273:inst42|18           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.592 ns               ;
; N/A                                     ; 43.31 MHz ( period = 23.089 ns )                    ; 273:inst42|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.820 ns               ;
; N/A                                     ; 43.33 MHz ( period = 23.077 ns )                    ; 273:inst42|16           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.770 ns               ;
; N/A                                     ; 43.34 MHz ( period = 23.074 ns )                    ; 273:inst42|17           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.599 ns               ;
; N/A                                     ; 43.34 MHz ( period = 23.074 ns )                    ; 273:inst42|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.767 ns               ;
; N/A                                     ; 43.35 MHz ( period = 23.067 ns )                    ; 273:inst42|13           ; 273:inst42|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.592 ns               ;
; N/A                                     ; 43.35 MHz ( period = 23.067 ns )                    ; 273:inst42|17           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.597 ns               ;
; N/A                                     ; 43.36 MHz ( period = 23.065 ns )                    ; 273:inst42|13           ; 273:inst43|13                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.595 ns               ;
; N/A                                     ; 43.37 MHz ( period = 23.056 ns )                    ; 273:inst43|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.783 ns               ;
; N/A                                     ; 43.45 MHz ( period = 23.017 ns )                    ; 273:inst43|13           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 43.46 MHz ( period = 23.009 ns )                    ; 273:inst43|15           ; reg_3:inst6|273:reg1|15                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 13.856 ns               ;
; N/A                                     ; 43.47 MHz ( period = 23.007 ns )                    ; 273:inst43|13           ; 273:inst42|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 43.47 MHz ( period = 23.006 ns )                    ; 273:inst43|13           ; 273:IR|14                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.858 ns               ;
; N/A                                     ; 43.47 MHz ( period = 23.005 ns )                    ; 273:inst43|13           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 43.48 MHz ( period = 22.997 ns )                    ; 273:inst43|13           ; 273:inst43|14                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.523 ns               ;
; N/A                                     ; 43.49 MHz ( period = 22.993 ns )                    ; 273:inst43|12           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.720 ns               ;
; N/A                                     ; 43.51 MHz ( period = 22.984 ns )                    ; 273:inst42|18           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.509 ns               ;
; N/A                                     ; 43.52 MHz ( period = 22.977 ns )                    ; 273:inst42|18           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 43.53 MHz ( period = 22.975 ns )                    ; 273:inst42|19           ; 273:inst42|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 43.55 MHz ( period = 22.963 ns )                    ; 273:inst42|19           ; 273:inst43|12                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.455 ns               ;
; N/A                                     ; 43.62 MHz ( period = 22.925 ns )                    ; 273:inst43|16           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.446 ns               ;
; N/A                                     ; 43.63 MHz ( period = 22.920 ns )                    ; 273:inst43|18           ; 273:IR|16                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.734 ns               ;
; N/A                                     ; 43.63 MHz ( period = 22.918 ns )                    ; 273:inst43|16           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.444 ns               ;
; N/A                                     ; 43.69 MHz ( period = 22.886 ns )                    ; 273:inst43|15           ; 273:inst42|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.445 ns               ;
; N/A                                     ; 43.71 MHz ( period = 22.879 ns )                    ; 273:inst43|15           ; 273:inst43|16                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.443 ns               ;
; N/A                                     ; 43.76 MHz ( period = 22.853 ns )                    ; 273:inst43|13           ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.705 ns               ;
; N/A                                     ; 43.78 MHz ( period = 22.844 ns )                    ; 273:inst42|16           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.369 ns               ;
; N/A                                     ; 43.79 MHz ( period = 22.837 ns )                    ; 273:inst42|16           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.367 ns               ;
; N/A                                     ; 43.80 MHz ( period = 22.833 ns )                    ; 273:inst42|14           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.564 ns               ;
; N/A                                     ; 43.82 MHz ( period = 22.823 ns )                    ; 273:inst43|14           ; 273:inst42|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.382 ns               ;
; N/A                                     ; 43.83 MHz ( period = 22.818 ns )                    ; 273:inst43|19           ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1       ; CLK1     ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 43.83 MHz ( period = 22.816 ns )                    ; 273:inst43|14           ; 273:inst43|17                                                                                                             ; CLK1       ; CLK1     ; None                        ; None                      ; 11.380 ns               ;
; N/A                                     ; 43.85 MHz ( period = 22.807 ns )                    ; reg_3:inst6|273:reg0|15 ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1       ; CLK1     ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.776 ns )                    ; reg_3:inst6|273:reg1|15 ; 273:IR|15                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 6.990 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.775 ns )                    ; 273:inst43|16           ; 273:IR|17                                                                                                                 ; CLK1       ; CLK1     ; None                        ; None                      ; 11.589 ns               ;
; N/A                                     ; 43.91 MHz ( period = 22.772 ns )                    ; 273:inst43|15           ; reg_3:inst6|273:reg1|13                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 13.619 ns               ;
; N/A                                     ; 43.91 MHz ( period = 22.772 ns )                    ; 273:inst42|15           ; reg_3:inst6|273:reg1|14                                                                                                   ; CLK1       ; CLK1     ; None                        ; None                      ; 13.623 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+---------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK1'                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                   ; To                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.925 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg1|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg0|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg1|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg0|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|18                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|18                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.991 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.107 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.168 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg1|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg1|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg0|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.269 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; 273:addressreg|15                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; 273:addressreg|13                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; 273:addressreg|12                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|18                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; 273:addressreg|17                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; 273:addressreg|14                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg1|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.353 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg0|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg1|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; 273:addressreg|16                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 1.738 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; 273:outputdevice|14                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg2|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg2|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|14                                                                ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|13                                                                ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; 273:outputdevice|14                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|14                                                                ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|12                                                                ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg1|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|13                                                                ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; 273:addressreg|14                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 5.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg2|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|14                                                                ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; 273:addressreg|18                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|13                                                                ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg1|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg1|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; 273:outputdevice|16                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.324 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; 273:outputdevice|12                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|13                                                                ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; 273:outputdevice|16                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg2|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|14                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg2|17                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; 273:addressreg|16                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; 273:addressreg|14                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg2|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.456 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|12                                                                ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg1|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; 273:addressreg|16                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 3.062 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.576 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|13                                                                ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; 273:outputdevice|12                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 3.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg2|17                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|13                                                                ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg0|17                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.313 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; 273:addressreg|12                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 3.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|14                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[4] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg1|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[5] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[3] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg0|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg0|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; reg_3:inst6|273:reg0|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|16                                                                          ; reg_3:inst6|273:reg1|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|12                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg1|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg1|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|19                                                                          ; 273:addressreg|19                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|14                                                                ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|13                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|15                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg0|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|17                                                                          ; reg_3:inst6|273:reg0|17                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg0|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|18                                                                ; reg_3:inst6|273:reg2|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 3.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|19                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|18                                                                          ; reg_3:inst6|273:reg2|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[7] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[6] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[2] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[1] ; CLK1       ; CLK1     ; None                       ; None                       ; 1.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; reg_3:inst6|273:reg0|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg0|12                                                                ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|18                                                                          ; reg_3:inst6|273:reg2|16                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg2|13                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|18                                                                          ; reg_3:inst6|273:reg0|15                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; reg_3:inst6|273:reg2|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|13                                                                          ; 273:addressreg|12                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 3.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg1|19                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst42|15                                                                          ; 273:outputdevice|14                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_3:inst6|273:reg1|14                                                                ; reg_3:inst6|273:reg1|14                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 4.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|17                                                                          ; reg_3:inst6|273:reg1|12                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|12                                                                          ; reg_3:inst6|273:reg1|18                                                                ; CLK1       ; CLK1     ; None                       ; None                       ; 6.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; 273:inst43|16                                                                          ; 273:outputdevice|14                                                                    ; CLK1       ; CLK1     ; None                       ; None                       ; 4.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter0:inst7|lpm_counter:lpm_counter_component|cntr_7qi:auto_generated|safe_q[0] ; 273:addressreg|19                                                                      ; CLK1       ; CLK1     ; None                       ; None                       ; 2.902 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                    ;                                                                                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                              ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                                                                                                                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 3.429 ns   ; d0[7] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1     ;
; N/A   ; None         ; 2.486 ns   ; d0[3] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1     ;
; N/A   ; None         ; 2.393 ns   ; d0[7] ; 273:inst42|12                                                                                                             ; CLK1     ;
; N/A   ; None         ; 2.381 ns   ; d0[7] ; 273:inst43|12                                                                                                             ; CLK1     ;
; N/A   ; None         ; 1.981 ns   ; d0[6] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1     ;
; N/A   ; None         ; 1.926 ns   ; d0[0] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1     ;
; N/A   ; None         ; 1.702 ns   ; d0[3] ; 273:inst42|16                                                                                                             ; CLK1     ;
; N/A   ; None         ; 1.695 ns   ; d0[3] ; 273:inst43|16                                                                                                             ; CLK1     ;
; N/A   ; None         ; 1.627 ns   ; d0[1] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1     ;
; N/A   ; None         ; 1.535 ns   ; d0[4] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1     ;
; N/A   ; None         ; 1.370 ns   ; d0[3] ; 273:IR|16                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 1.278 ns   ; d0[2] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1     ;
; N/A   ; None         ; 1.231 ns   ; d0[7] ; 273:IR|12                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 1.085 ns   ; d0[5] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1     ;
; N/A   ; None         ; 0.920 ns   ; d0[4] ; 273:inst42|15                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.914 ns   ; d0[4] ; 273:inst43|15                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.838 ns   ; d0[6] ; 273:inst42|13                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.836 ns   ; d0[6] ; 273:inst43|13                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.688 ns   ; d0[2] ; 273:inst42|17                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.681 ns   ; d0[2] ; 273:inst43|17                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.538 ns   ; d0[2] ; 273:IR|17                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.510 ns   ; d0[6] ; 273:IR|13                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.414 ns   ; d0[0] ; 273:IR|19                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.371 ns   ; d0[1] ; 273:inst42|18                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.369 ns   ; d0[1] ; 273:inst43|18                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.290 ns   ; d0[5] ; 273:inst42|14                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.289 ns   ; d0[5] ; 273:IR|14                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.280 ns   ; d0[5] ; 273:inst43|14                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.139 ns   ; d0[4] ; 273:IR|15                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.081 ns   ; d0[1] ; 273:IR|18                                                                                                                 ; CLK1     ;
; N/A   ; None         ; 0.057 ns   ; d0[0] ; 273:inst43|19                                                                                                             ; CLK1     ;
; N/A   ; None         ; 0.057 ns   ; d0[0] ; 273:inst42|19                                                                                                             ; CLK1     ;
; N/A   ; None         ; -0.766 ns  ; d0[7] ; reg_3:inst6|273:reg0|12                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.059 ns  ; d0[3] ; reg_3:inst6|273:reg1|16                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.202 ns  ; d0[7] ; reg_3:inst6|273:reg1|12                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.269 ns  ; d0[2] ; reg_3:inst6|273:reg1|17                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.357 ns  ; d0[4] ; reg_3:inst6|273:reg1|15                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.502 ns  ; d0[3] ; reg_3:inst6|273:reg0|16                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.606 ns  ; d0[6] ; reg_3:inst6|273:reg1|13                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.618 ns  ; d0[0] ; reg_3:inst6|273:reg1|19                                                                                                   ; CLK1     ;
; N/A   ; None         ; -1.951 ns  ; d0[1] ; reg_3:inst6|273:reg1|18                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.066 ns  ; d0[6] ; reg_3:inst6|273:reg0|13                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.170 ns  ; d0[2] ; reg_3:inst6|273:reg0|17                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.400 ns  ; d0[0] ; reg_3:inst6|273:reg0|19                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.491 ns  ; d0[5] ; reg_3:inst6|273:reg1|14                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.559 ns  ; d0[7] ; reg_3:inst6|273:reg2|12                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.789 ns  ; d0[1] ; reg_3:inst6|273:reg0|18                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.808 ns  ; d0[4] ; reg_3:inst6|273:reg0|15                                                                                                   ; CLK1     ;
; N/A   ; None         ; -2.932 ns  ; d0[5] ; reg_3:inst6|273:reg0|14                                                                                                   ; CLK1     ;
; N/A   ; None         ; -3.276 ns  ; d0[3] ; reg_3:inst6|273:reg2|16                                                                                                   ; CLK1     ;
; N/A   ; None         ; -3.738 ns  ; d0[4] ; reg_3:inst6|273:reg2|15                                                                                                   ; CLK1     ;
; N/A   ; None         ; -3.858 ns  ; d0[6] ; reg_3:inst6|273:reg2|13                                                                                                   ; CLK1     ;
; N/A   ; None         ; -3.941 ns  ; d0[2] ; reg_3:inst6|273:reg2|17                                                                                                   ; CLK1     ;
; N/A   ; None         ; -4.170 ns  ; d0[0] ; reg_3:inst6|273:reg2|19                                                                                                   ; CLK1     ;
; N/A   ; None         ; -4.580 ns  ; d0[1] ; reg_3:inst6|273:reg2|18                                                                                                   ; CLK1     ;
; N/A   ; None         ; -4.727 ns  ; d0[5] ; reg_3:inst6|273:reg2|14                                                                                                   ; CLK1     ;
; N/A   ; None         ; -7.505 ns  ; d0[3] ; 273:addressreg|16                                                                                                         ; CLK1     ;
; N/A   ; None         ; -7.626 ns  ; d0[7] ; 273:addressreg|12                                                                                                         ; CLK1     ;
; N/A   ; None         ; -8.035 ns  ; d0[6] ; 273:addressreg|13                                                                                                         ; CLK1     ;
; N/A   ; None         ; -8.804 ns  ; d0[4] ; 273:addressreg|15                                                                                                         ; CLK1     ;
; N/A   ; None         ; -8.839 ns  ; d0[0] ; 273:addressreg|19                                                                                                         ; CLK1     ;
; N/A   ; None         ; -8.885 ns  ; d0[1] ; 273:addressreg|18                                                                                                         ; CLK1     ;
; N/A   ; None         ; -8.907 ns  ; d0[5] ; 273:addressreg|14                                                                                                         ; CLK1     ;
; N/A   ; None         ; -9.059 ns  ; d0[2] ; 273:addressreg|17                                                                                                         ; CLK1     ;
; N/A   ; None         ; -11.574 ns ; d0[3] ; 273:outputdevice|16                                                                                                       ; CLK1     ;
; N/A   ; None         ; -11.885 ns ; d0[7] ; 273:outputdevice|12                                                                                                       ; CLK1     ;
; N/A   ; None         ; -12.094 ns ; d0[6] ; 273:outputdevice|13                                                                                                       ; CLK1     ;
; N/A   ; None         ; -12.265 ns ; d0[4] ; 273:outputdevice|15                                                                                                       ; CLK1     ;
; N/A   ; None         ; -12.423 ns ; d0[0] ; 273:outputdevice|19                                                                                                       ; CLK1     ;
; N/A   ; None         ; -12.444 ns ; d0[1] ; 273:outputdevice|18                                                                                                       ; CLK1     ;
; N/A   ; None         ; -13.153 ns ; d0[5] ; 273:outputdevice|14                                                                                                       ; CLK1     ;
; N/A   ; None         ; -13.551 ns ; d0[2] ; 273:outputdevice|17                                                                                                       ; CLK1     ;
+-------+--------------+------------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                          ; To     ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A                                     ; None                                                ; 38.367 ns  ; 273:inst42|15                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 38.152 ns  ; 273:inst42|15                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 38.123 ns  ; 273:inst42|15                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 37.473 ns  ; 273:inst43|15                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 37.258 ns  ; 273:inst43|15                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 37.229 ns  ; 273:inst43|15                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.859 ns  ; 273:inst43|14                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.766 ns  ; 273:inst42|18                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.644 ns  ; 273:inst43|14                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.629 ns  ; 273:inst42|19                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.615 ns  ; 273:inst43|14                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.450 ns  ; 273:inst42|18                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.373 ns  ; 273:inst43|19                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.313 ns  ; 273:inst42|19                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.279 ns  ; 273:inst42|14                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.197 ns  ; 273:inst43|18                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.064 ns  ; 273:inst42|14                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.057 ns  ; 273:inst43|19                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 36.035 ns  ; 273:inst42|14                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.881 ns  ; 273:inst43|18                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.821 ns  ; 273:inst43|13                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.606 ns  ; 273:inst43|13                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.577 ns  ; 273:inst43|13                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.484 ns  ; 273:inst42|15                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.345 ns  ; 273:inst43|17                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.324 ns  ; 273:inst42|13                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.274 ns  ; 273:inst42|15                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.135 ns  ; 273:inst43|17                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.109 ns  ; 273:inst42|13                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 35.080 ns  ; 273:inst42|13                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.956 ns  ; 273:inst43|18                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.778 ns  ; 273:inst42|17                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.746 ns  ; 273:inst43|18                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.688 ns  ; 273:inst42|18                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.661 ns  ; 273:inst42|12                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.590 ns  ; 273:inst43|15                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.568 ns  ; 273:inst42|17                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.565 ns  ; 273:inst43|12                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.501 ns  ; 273:inst42|15                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.478 ns  ; 273:inst42|18                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.446 ns  ; 273:inst42|12                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.417 ns  ; 273:inst42|12                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.380 ns  ; 273:inst43|15                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.362 ns  ; 273:inst43|17                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.350 ns  ; 273:inst43|12                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.325 ns  ; 273:inst42|18                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.321 ns  ; 273:inst43|12                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.188 ns  ; 273:inst42|19                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.185 ns  ; 273:inst42|15                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.110 ns  ; 273:inst42|18                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.081 ns  ; 273:inst42|18                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.078 ns  ; 273:inst43|16                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 34.046 ns  ; 273:inst43|17                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.997 ns  ; 273:inst42|16                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.976 ns  ; 273:inst43|14                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.973 ns  ; 273:inst42|19                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.955 ns  ; 273:inst42|12                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.944 ns  ; 273:inst42|19                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.932 ns  ; 273:inst43|19                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.868 ns  ; 273:inst43|16                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.859 ns  ; 273:inst43|12                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.795 ns  ; 273:inst42|17                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.787 ns  ; 273:inst42|16                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.785 ns  ; 273:inst42|13                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.766 ns  ; 273:inst43|14                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.756 ns  ; 273:inst43|18                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.717 ns  ; 273:inst43|19                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.688 ns  ; 273:inst43|19                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.619 ns  ; 273:inst42|18                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.607 ns  ; 273:inst43|15                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.541 ns  ; 273:inst43|18                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.524 ns  ; 273:inst43|13                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.512 ns  ; 273:inst43|18                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.482 ns  ; 273:inst42|19                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.479 ns  ; 273:inst42|17                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.396 ns  ; 273:inst42|14                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.291 ns  ; 273:inst43|15                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.226 ns  ; 273:inst43|19                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.186 ns  ; 273:inst42|14                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.095 ns  ; 273:inst43|16                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.050 ns  ; 273:inst43|18                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 33.014 ns  ; 273:inst42|16                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.993 ns  ; 273:inst43|14                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.938 ns  ; 273:inst43|13                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.779 ns  ; 273:inst43|16                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.728 ns  ; 273:inst43|13                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.698 ns  ; 273:inst42|16                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.677 ns  ; 273:inst43|14                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.441 ns  ; 273:inst42|13                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.413 ns  ; 273:inst42|14                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.231 ns  ; 273:inst42|13                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.097 ns  ; 273:inst42|14                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 32.072 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.955 ns  ; 273:inst43|13                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.921 ns  ; 273:inst43|17                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.857 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.828 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.778 ns  ; 273:inst42|12                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.706 ns  ; 273:inst43|17                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.682 ns  ; 273:inst43|12                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.677 ns  ; 273:inst43|17                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.639 ns  ; 273:inst43|13                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.568 ns  ; 273:inst42|12                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.472 ns  ; 273:inst43|12                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.458 ns  ; 273:inst42|13                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.354 ns  ; 273:inst42|17                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.354 ns  ; 273:inst42|15                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.305 ns  ; 273:inst42|19                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.215 ns  ; 273:inst43|17                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.142 ns  ; 273:inst42|13                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.139 ns  ; 273:inst42|17                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.110 ns  ; 273:inst42|17                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.095 ns  ; 273:inst42|19                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 31.049 ns  ; 273:inst43|19                                                                                                 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.839 ns  ; 273:inst43|19                                                                                                 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.795 ns  ; 273:inst42|12                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.699 ns  ; 273:inst43|12                                                                                                 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.654 ns  ; 273:inst43|16                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.648 ns  ; 273:inst42|17                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.633 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[0]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.573 ns  ; 273:inst42|16                                                                                                 ; d1[5]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.479 ns  ; 273:inst42|12                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.460 ns  ; 273:inst43|15                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.439 ns  ; 273:inst43|16                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.410 ns  ; 273:inst43|16                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.383 ns  ; 273:inst43|12                                                                                                 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.358 ns  ; 273:inst42|16                                                                                                 ; d1[4]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.329 ns  ; 273:inst42|16                                                                                                 ; d1[6]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 30.317 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[1]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.948 ns  ; 273:inst43|16                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.867 ns  ; 273:inst42|16                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.846 ns  ; 273:inst43|14                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.607 ns  ; 273:outputdevice|16                                                                                           ; led[3] ; CLK1       ;
; N/A                                     ; None                                                ; 29.581 ns  ; 273:outputdevice|15                                                                                           ; led[4] ; CLK1       ;
; N/A                                     ; None                                                ; 29.555 ns  ; 273:outputdevice|17                                                                                           ; led[2] ; CLK1       ;
; N/A                                     ; None                                                ; 29.266 ns  ; 273:inst42|14                                                                                                 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.221 ns  ; 273:outputdevice|12                                                                                           ; led[7] ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.189 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[3]  ; CLK1       ;
; N/A                                     ; None                                                ; 29.174 ns  ; 273:outputdevice|13                                                                                           ; led[6] ; CLK1       ;
; N/A                                     ; None                                                ; 29.127 ns  ; 273:outputdevice|14                                                                                           ; led[5] ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.979 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[2]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.745 ns  ; 273:outputdevice|19                                                                                           ; led[0] ; CLK1       ;
; N/A                                     ; None                                                ; 28.739 ns  ; 273:outputdevice|18                                                                                           ; led[1] ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 28.544 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; d1[7]  ; CLK1       ;
; N/A                                     ; None                                                ; 27.335 ns  ; 273:IR|17                                                                                                     ; I[2]   ; CLK1       ;
; N/A                                     ; None                                                ; 27.236 ns  ; 273:IR|12                                                                                                     ; I[7]   ; CLK1       ;
; N/A                                     ; None                                                ; 27.224 ns  ; 273:IR|14                                                                                                     ; I[5]   ; CLK1       ;
; N/A                                     ; None                                                ; 27.220 ns  ; 273:IR|13                                                                                                     ; I[6]   ; CLK1       ;
; N/A                                     ; None                                                ; 26.773 ns  ; 273:IR|15                                                                                                     ; I[4]   ; CLK1       ;
; N/A                                     ; None                                                ; 26.558 ns  ; 273:IR|16                                                                                                     ; I[3]   ; CLK1       ;
; N/A                                     ; None                                                ; 26.516 ns  ; 273:IR|18                                                                                                     ; I[1]   ; CLK1       ;
; N/A                                     ; None                                                ; 26.514 ns  ; 273:IR|19                                                                                                     ; I[0]   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 26.434 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; LOAD   ; CLK1       ;
; N/A                                     ; None                                                ; 23.862 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; RAM_B  ; CLK1       ;
; N/A                                     ; None                                                ; 23.862 ns  ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; RAM_B  ; CLK1       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                               ;        ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 12.932 ns       ; d0[2] ; in[2] ;
; N/A   ; None              ; 12.637 ns       ; d0[0] ; in[0] ;
; N/A   ; None              ; 12.510 ns       ; d0[6] ; in[6] ;
; N/A   ; None              ; 12.280 ns       ; d0[4] ; in[4] ;
; N/A   ; None              ; 12.272 ns       ; d0[3] ; in[3] ;
; N/A   ; None              ; 11.836 ns       ; d0[7] ; in[7] ;
; N/A   ; None              ; 11.658 ns       ; d0[5] ; in[5] ;
; N/A   ; None              ; 10.265 ns       ; d0[1] ; in[1] ;
+-------+-------------------+-----------------+-------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                                                                                                                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 16.242 ns ; d0[5] ; reg_3:inst6|273:reg2|14                                                                                                   ; CLK1     ;
; N/A           ; None        ; 16.095 ns ; d0[1] ; reg_3:inst6|273:reg2|18                                                                                                   ; CLK1     ;
; N/A           ; None        ; 16.073 ns ; d0[5] ; reg_3:inst6|273:reg1|14                                                                                                   ; CLK1     ;
; N/A           ; None        ; 16.016 ns ; d0[5] ; reg_3:inst6|273:reg0|14                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.892 ns ; d0[4] ; reg_3:inst6|273:reg0|15                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.873 ns ; d0[1] ; reg_3:inst6|273:reg0|18                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.685 ns ; d0[0] ; reg_3:inst6|273:reg2|19                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.533 ns ; d0[1] ; reg_3:inst6|273:reg1|18                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.484 ns ; d0[0] ; reg_3:inst6|273:reg0|19                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.456 ns ; d0[2] ; reg_3:inst6|273:reg2|17                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.373 ns ; d0[6] ; reg_3:inst6|273:reg2|13                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.254 ns ; d0[2] ; reg_3:inst6|273:reg0|17                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.253 ns ; d0[4] ; reg_3:inst6|273:reg2|15                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.200 ns ; d0[0] ; reg_3:inst6|273:reg1|19                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.188 ns ; d0[6] ; reg_3:inst6|273:reg1|13                                                                                                   ; CLK1     ;
; N/A           ; None        ; 15.150 ns ; d0[6] ; reg_3:inst6|273:reg0|13                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.939 ns ; d0[4] ; reg_3:inst6|273:reg1|15                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.851 ns ; d0[2] ; reg_3:inst6|273:reg1|17                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.791 ns ; d0[3] ; reg_3:inst6|273:reg2|16                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.784 ns ; d0[7] ; reg_3:inst6|273:reg1|12                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.647 ns ; d0[2] ; 273:outputdevice|17                                                                                                       ; CLK1     ;
; N/A           ; None        ; 14.641 ns ; d0[3] ; reg_3:inst6|273:reg1|16                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.586 ns ; d0[3] ; reg_3:inst6|273:reg0|16                                                                                                   ; CLK1     ;
; N/A           ; None        ; 14.249 ns ; d0[5] ; 273:outputdevice|14                                                                                                       ; CLK1     ;
; N/A           ; None        ; 14.079 ns ; d0[2] ; 273:addressreg|17                                                                                                         ; CLK1     ;
; N/A           ; None        ; 14.074 ns ; d0[7] ; reg_3:inst6|273:reg2|12                                                                                                   ; CLK1     ;
; N/A           ; None        ; 13.927 ns ; d0[5] ; 273:addressreg|14                                                                                                         ; CLK1     ;
; N/A           ; None        ; 13.905 ns ; d0[1] ; 273:addressreg|18                                                                                                         ; CLK1     ;
; N/A           ; None        ; 13.859 ns ; d0[0] ; 273:addressreg|19                                                                                                         ; CLK1     ;
; N/A           ; None        ; 13.850 ns ; d0[7] ; reg_3:inst6|273:reg0|12                                                                                                   ; CLK1     ;
; N/A           ; None        ; 13.824 ns ; d0[4] ; 273:addressreg|15                                                                                                         ; CLK1     ;
; N/A           ; None        ; 13.540 ns ; d0[1] ; 273:outputdevice|18                                                                                                       ; CLK1     ;
; N/A           ; None        ; 13.519 ns ; d0[0] ; 273:outputdevice|19                                                                                                       ; CLK1     ;
; N/A           ; None        ; 13.361 ns ; d0[4] ; 273:outputdevice|15                                                                                                       ; CLK1     ;
; N/A           ; None        ; 13.190 ns ; d0[6] ; 273:outputdevice|13                                                                                                       ; CLK1     ;
; N/A           ; None        ; 13.055 ns ; d0[6] ; 273:addressreg|13                                                                                                         ; CLK1     ;
; N/A           ; None        ; 12.981 ns ; d0[7] ; 273:outputdevice|12                                                                                                       ; CLK1     ;
; N/A           ; None        ; 12.670 ns ; d0[3] ; 273:outputdevice|16                                                                                                       ; CLK1     ;
; N/A           ; None        ; 12.646 ns ; d0[7] ; 273:addressreg|12                                                                                                         ; CLK1     ;
; N/A           ; None        ; 12.525 ns ; d0[3] ; 273:addressreg|16                                                                                                         ; CLK1     ;
; N/A           ; None        ; 11.209 ns ; d0[0] ; 273:inst42|19                                                                                                             ; CLK1     ;
; N/A           ; None        ; 11.208 ns ; d0[0] ; 273:inst43|19                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.985 ns ; d0[5] ; 273:inst43|14                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.976 ns ; d0[5] ; 273:inst42|14                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.896 ns ; d0[1] ; 273:inst43|18                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.895 ns ; d0[1] ; 273:inst42|18                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.763 ns ; d0[1] ; 273:IR|18                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 10.705 ns ; d0[4] ; 273:IR|15                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 10.584 ns ; d0[2] ; 273:inst43|17                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.578 ns ; d0[2] ; 273:inst42|17                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.555 ns ; d0[5] ; 273:IR|14                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 10.430 ns ; d0[0] ; 273:IR|19                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 10.429 ns ; d0[6] ; 273:inst43|13                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.428 ns ; d0[6] ; 273:inst42|13                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.351 ns ; d0[4] ; 273:inst43|15                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.346 ns ; d0[4] ; 273:inst42|15                                                                                                             ; CLK1     ;
; N/A           ; None        ; 10.334 ns ; d0[6] ; 273:IR|13                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 10.306 ns ; d0[2] ; 273:IR|17                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 9.613 ns  ; d0[7] ; 273:IR|12                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 9.570 ns  ; d0[3] ; 273:inst43|16                                                                                                             ; CLK1     ;
; N/A           ; None        ; 9.564 ns  ; d0[3] ; 273:inst42|16                                                                                                             ; CLK1     ;
; N/A           ; None        ; 9.474 ns  ; d0[3] ; 273:IR|16                                                                                                                 ; CLK1     ;
; N/A           ; None        ; 8.884 ns  ; d0[7] ; 273:inst43|12                                                                                                             ; CLK1     ;
; N/A           ; None        ; 8.873 ns  ; d0[7] ; 273:inst42|12                                                                                                             ; CLK1     ;
; N/A           ; None        ; -0.937 ns ; d0[5] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg2 ; CLK1     ;
; N/A           ; None        ; -1.130 ns ; d0[2] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg5 ; CLK1     ;
; N/A           ; None        ; -1.387 ns ; d0[4] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg3 ; CLK1     ;
; N/A           ; None        ; -1.479 ns ; d0[1] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg7 ; CLK1     ;
; N/A           ; None        ; -1.778 ns ; d0[0] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg6 ; CLK1     ;
; N/A           ; None        ; -1.833 ns ; d0[6] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1 ; CLK1     ;
; N/A           ; None        ; -2.338 ns ; d0[3] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg4 ; CLK1     ;
; N/A           ; None        ; -3.281 ns ; d0[7] ; lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0 ; CLK1     ;
+---------------+-------------+-----------+-------+---------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum tco                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------+----------+------------+
; Minimum Slack                           ; Required Min tco                                    ; Actual Min tco ; From                                                                                                          ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 14.275 ns      ; uARRegisters:inst9|inst42                                                                                     ; uaddr[3] ; CLK1       ;
; N/A                                     ; None                                                ; 14.306 ns      ; uARRegisters:inst9|inst41                                                                                     ; uaddr[2] ; CLK1       ;
; N/A                                     ; None                                                ; 14.346 ns      ; uARRegisters:inst9|inst40                                                                                     ; uaddr[1] ; CLK1       ;
; N/A                                     ; None                                                ; 14.624 ns      ; uARRegisters:inst9|inst43                                                                                     ; uaddr[4] ; CLK1       ;
; N/A                                     ; None                                                ; 15.077 ns      ; uARRegisters:inst9|inst45                                                                                     ; uaddr[6] ; CLK1       ;
; N/A                                     ; None                                                ; 15.117 ns      ; uARRegisters:inst9|inst44                                                                                     ; uaddr[5] ; CLK1       ;
; N/A                                     ; None                                                ; 15.722 ns      ; 273:IR|19                                                                                                     ; I[0]     ; CLK1       ;
; N/A                                     ; None                                                ; 15.724 ns      ; 273:IR|18                                                                                                     ; I[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 15.766 ns      ; 273:IR|16                                                                                                     ; I[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 15.981 ns      ; 273:IR|15                                                                                                     ; I[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 16.341 ns      ; 273:inst43|13                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 16.428 ns      ; 273:IR|13                                                                                                     ; I[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 16.432 ns      ; 273:IR|14                                                                                                     ; I[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 16.444 ns      ; 273:IR|12                                                                                                     ; I[7]     ; CLK1       ;
; N/A                                     ; None                                                ; 16.517 ns      ; 273:inst42|16                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 16.543 ns      ; 273:IR|17                                                                                                     ; I[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 16.601 ns      ; 273:inst42|13                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 16.623 ns      ; 273:inst43|16                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.306 ns      ; 273:inst42|13                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.311 ns      ; 273:inst43|14                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.366 ns      ; 273:inst43|14                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.371 ns      ; 273:inst43|12                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.543 ns      ; 273:inst43|13                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.552 ns      ; 273:inst43|18                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.563 ns      ; 273:inst42|14                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.565 ns      ; 273:inst43|14                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.614 ns      ; 273:inst43|17                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.618 ns      ; 273:inst42|14                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.625 ns      ; 273:inst42|12                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.651 ns      ; 273:inst43|17                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.711 ns      ; 273:inst42|18                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.757 ns      ; 273:inst43|16                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.791 ns      ; 273:inst42|17                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.817 ns      ; 273:inst42|14                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.817 ns      ; 273:inst43|19                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 17.828 ns      ; 273:inst42|17                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.027 ns      ; 273:inst42|15                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.072 ns      ; 273:inst42|19                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.214 ns      ; 273:inst42|16                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.214 ns      ; 273:inst42|15                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.219 ns      ; 273:inst43|16                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.248 ns      ; 273:inst43|16                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.263 ns      ; 273:inst42|12                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.281 ns      ; 273:inst42|15                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.427 ns      ; 273:inst42|15                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.463 ns      ; 273:inst43|16                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.498 ns      ; 273:inst43|15                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.579 ns      ; 273:inst42|12                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.609 ns      ; 273:inst43|15                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.626 ns      ; 273:inst43|19                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.676 ns      ; 273:inst42|16                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.705 ns      ; 273:inst42|16                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.714 ns      ; 273:inst43|15                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.729 ns      ; 273:inst42|18                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.780 ns      ; 273:inst43|17                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.835 ns      ; 273:inst43|13                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.863 ns      ; 273:inst43|15                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.881 ns      ; 273:inst42|19                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.920 ns      ; 273:inst42|16                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.939 ns      ; 273:inst42|18                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 18.998 ns      ; 273:inst43|18                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.011 ns      ; 273:inst43|12                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.039 ns      ; 273:inst42|17                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.095 ns      ; 273:inst42|13                                                                                                 ; d1[1]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.151 ns      ; 273:inst43|13                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.208 ns      ; 273:inst43|18                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.242 ns      ; 273:inst43|17                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.271 ns      ; 273:inst43|17                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.321 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[2]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.327 ns      ; 273:inst43|12                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.330 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[20]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.332 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[5]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.344 ns      ; 273:inst42|18                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.346 ns      ; 273:inst42|19                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.352 ns      ; 273:inst42|12                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.411 ns      ; 273:inst42|13                                                                                                 ; d1[0]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.448 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[24]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.486 ns      ; 273:inst43|17                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.501 ns      ; 273:inst42|17                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.530 ns      ; 273:inst42|17                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.556 ns      ; 273:inst42|19                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.562 ns      ; 273:inst42|12                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.611 ns      ; 273:inst43|19                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.613 ns      ; 273:inst43|18                                                                                                 ; d1[7]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.626 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[6]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.649 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[14]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.678 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[10]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.683 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[19]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.745 ns      ; 273:inst42|17                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.766 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[1]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.771 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[3]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.806 ns      ; 273:inst42|18                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.813 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[22]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.821 ns      ; 273:inst43|19                                                                                                 ; d1[3]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.835 ns      ; 273:inst42|18                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.920 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[4]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.924 ns      ; 273:inst43|13                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.957 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[12]    ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.976 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[8]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 19.980 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[9]     ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.026 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[23]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[11]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.050 ns      ; 273:inst42|18                                                                                                 ; d1[5]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.051 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0 ; M[21]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.075 ns      ; 273:inst43|18                                                                                                 ; d1[6]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.100 ns      ; 273:inst43|12                                                                                                 ; d1[2]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.104 ns      ; 273:inst43|18                                                                                                 ; d1[4]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.124 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5 ; M[18]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.124 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4 ; M[18]    ; CLK1       ;
; N/A                                     ; None                                                ; 20.124 ns      ; lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3 ; M[18]    ; CLK1       ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                ;                                                                                                               ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+----------------+---------------------------------------------------------------------------------------------------------------+----------+------------+


+---------------------------------------------------------------------+
; Minimum tpd                                                         ;
+---------------+-------------------+-----------------+-------+-------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+---------------+-------------------+-----------------+-------+-------+
; N/A           ; None              ; 10.252 ns       ; d0[1] ; in[1] ;
; N/A           ; None              ; 11.643 ns       ; d0[5] ; in[5] ;
; N/A           ; None              ; 11.823 ns       ; d0[7] ; in[7] ;
; N/A           ; None              ; 12.257 ns       ; d0[3] ; in[3] ;
; N/A           ; None              ; 12.265 ns       ; d0[4] ; in[4] ;
; N/A           ; None              ; 12.495 ns       ; d0[6] ; in[6] ;
; N/A           ; None              ; 12.622 ns       ; d0[0] ; in[0] ;
; N/A           ; None              ; 12.919 ns       ; d0[2] ; in[2] ;
+---------------+-------------------+-----------------+-------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Dec 17 14:54:06 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Computer -c Computer --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found combinational loop of 6 nodes
    Warning: Node "ALU2:inst1|74181:inst|78~0"
    Warning: Node "ALU2:inst1|inst2"
    Warning: Node "ALU2:inst1|74181:inst1|78~0"
    Warning: Node "ALU2:inst1|74181:inst1|78~1"
    Warning: Node "ALU2:inst1|74181:inst1|78~2"
    Warning: Node "ALU2:inst1|74181:inst|74~2"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK1" is an undefined clock
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "reg_3:inst6|inst~0" as buffer
    Info: Detected gated clock "inst20" as buffer
    Info: Detected gated clock "reg_3:inst6|inst7" as buffer
    Info: Detected gated clock "reg_3:inst6|inst6" as buffer
    Info: Detected gated clock "reg_3:inst6|inst~1" as buffer
    Info: Detected ripple clock "273:IR|19" as buffer
    Info: Detected ripple clock "273:IR|18" as buffer
    Info: Detected gated clock "inst14" as buffer
    Info: Detected gated clock "reg_3:inst6|inst" as buffer
    Info: Detected ripple clock "273:IR|17" as buffer
    Info: Detected ripple clock "273:IR|16" as buffer
    Info: Detected gated clock "inst13" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst11" as buffer
    Info: Detected gated clock "inst12" as buffer
    Info: Detected ripple clock "t4:timing|inst4" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg4" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg3" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg2" as buffer
    Info: Detected gated clock "t4:timing|inst13" as buffer
    Info: Detected ripple clock "t4:timing|inst1" as buffer
    Info: Detected ripple clock "t4:timing|inst2" as buffer
    Info: Detected ripple clock "t4:timing|inst3" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg1" as buffer
    Info: Detected ripple clock "t4:timing|inst" as buffer
    Info: Detected ripple clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg0" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[15]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[14]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[8]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[7]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[6]" as buffer
    Info: Detected gated clock "lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[16]" as buffer
Info: Clock "CLK1" has Internal fmax of 36.69 MHz between source register "273:inst42|15" and destination memory "lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1" (period= 27.253 ns)
    Info: + Longest register to memory delay is 14.984 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42|15'
        Info: 2: + IC(1.162 ns) + CELL(0.114 ns) = 1.276 ns; Loc. = LC_X17_Y4_N4; Fanout = 4; COMB Node = 'ALU2:inst1|74181:inst|46~0'
        Info: 3: + IC(1.167 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = LC_X17_Y4_N6; Fanout = 6; COMB Node = 'ALU2:inst1|74181:inst|74~1'
        Info: 4: + IC(0.000 ns) + CELL(6.522 ns) = 9.407 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; COMB LOOP Node = 'ALU2:inst1|74181:inst1|78~2'
            Info: Loc. = LC_X15_Y4_N7; Node "ALU2:inst1|74181:inst1|78~0"
            Info: Loc. = LC_X16_Y6_N9; Node "ALU2:inst1|74181:inst1|78~2"
            Info: Loc. = LC_X16_Y4_N2; Node "ALU2:inst1|74181:inst|74~2"
            Info: Loc. = LC_X16_Y4_N1; Node "ALU2:inst1|74181:inst|78~0"
            Info: Loc. = LC_X15_Y4_N3; Node "ALU2:inst1|inst2"
            Info: Loc. = LC_X16_Y6_N3; Node "ALU2:inst1|74181:inst1|78~1"
        Info: 5: + IC(1.237 ns) + CELL(0.114 ns) = 10.758 ns; Loc. = LC_X17_Y4_N3; Fanout = 1; COMB Node = 'ALU2:inst1|74181:inst|74~3'
        Info: 6: + IC(0.419 ns) + CELL(0.114 ns) = 11.291 ns; Loc. = LC_X17_Y4_N0; Fanout = 3; COMB Node = 'ALU2:inst1|74181:inst|82'
        Info: 7: + IC(0.182 ns) + CELL(0.114 ns) = 11.587 ns; Loc. = LC_X17_Y4_N1; Fanout = 1; COMB Node = 'lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~350'
        Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 11.883 ns; Loc. = LC_X17_Y4_N2; Fanout = 2; COMB Node = 'lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~351'
        Info: 9: + IC(1.224 ns) + CELL(0.114 ns) = 13.221 ns; Loc. = LC_X16_Y5_N4; Fanout = 9; COMB Node = '273:addressreg|13~COMBOUT'
        Info: 10: + IC(1.407 ns) + CELL(0.356 ns) = 14.984 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1'
        Info: Total cell delay = 8.004 ns ( 53.42 % )
        Info: Total interconnect delay = 6.980 ns ( 46.58 % )
    Info: - Smallest clock skew is -11.952 ns
        Info: + Shortest clock path from clock "CLK1" to destination memory is 10.076 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
            Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
            Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing|inst1'
            Info: 4: + IC(4.630 ns) + CELL(0.722 ns) = 10.076 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg1'
            Info: Total cell delay = 3.246 ns ( 32.22 % )
            Info: Total interconnect delay = 6.830 ns ( 67.78 % )
        Info: - Longest clock path from clock "CLK1" to source register is 22.028 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
            Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
            Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing|inst'
            Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5'
            Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13]'
            Info: 6: + IC(1.407 ns) + CELL(0.590 ns) = 17.068 ns; Loc. = LC_X19_Y6_N9; Fanout = 8; COMB Node = 'inst12'
            Info: 7: + IC(4.249 ns) + CELL(0.711 ns) = 22.028 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42|15'
            Info: Total cell delay = 9.505 ns ( 43.15 % )
            Info: Total interconnect delay = 12.523 ns ( 56.85 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.093 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "273:inst43|14" and destination pin or register "reg_3:inst6|273:reg2|14" for clock "CLK1" (Hold time is 11.98 ns)
    Info: + Largest clock skew is 16.114 ns
        Info: + Longest clock path from clock "CLK1" to destination register is 26.933 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
            Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
            Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing|inst'
            Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5'
            Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12]'
            Info: 6: + IC(1.414 ns) + CELL(0.442 ns) = 16.927 ns; Loc. = LC_X19_Y6_N6; Fanout = 8; COMB Node = 'inst13'
            Info: 7: + IC(4.299 ns) + CELL(0.935 ns) = 22.161 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; REG Node = '273:IR|16'
            Info: 8: + IC(0.000 ns) + CELL(0.378 ns) = 22.539 ns; Loc. = LC_X19_Y6_N3; Fanout = 1; COMB Node = 'reg_3:inst6|inst~0'
            Info: 9: + IC(0.414 ns) + CELL(0.114 ns) = 23.067 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; COMB Node = 'reg_3:inst6|inst~1'
            Info: 10: + IC(1.588 ns) + CELL(0.292 ns) = 24.947 ns; Loc. = LC_X15_Y5_N0; Fanout = 8; COMB Node = 'reg_3:inst6|inst'
            Info: 11: + IC(1.275 ns) + CELL(0.711 ns) = 26.933 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6|273:reg2|14'
            Info: Total cell delay = 11.076 ns ( 41.12 % )
            Info: Total interconnect delay = 15.857 ns ( 58.88 % )
        Info: - Shortest clock path from clock "CLK1" to source register is 10.819 ns
            Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
            Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
            Info: 3: + IC(0.742 ns) + CELL(0.935 ns) = 5.000 ns; Loc. = LC_X19_Y6_N7; Fanout = 5; REG Node = 't4:timing|inst2'
            Info: 4: + IC(0.562 ns) + CELL(0.292 ns) = 5.854 ns; Loc. = LC_X19_Y6_N4; Fanout = 8; COMB Node = 'inst11'
            Info: 5: + IC(4.254 ns) + CELL(0.711 ns) = 10.819 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; REG Node = '273:inst43|14'
            Info: Total cell delay = 3.527 ns ( 32.60 % )
            Info: Total interconnect delay = 7.292 ns ( 67.40 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 3.925 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; REG Node = '273:inst43|14'
        Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X17_Y4_N8; Fanout = 2; COMB Node = 'ALU2:inst1|74181:inst|44~0'
        Info: 3: + IC(1.217 ns) + CELL(0.114 ns) = 1.709 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; COMB Node = 'ALU2:inst1|74181:inst|81'
        Info: 4: + IC(0.429 ns) + CELL(0.114 ns) = 2.252 ns; Loc. = LC_X16_Y5_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355'
        Info: 5: + IC(0.182 ns) + CELL(0.114 ns) = 2.548 ns; Loc. = LC_X16_Y5_N6; Fanout = 9; COMB Node = '273:addressreg|14~COMBOUT'
        Info: 6: + IC(1.262 ns) + CELL(0.115 ns) = 3.925 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6|273:reg2|14'
        Info: Total cell delay = 0.835 ns ( 21.27 % )
        Info: Total interconnect delay = 3.090 ns ( 78.73 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for memory "lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0" (data pin = "d0[7]", clock pin = "CLK1") is 3.429 ns
    Info: + Longest pin to memory delay is 13.412 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_38; Fanout = 3; PIN Node = 'd0[7]'
        Info: 2: + IC(7.203 ns) + CELL(0.590 ns) = 9.268 ns; Loc. = LC_X16_Y4_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~347'
        Info: 3: + IC(1.228 ns) + CELL(0.114 ns) = 10.610 ns; Loc. = LC_X16_Y5_N3; Fanout = 9; COMB Node = '273:addressreg|12~COMBOUT'
        Info: 4: + IC(2.446 ns) + CELL(0.356 ns) = 13.412 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0'
        Info: Total cell delay = 2.535 ns ( 18.90 % )
        Info: Total interconnect delay = 10.877 ns ( 81.10 % )
    Info: + Micro setup delay of destination is 0.093 ns
    Info: - Shortest clock path from clock "CLK1" to destination memory is 10.076 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
        Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
        Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing|inst1'
        Info: 4: + IC(4.630 ns) + CELL(0.722 ns) = 10.076 ns; Loc. = M4K_X13_Y5; Fanout = 1; MEM Node = 'lpm_ram_dq0:InstructionsRAM|altsyncram:altsyncram_component|altsyncram_pp91:auto_generated|ram_block1a7~porta_datain_reg0'
        Info: Total cell delay = 3.246 ns ( 32.22 % )
        Info: Total interconnect delay = 6.830 ns ( 67.78 % )
Info: tco from clock "CLK1" to destination pin "d1[5]" through register "273:inst42|15" is 38.367 ns
    Info: + Longest clock path from clock "CLK1" to source register is 22.028 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
        Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
        Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing|inst'
        Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5'
        Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[13]'
        Info: 6: + IC(1.407 ns) + CELL(0.590 ns) = 17.068 ns; Loc. = LC_X19_Y6_N9; Fanout = 8; COMB Node = 'inst12'
        Info: 7: + IC(4.249 ns) + CELL(0.711 ns) = 22.028 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42|15'
        Info: Total cell delay = 9.505 ns ( 43.15 % )
        Info: Total interconnect delay = 12.523 ns ( 56.85 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 16.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y4_N7; Fanout = 2; REG Node = '273:inst42|15'
        Info: 2: + IC(1.162 ns) + CELL(0.114 ns) = 1.276 ns; Loc. = LC_X17_Y4_N4; Fanout = 4; COMB Node = 'ALU2:inst1|74181:inst|46~0'
        Info: 3: + IC(1.167 ns) + CELL(0.442 ns) = 2.885 ns; Loc. = LC_X17_Y4_N6; Fanout = 6; COMB Node = 'ALU2:inst1|74181:inst|74~1'
        Info: 4: + IC(0.000 ns) + CELL(6.522 ns) = 9.407 ns; Loc. = LC_X16_Y6_N9; Fanout = 4; COMB LOOP Node = 'ALU2:inst1|74181:inst1|78~2'
            Info: Loc. = LC_X15_Y4_N7; Node "ALU2:inst1|74181:inst1|78~0"
            Info: Loc. = LC_X16_Y6_N9; Node "ALU2:inst1|74181:inst1|78~2"
            Info: Loc. = LC_X16_Y4_N2; Node "ALU2:inst1|74181:inst|74~2"
            Info: Loc. = LC_X16_Y4_N1; Node "ALU2:inst1|74181:inst|78~0"
            Info: Loc. = LC_X15_Y4_N3; Node "ALU2:inst1|inst2"
            Info: Loc. = LC_X16_Y6_N3; Node "ALU2:inst1|74181:inst1|78~1"
        Info: 5: + IC(1.250 ns) + CELL(0.114 ns) = 10.771 ns; Loc. = LC_X16_Y5_N7; Fanout = 1; COMB Node = 'ALU2:inst1|74181:inst|79'
        Info: 6: + IC(0.438 ns) + CELL(0.292 ns) = 11.501 ns; Loc. = LC_X16_Y5_N1; Fanout = 3; COMB Node = 'ALU2:inst1|74181:inst|81'
        Info: 7: + IC(2.490 ns) + CELL(2.124 ns) = 16.115 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'd1[5]'
        Info: Total cell delay = 9.608 ns ( 59.62 % )
        Info: Total interconnect delay = 6.507 ns ( 40.38 % )
Info: Longest tpd from source pin "d0[2]" to destination pin "in[2]" is 12.932 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_33; Fanout = 3; PIN Node = 'd0[2]'
    Info: 2: + IC(6.369 ns) + CELL(0.432 ns) = 8.270 ns; Loc. = LC_X17_Y2_N6; Fanout = 1; COMB Node = 'inst17[2]~COUT1_76'
    Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 8.878 ns; Loc. = LC_X17_Y2_N7; Fanout = 1; COMB Node = 'inst17[2]~41'
    Info: 4: + IC(1.946 ns) + CELL(2.108 ns) = 12.932 ns; Loc. = PIN_72; Fanout = 0; PIN Node = 'in[2]'
    Info: Total cell delay = 4.617 ns ( 35.70 % )
    Info: Total interconnect delay = 8.315 ns ( 64.30 % )
Info: th for register "reg_3:inst6|273:reg2|14" (data pin = "d0[5]", clock pin = "CLK1") is 16.242 ns
    Info: + Longest clock path from clock "CLK1" to destination register is 26.933 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
        Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
        Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N4; Fanout = 8; REG Node = 't4:timing|inst'
        Info: 4: + IC(4.667 ns) + CELL(1.372 ns) = 10.763 ns; Loc. = M4K_X13_Y6; Fanout = 24; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|ram_block1a16~porta_address_reg5'
        Info: 5: + IC(0.000 ns) + CELL(4.308 ns) = 15.071 ns; Loc. = M4K_X13_Y6; Fanout = 9; MEM Node = 'lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_ql31:auto_generated|q_a[12]'
        Info: 6: + IC(1.414 ns) + CELL(0.442 ns) = 16.927 ns; Loc. = LC_X19_Y6_N6; Fanout = 8; COMB Node = 'inst13'
        Info: 7: + IC(4.299 ns) + CELL(0.935 ns) = 22.161 ns; Loc. = LC_X19_Y6_N3; Fanout = 3; REG Node = '273:IR|16'
        Info: 8: + IC(0.000 ns) + CELL(0.378 ns) = 22.539 ns; Loc. = LC_X19_Y6_N3; Fanout = 1; COMB Node = 'reg_3:inst6|inst~0'
        Info: 9: + IC(0.414 ns) + CELL(0.114 ns) = 23.067 ns; Loc. = LC_X19_Y6_N1; Fanout = 3; COMB Node = 'reg_3:inst6|inst~1'
        Info: 10: + IC(1.588 ns) + CELL(0.292 ns) = 24.947 ns; Loc. = LC_X15_Y5_N0; Fanout = 8; COMB Node = 'reg_3:inst6|inst'
        Info: 11: + IC(1.275 ns) + CELL(0.711 ns) = 26.933 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6|273:reg2|14'
        Info: Total cell delay = 11.076 ns ( 41.12 % )
        Info: Total interconnect delay = 15.857 ns ( 58.88 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 10.706 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_36; Fanout = 3; PIN Node = 'd0[5]'
        Info: 2: + IC(7.122 ns) + CELL(0.442 ns) = 9.033 ns; Loc. = LC_X16_Y5_N5; Fanout = 2; COMB Node = 'lpm_mux1:inst15|lpm_mux:lpm_mux_component|mux_hfc:auto_generated|_~355'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 9.329 ns; Loc. = LC_X16_Y5_N6; Fanout = 9; COMB Node = '273:addressreg|14~COMBOUT'
        Info: 4: + IC(1.262 ns) + CELL(0.115 ns) = 10.706 ns; Loc. = LC_X15_Y5_N7; Fanout = 1; REG Node = 'reg_3:inst6|273:reg2|14'
        Info: Total cell delay = 2.140 ns ( 19.99 % )
        Info: Total interconnect delay = 8.566 ns ( 80.01 % )
Info: Minimum tco from clock "CLK1" to destination pin "uaddr[3]" through register "uARRegisters:inst9|inst42" is 14.275 ns
    Info: + Shortest clock path from clock "CLK1" to source register is 10.103 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_123; Fanout = 1; CLK Node = 'CLK1'
        Info: 2: + IC(1.734 ns) + CELL(0.114 ns) = 3.323 ns; Loc. = LC_X18_Y6_N8; Fanout = 5; COMB Node = 't4:timing|inst13'
        Info: 3: + IC(0.466 ns) + CELL(0.935 ns) = 4.724 ns; Loc. = LC_X18_Y6_N7; Fanout = 33; REG Node = 't4:timing|inst1'
        Info: 4: + IC(4.668 ns) + CELL(0.711 ns) = 10.103 ns; Loc. = LC_X17_Y7_N9; Fanout = 2; REG Node = 'uARRegisters:inst9|inst42'
        Info: Total cell delay = 3.235 ns ( 32.02 % )
        Info: Total interconnect delay = 6.868 ns ( 67.98 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Shortest register to pin delay is 3.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X17_Y7_N9; Fanout = 2; REG Node = 'uARRegisters:inst9|inst42'
        Info: 2: + IC(1.840 ns) + CELL(2.108 ns) = 3.948 ns; Loc. = PIN_59; Fanout = 0; PIN Node = 'uaddr[3]'
        Info: Total cell delay = 2.108 ns ( 53.39 % )
        Info: Total interconnect delay = 1.840 ns ( 46.61 % )
Info: Shortest tpd from source pin "d0[1]" to destination pin "in[1]" is 10.252 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_32; Fanout = 3; PIN Node = 'd0[1]'
    Info: 2: + IC(4.540 ns) + CELL(0.423 ns) = 6.432 ns; Loc. = LC_X1_Y3_N0; Fanout = 1; COMB Node = 'inst17[1]'
    Info: 3: + IC(0.000 ns) + CELL(0.604 ns) = 7.036 ns; Loc. = LC_X1_Y3_N1; Fanout = 1; COMB Node = 'inst17[1]~47'
    Info: 4: + IC(1.092 ns) + CELL(2.124 ns) = 10.252 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'in[1]'
    Info: Total cell delay = 4.620 ns ( 45.06 % )
    Info: Total interconnect delay = 5.632 ns ( 54.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Tue Dec 17 14:54:07 2013
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


