
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2018.2.2 (64-bit)
  **** SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
  **** IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Command: synth_design -top design_1_microblaze_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 387.434 ; gain = 100.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_0_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 1 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 1 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 4 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd:157121' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:806]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (57#1) [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:116]
WARNING: [Synth 8-3331] design MB_SRLC16E has unconnected port Config_Reset
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Single_Step_N
WARNING: [Synth 8-3331] design address_hit__parameterized1 has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[7]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[6]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[5]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[4]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[3]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[2]
WARNING: [Synth 8-3331] design address_hit has unconnected port TDI[1]
WARNING: [Synth 8-3331] design address_hit has unconnected port Trace_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit has unconnected port Scan_En
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset_Sel
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_Reset
WARNING: [Synth 8-3331] design mb_sync_bit__parameterized1 has unconnected port Scan_En
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[255]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[254]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[253]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[252]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[251]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[250]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[249]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[248]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[247]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[246]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[245]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[244]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[243]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[242]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[241]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[240]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[239]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[238]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[237]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[236]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[235]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[234]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[233]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[232]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[231]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[230]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[229]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[228]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[227]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[226]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[225]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[224]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[223]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[222]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[221]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[220]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[219]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[218]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[217]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[216]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[215]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[214]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[213]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[212]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[211]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[210]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[209]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[208]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[207]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[206]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[205]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[204]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[203]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[202]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[201]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[200]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[199]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[198]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[197]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[196]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[195]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[194]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[193]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[192]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[191]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[190]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[189]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[188]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[187]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[186]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[185]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[184]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[183]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[182]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[181]
WARNING: [Synth 8-3331] design Debug has unconnected port RAM_Debug_Trace_To[180]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 621.047 ; gain = 334.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 621.047 ; gain = 334.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 621.047 ; gain = 334.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 658 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Constraints 18-5210] No constraint will be written out.
Parsing XDC File [C:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 448 instances were transformed.
  FDE => FDRE: 32 instances
  FDR => FDRE: 130 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 96 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 172 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 845.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 845.555 ; gain = 558.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 845.555 ; gain = 558.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.runs/design_1_microblaze_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 845.555 ; gain = 558.844
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "new_prediction_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_prediction_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX_Pattern_Cmp_Sel" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ex_gpr_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ex_move_to_MSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_move_to_FSR_instr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "of_Sel_SPR_MSR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "dbg_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 845.555 ; gain = 558.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 24    
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 29    
	               30 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 23    
	                1 Bit    Registers := 293   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 9     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 180   
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mb_sync_bit__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
Module PC_Module_gti 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               30 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
Module PreFetch_Buffer_gti 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Decode_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 140   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 54    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Operand_Select_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 3     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Shift_Logic_Module_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Byte_Doublet_Handle_gti 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module exception_registers_gti 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Flow_gti 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 2     
Module MicroBlaze_GTi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.ex_watchpoint_brk_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_is_fpu_instr_reg)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_which_branch_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_gpr_write_addr_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_DBUS.DAXI_Interface_I1/mem_access_failed_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_MSR_set_decode_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /\Use_Debug_Logic.Master_Core.Debug_Perf /\Performance_Debug_Control.watchpoint_brk_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/\Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_lsb_1_sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/wb_read_msb_doublet_sel_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Sel_SPR_EA_I_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Performance.Core /Decode_I/ex_Instr_Excep_combo_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4026] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4025] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4024] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4023] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4022] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4021] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4020] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4019] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4018] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4017] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4016] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4015] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4014] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4013] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4012] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4011] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4010] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4009] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4008] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4007] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[3228]' (FDR) to 'U0/LOCKSTEP_Out_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[663]' (FDR) to 'U0/LOCKSTEP_Out_reg[497]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[662]' (FDR) to 'U0/LOCKSTEP_Out_reg[496]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[661]' (FDR) to 'U0/LOCKSTEP_Out_reg[495]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[660]' (FDR) to 'U0/LOCKSTEP_Out_reg[494]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[659]' (FDR) to 'U0/LOCKSTEP_Out_reg[493]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[658]' (FDR) to 'U0/LOCKSTEP_Out_reg[492]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[657]' (FDR) to 'U0/LOCKSTEP_Out_reg[491]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[656]' (FDR) to 'U0/LOCKSTEP_Out_reg[490]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[655]' (FDR) to 'U0/LOCKSTEP_Out_reg[489]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[654]' (FDR) to 'U0/LOCKSTEP_Out_reg[488]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[653]' (FDR) to 'U0/LOCKSTEP_Out_reg[487]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[652]' (FDR) to 'U0/LOCKSTEP_Out_reg[486]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[651]' (FDR) to 'U0/LOCKSTEP_Out_reg[485]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[650]' (FDR) to 'U0/LOCKSTEP_Out_reg[484]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[649]' (FDR) to 'U0/LOCKSTEP_Out_reg[483]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[648]' (FDR) to 'U0/LOCKSTEP_Out_reg[482]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[647]' (FDR) to 'U0/LOCKSTEP_Out_reg[481]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[646]' (FDR) to 'U0/LOCKSTEP_Out_reg[480]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[645]' (FDR) to 'U0/LOCKSTEP_Out_reg[479]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[644]' (FDR) to 'U0/LOCKSTEP_Out_reg[478]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[643]' (FDR) to 'U0/LOCKSTEP_Out_reg[477]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[642]' (FDR) to 'U0/LOCKSTEP_Out_reg[476]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[641]' (FDR) to 'U0/LOCKSTEP_Out_reg[475]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[640]' (FDR) to 'U0/LOCKSTEP_Out_reg[474]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[639]' (FDR) to 'U0/LOCKSTEP_Out_reg[473]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[638]' (FDR) to 'U0/LOCKSTEP_Out_reg[472]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[637]' (FDR) to 'U0/LOCKSTEP_Out_reg[471]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[636]' (FDR) to 'U0/LOCKSTEP_Out_reg[470]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[635]' (FDR) to 'U0/LOCKSTEP_Out_reg[469]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[634]' (FDR) to 'U0/LOCKSTEP_Out_reg[468]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[633]' (FDR) to 'U0/LOCKSTEP_Out_reg[467]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[632]' (FDR) to 'U0/LOCKSTEP_Out_reg[466]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_disable_interrupt_i_reg'
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_MSR_set_decode_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_exception_kind_i_reg[29]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_bs_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Op_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Sign_Extend_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Pattern_Cmp_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Logic_Sel_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (of_set_MSR_EE_hold_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_set_MSR_EE_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_move_to_FSR_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_div_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Left_Shift_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Arith_Shift_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Bit_Insert_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Bit_Extract_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_div_instr_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[22]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[23]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Op_reg[24]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[25]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[26]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_FPU_Cond_reg[27]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_start_fpu_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (EX_Not_FPU_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_FSR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_potential_exception_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SLR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_SHR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_fpu_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_PVR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_SPR_PVR_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_load_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_DataBus_Read_Data_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_MEM_Res_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (wb_is_mul_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[0]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[1]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[2]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (MEM_PVR_Select_reg[3]) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EA_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_write_icache_done_i_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_BTR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_ESR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EAR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_Sel_SPR_EDR_I_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_is_store_instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_SW_Instr_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (mem_word_access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Word_Access_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (ex_Instr_Excep_combo_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (WB_Sel_EX_reg) is unused and will be removed from module Decode_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[25].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/wb_MSR_i_reg[17]) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[722]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[717]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[713]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[712]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[708]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[705]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[630]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[628]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[551]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[547]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[546]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
INFO: [Synth 8-3886] merging instance 'U0/LOCKSTEP_Out_reg[542]' (FDR) to 'U0/LOCKSTEP_Out_reg[539]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 845.555 ; gain = 558.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 869.109 ; gain = 582.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:05 . Memory (MB): peak = 895.262 ; gain = 608.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Byte_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_byte_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_Doublet_Access_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_doublet_access_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_pause_reg' (FDR) to 'U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_pause_reg'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                           | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | Use_BTC_2.prediction_buffer_reg[3] | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__1     | PC_Buffer_reg[3]                   | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | ibuffer_reg[3]                     | 43     | 43         | 43     | 0       | 0      | 0      | 0      | 
+------------+------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2B1L   |     1|
|2     |CARRY4    |     3|
|3     |DSP48E1   |     1|
|4     |DSP48E1_1 |     1|
|5     |DSP48E1_2 |     1|
|6     |LUT1      |    20|
|7     |LUT2      |    89|
|8     |LUT3      |   247|
|9     |LUT4      |   248|
|10    |LUT5      |   334|
|11    |LUT6      |   382|
|12    |LUT6_2    |    80|
|13    |MULT_AND  |     1|
|14    |MUXCY_L   |   170|
|15    |MUXF7     |   118|
|16    |RAM32M    |    16|
|17    |RAMB36E1  |     1|
|18    |SRL16E    |    93|
|19    |SRLC16E   |    32|
|20    |XORCY     |    94|
|21    |FDCE      |   149|
|22    |FDE       |    32|
|23    |FDR       |    93|
|24    |FDRE      |  1384|
|25    |FDS       |     1|
|26    |FDSE      |    37|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------+--------------------------------+------+
|      |Instance                                                                         |Module                          |Cells |
+------+---------------------------------------------------------------------------------+--------------------------------+------+
|1     |top                                                                              |                                |  3628|
|2     |  U0                                                                             |MicroBlaze                      |  3628|
|3     |    MicroBlaze_Core_I                                                            |MicroBlaze_Core                 |  3260|
|4     |      \Performance.Core                                                          |MicroBlaze_GTi                  |  3249|
|5     |        Data_Flow_I                                                              |Data_Flow_gti                   |   694|
|6     |          ALU_I                                                                  |ALU                             |   101|
|7     |            \Use_Carry_Decoding.CarryIn_MUXCY                                    |MB_MUXCY_567                    |     1|
|8     |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                   |ALU_Bit__parameterized2         |     6|
|9     |              \Last_Bit.I_ALU_LUT_2                                              |MB_LUT4                         |     1|
|10    |              \Last_Bit.I_ALU_LUT_V5                                             |MB_LUT6__parameterized12        |     1|
|11    |              \Last_Bit.MULT_AND_I                                               |MB_MULT_AND                     |     1|
|12    |              \Last_Bit.MUXCY_XOR_I                                              |MB_MUXCY_XORCY_659              |     2|
|13    |              \Last_Bit.Pre_MUXCY_I                                              |MB_MUXCY_660                    |     1|
|14    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                  |ALU_Bit                         |     3|
|15    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_657                   |     1|
|16    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_658              |     2|
|17    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                  |ALU_Bit_568                     |     3|
|18    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_655                   |     1|
|19    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_656              |     2|
|20    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                  |ALU_Bit_569                     |     3|
|21    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_653                   |     1|
|22    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_654              |     2|
|23    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                  |ALU_Bit_570                     |     3|
|24    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_651                   |     1|
|25    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_652              |     2|
|26    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                  |ALU_Bit_571                     |     3|
|27    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_649                   |     1|
|28    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_650              |     2|
|29    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                  |ALU_Bit_572                     |     3|
|30    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_647                   |     1|
|31    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_648              |     2|
|32    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                  |ALU_Bit_573                     |     3|
|33    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_645                   |     1|
|34    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_646              |     2|
|35    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                  |ALU_Bit_574                     |     3|
|36    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_643                   |     1|
|37    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_644              |     2|
|38    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                  |ALU_Bit_575                     |     3|
|39    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_641                   |     1|
|40    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_642              |     2|
|41    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                  |ALU_Bit_576                     |     3|
|42    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_639                   |     1|
|43    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_640              |     2|
|44    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                   |ALU_Bit_577                     |     3|
|45    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_637                   |     1|
|46    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_638              |     2|
|47    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                  |ALU_Bit_578                     |     3|
|48    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_635                   |     1|
|49    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_636              |     2|
|50    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                  |ALU_Bit_579                     |     3|
|51    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_633                   |     1|
|52    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_634              |     2|
|53    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                  |ALU_Bit_580                     |     3|
|54    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_631                   |     1|
|55    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_632              |     2|
|56    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                  |ALU_Bit_581                     |     3|
|57    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_629                   |     1|
|58    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_630              |     2|
|59    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                  |ALU_Bit_582                     |     3|
|60    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_627                   |     1|
|61    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_628              |     2|
|62    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                  |ALU_Bit_583                     |     3|
|63    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_625                   |     1|
|64    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_626              |     2|
|65    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                  |ALU_Bit_584                     |     3|
|66    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_623                   |     1|
|67    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_624              |     2|
|68    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                  |ALU_Bit_585                     |     3|
|69    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_621                   |     1|
|70    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_622              |     2|
|71    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                  |ALU_Bit_586                     |     3|
|72    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_619                   |     1|
|73    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_620              |     2|
|74    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                  |ALU_Bit_587                     |     3|
|75    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_617                   |     1|
|76    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_618              |     2|
|77    |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                   |ALU_Bit_588                     |     3|
|78    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_615                   |     1|
|79    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_616              |     2|
|80    |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                  |ALU_Bit_589                     |     3|
|81    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_613                   |     1|
|82    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_614              |     2|
|83    |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                  |ALU_Bit_590                     |     3|
|84    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_611                   |     1|
|85    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_612              |     2|
|86    |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                   |ALU_Bit_591                     |     3|
|87    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_609                   |     1|
|88    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_610              |     2|
|89    |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                   |ALU_Bit_592                     |     3|
|90    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_607                   |     1|
|91    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_608              |     2|
|92    |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                   |ALU_Bit_593                     |     3|
|93    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_605                   |     1|
|94    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_606              |     2|
|95    |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                   |ALU_Bit_594                     |     3|
|96    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_603                   |     1|
|97    |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_604              |     2|
|98    |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                   |ALU_Bit_595                     |     3|
|99    |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_601                   |     1|
|100   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_602              |     2|
|101   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                   |ALU_Bit_596                     |     3|
|102   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2_599                   |     1|
|103   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_600              |     2|
|104   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                   |ALU_Bit_597                     |     3|
|105   |              \Not_Last_Bit.I_ALU_LUT_V5                                         |MB_LUT6_2                       |     1|
|106   |              \Not_Last_Bit.MUXCY_XOR_I                                          |MB_MUXCY_XORCY_598              |     2|
|107   |          Byte_Doublet_Handle_gti_I                                              |Byte_Doublet_Handle_gti         |    45|
|108   |          Data_Flow_Logic_I                                                      |Data_Flow_Logic                 |    65|
|109   |            \Gen_Bits[0].MEM_EX_Result_Inst                                      |MB_FDRE_535                     |     1|
|110   |            \Gen_Bits[10].MEM_EX_Result_Inst                                     |MB_FDRE_536                     |     1|
|111   |            \Gen_Bits[11].MEM_EX_Result_Inst                                     |MB_FDRE_537                     |     1|
|112   |            \Gen_Bits[12].MEM_EX_Result_Inst                                     |MB_FDRE_538                     |     1|
|113   |            \Gen_Bits[13].MEM_EX_Result_Inst                                     |MB_FDRE_539                     |     1|
|114   |            \Gen_Bits[14].MEM_EX_Result_Inst                                     |MB_FDRE_540                     |     1|
|115   |            \Gen_Bits[15].MEM_EX_Result_Inst                                     |MB_FDRE_541                     |     1|
|116   |            \Gen_Bits[16].MEM_EX_Result_Inst                                     |MB_FDRE_542                     |     1|
|117   |            \Gen_Bits[17].MEM_EX_Result_Inst                                     |MB_FDRE_543                     |     1|
|118   |            \Gen_Bits[18].MEM_EX_Result_Inst                                     |MB_FDRE_544                     |     1|
|119   |            \Gen_Bits[19].MEM_EX_Result_Inst                                     |MB_FDRE_545                     |     1|
|120   |            \Gen_Bits[1].MEM_EX_Result_Inst                                      |MB_FDRE_546                     |     1|
|121   |            \Gen_Bits[20].MEM_EX_Result_Inst                                     |MB_FDRE_547                     |     1|
|122   |            \Gen_Bits[21].MEM_EX_Result_Inst                                     |MB_FDRE_548                     |     1|
|123   |            \Gen_Bits[22].MEM_EX_Result_Inst                                     |MB_FDRE_549                     |     1|
|124   |            \Gen_Bits[23].MEM_EX_Result_Inst                                     |MB_FDRE_550                     |     1|
|125   |            \Gen_Bits[24].MEM_EX_Result_Inst                                     |MB_FDRE_551                     |     1|
|126   |            \Gen_Bits[25].MEM_EX_Result_Inst                                     |MB_FDRE_552                     |     1|
|127   |            \Gen_Bits[26].MEM_EX_Result_Inst                                     |MB_FDRE_553                     |     1|
|128   |            \Gen_Bits[27].MEM_EX_Result_Inst                                     |MB_FDRE_554                     |     1|
|129   |            \Gen_Bits[28].MEM_EX_Result_Inst                                     |MB_FDRE_555                     |     1|
|130   |            \Gen_Bits[29].MEM_EX_Result_Inst                                     |MB_FDRE_556                     |     1|
|131   |            \Gen_Bits[2].MEM_EX_Result_Inst                                      |MB_FDRE_557                     |     1|
|132   |            \Gen_Bits[30].MEM_EX_Result_Inst                                     |MB_FDRE_558                     |     1|
|133   |            \Gen_Bits[31].MEM_EX_Result_Inst                                     |MB_FDRE_559                     |     1|
|134   |            \Gen_Bits[3].MEM_EX_Result_Inst                                      |MB_FDRE_560                     |     1|
|135   |            \Gen_Bits[4].MEM_EX_Result_Inst                                      |MB_FDRE_561                     |     1|
|136   |            \Gen_Bits[5].MEM_EX_Result_Inst                                      |MB_FDRE_562                     |     1|
|137   |            \Gen_Bits[6].MEM_EX_Result_Inst                                      |MB_FDRE_563                     |     1|
|138   |            \Gen_Bits[7].MEM_EX_Result_Inst                                      |MB_FDRE_564                     |     1|
|139   |            \Gen_Bits[8].MEM_EX_Result_Inst                                      |MB_FDRE_565                     |     1|
|140   |            \Gen_Bits[9].MEM_EX_Result_Inst                                      |MB_FDRE_566                     |     1|
|141   |          MUL_Unit_I                                                             |mul_unit                        |    20|
|142   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2         |dsp_module__parameterized1      |     1|
|143   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized1      |     1|
|144   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3         |dsp_module__parameterized3      |     1|
|145   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1__parameterized3      |     1|
|146   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                  |dsp_module                      |     1|
|147   |              \Using_DSP48E1.DSP48E1_I1                                          |MB_DSP48E1                      |     1|
|148   |          Operand_Select_I                                                       |Operand_Select_gti              |   221|
|149   |            \Gen_Bit[0].MUXF7_I1                                                 |MB_MUXF7_503                    |     2|
|150   |            \Gen_Bit[10].MUXF7_I1                                                |MB_MUXF7_504                    |     2|
|151   |            \Gen_Bit[11].MUXF7_I1                                                |MB_MUXF7_505                    |     2|
|152   |            \Gen_Bit[12].MUXF7_I1                                                |MB_MUXF7_506                    |     2|
|153   |            \Gen_Bit[13].MUXF7_I1                                                |MB_MUXF7_507                    |     2|
|154   |            \Gen_Bit[14].MUXF7_I1                                                |MB_MUXF7_508                    |     2|
|155   |            \Gen_Bit[15].MUXF7_I1                                                |MB_MUXF7_509                    |     2|
|156   |            \Gen_Bit[16].MUXF7_I1                                                |MB_MUXF7_510                    |     2|
|157   |            \Gen_Bit[17].MUXF7_I1                                                |MB_MUXF7_511                    |     2|
|158   |            \Gen_Bit[18].MUXF7_I1                                                |MB_MUXF7_512                    |     2|
|159   |            \Gen_Bit[19].MUXF7_I1                                                |MB_MUXF7_513                    |     2|
|160   |            \Gen_Bit[1].MUXF7_I1                                                 |MB_MUXF7_514                    |     2|
|161   |            \Gen_Bit[20].MUXF7_I1                                                |MB_MUXF7_515                    |     2|
|162   |            \Gen_Bit[21].MUXF7_I1                                                |MB_MUXF7_516                    |     2|
|163   |            \Gen_Bit[22].MUXF7_I1                                                |MB_MUXF7_517                    |     2|
|164   |            \Gen_Bit[23].MUXF7_I1                                                |MB_MUXF7_518                    |     2|
|165   |            \Gen_Bit[24].MUXF7_I1                                                |MB_MUXF7_519                    |     2|
|166   |            \Gen_Bit[25].MUXF7_I1                                                |MB_MUXF7_520                    |     2|
|167   |            \Gen_Bit[26].MUXF7_I1                                                |MB_MUXF7_521                    |     2|
|168   |            \Gen_Bit[27].MUXF7_I1                                                |MB_MUXF7_522                    |     2|
|169   |            \Gen_Bit[28].MUXF7_I1                                                |MB_MUXF7_523                    |     2|
|170   |            \Gen_Bit[29].MUXF7_I1                                                |MB_MUXF7_524                    |     2|
|171   |            \Gen_Bit[2].MUXF7_I1                                                 |MB_MUXF7_525                    |     2|
|172   |            \Gen_Bit[30].MUXF7_I1                                                |MB_MUXF7_526                    |     2|
|173   |            \Gen_Bit[31].MUXF7_I1                                                |MB_MUXF7_527                    |     2|
|174   |            \Gen_Bit[3].MUXF7_I1                                                 |MB_MUXF7_528                    |     2|
|175   |            \Gen_Bit[4].MUXF7_I1                                                 |MB_MUXF7_529                    |     2|
|176   |            \Gen_Bit[5].MUXF7_I1                                                 |MB_MUXF7_530                    |     2|
|177   |            \Gen_Bit[6].MUXF7_I1                                                 |MB_MUXF7_531                    |     2|
|178   |            \Gen_Bit[7].MUXF7_I1                                                 |MB_MUXF7_532                    |     2|
|179   |            \Gen_Bit[8].MUXF7_I1                                                 |MB_MUXF7_533                    |     2|
|180   |            \Gen_Bit[9].MUXF7_I1                                                 |MB_MUXF7_534                    |     2|
|181   |          Register_File_I                                                        |Register_File_gti               |    16|
|182   |            \Using_LUT6.All_RAM32M[0].ram32m_i                                   |MB_RAM32M                       |     1|
|183   |            \Using_LUT6.All_RAM32M[10].ram32m_i                                  |MB_RAM32M_488                   |     1|
|184   |            \Using_LUT6.All_RAM32M[11].ram32m_i                                  |MB_RAM32M_489                   |     1|
|185   |            \Using_LUT6.All_RAM32M[12].ram32m_i                                  |MB_RAM32M_490                   |     1|
|186   |            \Using_LUT6.All_RAM32M[13].ram32m_i                                  |MB_RAM32M_491                   |     1|
|187   |            \Using_LUT6.All_RAM32M[14].ram32m_i                                  |MB_RAM32M_492                   |     1|
|188   |            \Using_LUT6.All_RAM32M[15].ram32m_i                                  |MB_RAM32M_493                   |     1|
|189   |            \Using_LUT6.All_RAM32M[1].ram32m_i                                   |MB_RAM32M_494                   |     1|
|190   |            \Using_LUT6.All_RAM32M[2].ram32m_i                                   |MB_RAM32M_495                   |     1|
|191   |            \Using_LUT6.All_RAM32M[3].ram32m_i                                   |MB_RAM32M_496                   |     1|
|192   |            \Using_LUT6.All_RAM32M[4].ram32m_i                                   |MB_RAM32M_497                   |     1|
|193   |            \Using_LUT6.All_RAM32M[5].ram32m_i                                   |MB_RAM32M_498                   |     1|
|194   |            \Using_LUT6.All_RAM32M[6].ram32m_i                                   |MB_RAM32M_499                   |     1|
|195   |            \Using_LUT6.All_RAM32M[7].ram32m_i                                   |MB_RAM32M_500                   |     1|
|196   |            \Using_LUT6.All_RAM32M[8].ram32m_i                                   |MB_RAM32M_501                   |     1|
|197   |            \Using_LUT6.All_RAM32M[9].ram32m_i                                   |MB_RAM32M_502                   |     1|
|198   |          Shift_Logic_Module_I                                                   |Shift_Logic_Module_gti          |     0|
|199   |          \Using_DAXI_ALU_Carry.Direct_MUXCY_I                                   |MB_MUXCY_376                    |     1|
|200   |          \Using_DAXI_ALU_Carry.Post_MUXCY_I                                     |MB_MUXCY_377                    |     1|
|201   |          \Using_DAXI_ALU_Carry.direct_lut_INST                                  |MB_LUT6_2__parameterized1       |     1|
|202   |          Zero_Detect_I                                                          |Zero_Detect_gti                 |    12|
|203   |            Part_Of_Zero_Carry_Start                                             |MB_MUXCY_481                    |     1|
|204   |            \Zero_Detecting[0].I_Part_Of_Zero_Detect                             |MB_MUXCY_482                    |     1|
|205   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                             |MB_MUXCY_483                    |     1|
|206   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                             |MB_MUXCY_484                    |     1|
|207   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                             |MB_MUXCY_485                    |     1|
|208   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                             |MB_MUXCY_486                    |     1|
|209   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                             |MB_MUXCY_487                    |     1|
|210   |          exception_registers_I1                                                 |exception_registers_gti         |   192|
|211   |            CarryIn_MUXCY                                                        |MB_MUXCY_386                    |     1|
|212   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5       |     1|
|213   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_XOR_I                         |MB_MUXCY_XORCY_387              |     3|
|214   |            \Using_FPGA_LUT6.Gen_Ret_Addr[0].WB_PC_FDE                           |MB_FDE                          |     1|
|215   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_388   |     1|
|216   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_XOR_I                        |MB_MUXCY_XORCY_389              |     4|
|217   |            \Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDE                          |MB_FDE_390                      |     1|
|218   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_391   |     1|
|219   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_XOR_I                        |MB_MUXCY_XORCY_392              |     4|
|220   |            \Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDE                          |MB_FDE_393                      |     1|
|221   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_394   |     1|
|222   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_XOR_I                        |MB_MUXCY_XORCY_395              |     4|
|223   |            \Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDE                          |MB_FDE_396                      |     1|
|224   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_397   |     1|
|225   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_XOR_I                        |MB_MUXCY_XORCY_398              |     4|
|226   |            \Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE                          |MB_FDE_399                      |     1|
|227   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_400   |     1|
|228   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_XOR_I                        |MB_MUXCY_XORCY_401              |     4|
|229   |            \Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDE                          |MB_FDE_402                      |     1|
|230   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_403   |     1|
|231   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_XOR_I                        |MB_MUXCY_XORCY_404              |     4|
|232   |            \Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDE                          |MB_FDE_405                      |     1|
|233   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_406   |     1|
|234   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_XOR_I                        |MB_MUXCY_XORCY_407              |     4|
|235   |            \Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDE                          |MB_FDE_408                      |     1|
|236   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_409   |     1|
|237   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_XOR_I                        |MB_MUXCY_XORCY_410              |     4|
|238   |            \Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDE                          |MB_FDE_411                      |     1|
|239   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_412   |     1|
|240   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_XOR_I                        |MB_MUXCY_XORCY_413              |     4|
|241   |            \Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDE                          |MB_FDE_414                      |     1|
|242   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_415   |     1|
|243   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_XOR_I                        |MB_MUXCY_XORCY_416              |     4|
|244   |            \Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDE                          |MB_FDE_417                      |     1|
|245   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_418   |     1|
|246   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_XOR_I                         |MB_MUXCY_XORCY_419              |     4|
|247   |            \Using_FPGA_LUT6.Gen_Ret_Addr[1].WB_PC_FDE                           |MB_FDE_420                      |     1|
|248   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_421   |     1|
|249   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_XOR_I                        |MB_MUXCY_XORCY_422              |     4|
|250   |            \Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDE                          |MB_FDE_423                      |     1|
|251   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_424   |     1|
|252   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_XOR_I                        |MB_MUXCY_XORCY_425              |     4|
|253   |            \Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDE                          |MB_FDE_426                      |     1|
|254   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_427   |     1|
|255   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_XOR_I                        |MB_MUXCY_XORCY_428              |     4|
|256   |            \Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDE                          |MB_FDE_429                      |     1|
|257   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_430   |     1|
|258   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_XOR_I                        |MB_MUXCY_XORCY_431              |     4|
|259   |            \Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDE                          |MB_FDE_432                      |     1|
|260   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_433   |     1|
|261   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_XOR_I                        |MB_MUXCY_XORCY_434              |     4|
|262   |            \Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDE                          |MB_FDE_435                      |     1|
|263   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_436   |     1|
|264   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_XOR_I                        |MB_MUXCY_XORCY_437              |     4|
|265   |            \Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDE                          |MB_FDE_438                      |     1|
|266   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_439   |     1|
|267   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_XOR_I                        |MB_MUXCY_XORCY_440              |     4|
|268   |            \Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDE                          |MB_FDE_441                      |     1|
|269   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_442   |     1|
|270   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_XOR_I                        |MB_MUXCY_XORCY_443              |     4|
|271   |            \Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDE                          |MB_FDE_444                      |     1|
|272   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_445   |     1|
|273   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_XOR_I                        |MB_MUXCY_XORCY_446              |     4|
|274   |            \Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDE                          |MB_FDE_447                      |     1|
|275   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_448   |     1|
|276   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_XOR_I                        |MB_MUXCY_XORCY_449              |     4|
|277   |            \Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDE                          |MB_FDE_450                      |     1|
|278   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_451   |     1|
|279   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_XOR_I                         |MB_MUXCY_XORCY_452              |     4|
|280   |            \Using_FPGA_LUT6.Gen_Ret_Addr[2].WB_PC_FDE                           |MB_FDE_453                      |     1|
|281   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_454   |     1|
|282   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_XOR_I                        |MB_MUXCY_XORCY_455              |     4|
|283   |            \Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDE                          |MB_FDE_456                      |     1|
|284   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB                      |MB_LUT6_2__parameterized5_457   |     1|
|285   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_XOR_I                        |MB_MUXCY_XORCY_458              |     4|
|286   |            \Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDE                          |MB_FDE_459                      |     1|
|287   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_460   |     1|
|288   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_XOR_I                         |MB_MUXCY_XORCY_461              |     4|
|289   |            \Using_FPGA_LUT6.Gen_Ret_Addr[3].WB_PC_FDE                           |MB_FDE_462                      |     1|
|290   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_463   |     1|
|291   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_XOR_I                         |MB_MUXCY_XORCY_464              |     4|
|292   |            \Using_FPGA_LUT6.Gen_Ret_Addr[4].WB_PC_FDE                           |MB_FDE_465                      |     1|
|293   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_466   |     1|
|294   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_XOR_I                         |MB_MUXCY_XORCY_467              |     4|
|295   |            \Using_FPGA_LUT6.Gen_Ret_Addr[5].WB_PC_FDE                           |MB_FDE_468                      |     1|
|296   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_469   |     1|
|297   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_XOR_I                         |MB_MUXCY_XORCY_470              |     4|
|298   |            \Using_FPGA_LUT6.Gen_Ret_Addr[6].WB_PC_FDE                           |MB_FDE_471                      |     1|
|299   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_472   |     1|
|300   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_XOR_I                         |MB_MUXCY_XORCY_473              |     4|
|301   |            \Using_FPGA_LUT6.Gen_Ret_Addr[7].WB_PC_FDE                           |MB_FDE_474                      |     1|
|302   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_475   |     1|
|303   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_XOR_I                         |MB_MUXCY_XORCY_476              |     4|
|304   |            \Using_FPGA_LUT6.Gen_Ret_Addr[8].WB_PC_FDE                           |MB_FDE_477                      |     1|
|305   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB                       |MB_LUT6_2__parameterized5_478   |     1|
|306   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_XOR_I                         |MB_MUXCY_XORCY_479              |     4|
|307   |            \Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDE                           |MB_FDE_480                      |     1|
|308   |          msr_reg_i                                                              |msr_reg_gti                     |    19|
|309   |            \MEM_MSR_Bits[28].Using_FDR.MSR_I                                    |MB_FDR_378                      |     3|
|310   |            \MEM_MSR_Bits[29].Using_FDR.MSR_I                                    |MB_FDR_379                      |     4|
|311   |            \MEM_MSR_Bits[30].Using_FDR.MSR_I                                    |MB_FDR_380                      |     3|
|312   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_ex_I                               |MB_FDR_381                      |     1|
|313   |            \OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I                               |MB_FDR_382                      |     2|
|314   |            \OF_EX_MSR_Bits[29].Using_FDR.MSR_ex_I                               |MB_FDR_383                      |     1|
|315   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_ex_I                               |MB_FDR_384                      |     1|
|316   |            \OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I                               |MB_FDR_385                      |     1|
|317   |        Decode_I                                                                 |Decode_gti                      |  1832|
|318   |          PC_Module_I                                                            |PC_Module_gti                   |   701|
|319   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_262                      |     3|
|320   |            \Instruction_Prefetch_Mux[0].PC_Mux_MUXF7                            |MB_MUXF7_263                    |     2|
|321   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_264                      |     4|
|322   |            \Instruction_Prefetch_Mux[10].PC_Mux_MUXF7                           |MB_MUXF7_265                    |     2|
|323   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_266                      |     3|
|324   |            \Instruction_Prefetch_Mux[11].PC_Mux_MUXF7                           |MB_MUXF7_267                    |     2|
|325   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_268                      |     3|
|326   |            \Instruction_Prefetch_Mux[12].PC_Mux_MUXF7                           |MB_MUXF7_269                    |     2|
|327   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_270                      |     3|
|328   |            \Instruction_Prefetch_Mux[13].PC_Mux_MUXF7                           |MB_MUXF7_271                    |     2|
|329   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_272                      |     4|
|330   |            \Instruction_Prefetch_Mux[14].PC_Mux_MUXF7                           |MB_MUXF7_273                    |     2|
|331   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_274                      |     3|
|332   |            \Instruction_Prefetch_Mux[15].PC_Mux_MUXF7                           |MB_MUXF7_275                    |     2|
|333   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_276                      |     3|
|334   |            \Instruction_Prefetch_Mux[16].PC_Mux_MUXF7                           |MB_MUXF7_277                    |     2|
|335   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_278                      |     4|
|336   |            \Instruction_Prefetch_Mux[17].PC_Mux_MUXF7                           |MB_MUXF7_279                    |     2|
|337   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_280                      |     3|
|338   |            \Instruction_Prefetch_Mux[18].PC_Mux_MUXF7                           |MB_MUXF7_281                    |     2|
|339   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_282                      |     3|
|340   |            \Instruction_Prefetch_Mux[19].PC_Mux_MUXF7                           |MB_MUXF7_283                    |     2|
|341   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_284                      |     4|
|342   |            \Instruction_Prefetch_Mux[1].PC_Mux_MUXF7                            |MB_MUXF7_285                    |     2|
|343   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_286                      |    75|
|344   |            \Instruction_Prefetch_Mux[20].PC_Mux_MUXF7                           |MB_MUXF7_287                    |     2|
|345   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_288                      |     4|
|346   |            \Instruction_Prefetch_Mux[21].PC_Mux_MUXF7                           |MB_MUXF7_289                    |     2|
|347   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_290                      |     3|
|348   |            \Instruction_Prefetch_Mux[22].PC_Mux_MUXF7                           |MB_MUXF7_291                    |     2|
|349   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_292                      |     3|
|350   |            \Instruction_Prefetch_Mux[23].PC_Mux_MUXF7                           |MB_MUXF7_293                    |     2|
|351   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_294                      |     3|
|352   |            \Instruction_Prefetch_Mux[24].PC_Mux_MUXF7                           |MB_MUXF7_295                    |     2|
|353   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_296                      |     3|
|354   |            \Instruction_Prefetch_Mux[25].PC_Mux_MUXF7                           |MB_MUXF7_297                    |     2|
|355   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_298                      |     4|
|356   |            \Instruction_Prefetch_Mux[26].PC_Mux_MUXF7                           |MB_MUXF7_299                    |     2|
|357   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_300                      |     3|
|358   |            \Instruction_Prefetch_Mux[27].PC_Mux_MUXF7                           |MB_MUXF7_301                    |     2|
|359   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_302                      |     4|
|360   |            \Instruction_Prefetch_Mux[28].PC_Mux_MUXF7                           |MB_MUXF7_303                    |     2|
|361   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_304                      |     3|
|362   |            \Instruction_Prefetch_Mux[29].PC_Mux_MUXF7                           |MB_MUXF7_305                    |     2|
|363   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_306                      |     3|
|364   |            \Instruction_Prefetch_Mux[2].PC_Mux_MUXF7                            |MB_MUXF7_307                    |     2|
|365   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_308                      |     3|
|366   |            \Instruction_Prefetch_Mux[30].PC_Mux_MUXF7                           |MB_MUXF7_309                    |     2|
|367   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_310                      |     3|
|368   |            \Instruction_Prefetch_Mux[31].PC_Mux_MUXF7                           |MB_MUXF7_311                    |     2|
|369   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_312                      |     3|
|370   |            \Instruction_Prefetch_Mux[3].PC_Mux_MUXF7                            |MB_MUXF7_313                    |     2|
|371   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_314                      |     3|
|372   |            \Instruction_Prefetch_Mux[4].PC_Mux_MUXF7                            |MB_MUXF7_315                    |     2|
|373   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_316                      |     4|
|374   |            \Instruction_Prefetch_Mux[5].PC_Mux_MUXF7                            |MB_MUXF7_317                    |     2|
|375   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_318                      |     4|
|376   |            \Instruction_Prefetch_Mux[6].PC_Mux_MUXF7                            |MB_MUXF7_319                    |     2|
|377   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_320                      |     3|
|378   |            \Instruction_Prefetch_Mux[7].PC_Mux_MUXF7                            |MB_MUXF7_321                    |     2|
|379   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_322                      |     3|
|380   |            \Instruction_Prefetch_Mux[8].PC_Mux_MUXF7                            |MB_MUXF7_323                    |     2|
|381   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_324                      |     3|
|382   |            \Instruction_Prefetch_Mux[9].PC_Mux_MUXF7                            |MB_MUXF7_325                    |     2|
|383   |            \Use_BTC_2.BTC_RAM_Module                                            |RAM_Module                      |    50|
|384   |              \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                |MB_RAMB36                       |    50|
|385   |            \Use_BTC_2.PC_Predict_Mux[0].Gen_Instr_DFF                           |MB_FDR_326                      |     1|
|386   |            \Use_BTC_2.PC_Predict_Mux[0].Predict_Mux_MUXF7                       |MB_MUXF7_327                    |     1|
|387   |            \Use_BTC_2.PC_Predict_Mux[1].Gen_Instr_DFF                           |MB_FDR_328                      |     1|
|388   |            \Use_BTC_2.PC_Predict_Mux[1].Predict_Mux_MUXF7                       |MB_MUXF7_329                    |     1|
|389   |            \Use_BTC_2.PC_Predict_Mux[2].Gen_Instr_DFF                           |MB_FDR_330                      |     4|
|390   |            \Use_BTC_2.PC_Predict_Mux[2].Predict_Mux_MUXF7                       |MB_MUXF7_331                    |     1|
|391   |            \Use_BTC_2.PC_Predict_Mux[3].Gen_Instr_DFF                           |MB_FDR_332                      |     2|
|392   |            \Use_BTC_2.PC_Predict_Mux[3].Predict_Mux_MUXF7                       |MB_MUXF7_333                    |     1|
|393   |            \Use_BTC_2.Using_FPGA.bt_ex_pc_comparator                            |comparator                      |    18|
|394   |              \Comp_Carry_Chain[0].MUXCY_I                                       |MB_MUXCY_369                    |     1|
|395   |              \Comp_Carry_Chain[1].MUXCY_I                                       |MB_MUXCY_370                    |     1|
|396   |              \Comp_Carry_Chain[2].MUXCY_I                                       |MB_MUXCY_371                    |     1|
|397   |              \Comp_Carry_Chain[3].MUXCY_I                                       |MB_MUXCY_372                    |     1|
|398   |              \Comp_Carry_Chain[4].MUXCY_I                                       |MB_MUXCY_373                    |     1|
|399   |              \Comp_Carry_Chain[5].MUXCY_I                                       |MB_MUXCY_374                    |     1|
|400   |              \Comp_Carry_Chain[6].MUXCY_I                                       |MB_MUXCY_375                    |     5|
|401   |            \Use_BTC_2.Using_FPGA.bt_hit_carry_and                               |carry_and_334                   |     2|
|402   |              MUXCY_I                                                            |MB_MUXCY_368                    |     2|
|403   |            \Use_BTC_2.Using_FPGA.bt_jump_carry_and                              |carry_and_335                   |     1|
|404   |              MUXCY_I                                                            |MB_MUXCY_367                    |     1|
|405   |            \Use_BTC_2.Using_FPGA.bt_jump_carry_or                               |carry_or_336                    |    12|
|406   |              MUXCY_I                                                            |MB_MUXCY_366                    |    12|
|407   |            \Using_FPGA.Incr_PC[0].MUXCY_XOR_I                                   |MB_MUXCY_XORCY                  |     1|
|408   |            \Using_FPGA.Incr_PC[10].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_337              |     2|
|409   |            \Using_FPGA.Incr_PC[11].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_338              |     2|
|410   |            \Using_FPGA.Incr_PC[12].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_339              |     2|
|411   |            \Using_FPGA.Incr_PC[13].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_340              |     2|
|412   |            \Using_FPGA.Incr_PC[14].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_341              |     2|
|413   |            \Using_FPGA.Incr_PC[15].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_342              |     2|
|414   |            \Using_FPGA.Incr_PC[16].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_343              |     2|
|415   |            \Using_FPGA.Incr_PC[17].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_344              |     2|
|416   |            \Using_FPGA.Incr_PC[18].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_345              |     2|
|417   |            \Using_FPGA.Incr_PC[19].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_346              |     2|
|418   |            \Using_FPGA.Incr_PC[1].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_347              |     2|
|419   |            \Using_FPGA.Incr_PC[20].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_348              |     2|
|420   |            \Using_FPGA.Incr_PC[21].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_349              |     3|
|421   |            \Using_FPGA.Incr_PC[22].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_350              |     3|
|422   |            \Using_FPGA.Incr_PC[23].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_351              |     3|
|423   |            \Using_FPGA.Incr_PC[24].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_352              |     3|
|424   |            \Using_FPGA.Incr_PC[25].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_353              |     3|
|425   |            \Using_FPGA.Incr_PC[26].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_354              |     3|
|426   |            \Using_FPGA.Incr_PC[27].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_355              |     3|
|427   |            \Using_FPGA.Incr_PC[28].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_356              |     3|
|428   |            \Using_FPGA.Incr_PC[29].MUXCY_XOR_I                                  |MB_MUXCY_XORCY_357              |     3|
|429   |            \Using_FPGA.Incr_PC[2].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_358              |     2|
|430   |            \Using_FPGA.Incr_PC[3].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_359              |     2|
|431   |            \Using_FPGA.Incr_PC[4].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_360              |     2|
|432   |            \Using_FPGA.Incr_PC[5].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_361              |     2|
|433   |            \Using_FPGA.Incr_PC[6].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_362              |     2|
|434   |            \Using_FPGA.Incr_PC[7].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_363              |     2|
|435   |            \Using_FPGA.Incr_PC[8].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_364              |     2|
|436   |            \Using_FPGA.Incr_PC[9].MUXCY_XOR_I                                   |MB_MUXCY_XORCY_365              |     2|
|437   |          PreFetch_Buffer_I1                                                     |PreFetch_Buffer_gti             |   577|
|438   |            \Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                                  |MB_FDR_168                      |     4|
|439   |            \Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                              |MB_LUT6                         |     1|
|440   |            \Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                                  |MB_FDR_169                      |     3|
|441   |            \Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                              |MB_LUT6_170                     |     1|
|442   |            \Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                                  |MB_FDR_171                      |     1|
|443   |            \Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                              |MB_LUT6_172                     |     1|
|444   |            \Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                                  |MB_FDR_173                      |    43|
|445   |            \Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                              |MB_LUT6_174                     |     1|
|446   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6     |MB_LUT6__parameterized2         |     1|
|447   |            \Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7                 |MB_MUXF7                        |     2|
|448   |            \Instruction_Prefetch_Mux[0].Gen_Instr_DFF                           |MB_FDR_175                      |     2|
|449   |            \Instruction_Prefetch_Mux[0].Instr_Mux_MUXF7                         |MB_MUXF7_176                    |     1|
|450   |            \Instruction_Prefetch_Mux[10].Gen_Instr_DFF                          |MB_FDR_177                      |     3|
|451   |            \Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7                        |MB_MUXF7_178                    |     1|
|452   |            \Instruction_Prefetch_Mux[11].Gen_Instr_DFF                          |MB_FDR_179                      |     2|
|453   |            \Instruction_Prefetch_Mux[11].Instr_Mux_MUXF7                        |MB_MUXF7_180                    |     1|
|454   |            \Instruction_Prefetch_Mux[12].Gen_Instr_DFF                          |MB_FDR_181                      |     1|
|455   |            \Instruction_Prefetch_Mux[12].Instr_Mux_MUXF7                        |MB_MUXF7_182                    |     1|
|456   |            \Instruction_Prefetch_Mux[13].Gen_Instr_DFF                          |MB_FDR_183                      |     2|
|457   |            \Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7                        |MB_MUXF7_184                    |     1|
|458   |            \Instruction_Prefetch_Mux[14].Gen_Instr_DFF                          |MB_FDR_185                      |     2|
|459   |            \Instruction_Prefetch_Mux[14].Instr_Mux_MUXF7                        |MB_MUXF7_186                    |     1|
|460   |            \Instruction_Prefetch_Mux[15].Gen_Instr_DFF                          |MB_FDR_187                      |     1|
|461   |            \Instruction_Prefetch_Mux[15].Instr_Mux_MUXF7                        |MB_MUXF7_188                    |     1|
|462   |            \Instruction_Prefetch_Mux[16].Gen_Instr_DFF                          |MB_FDR_189                      |     4|
|463   |            \Instruction_Prefetch_Mux[16].Instr_Mux_MUXF7                        |MB_MUXF7_190                    |     1|
|464   |            \Instruction_Prefetch_Mux[17].Gen_Instr_DFF                          |MB_FDR_191                      |     4|
|465   |            \Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7                        |MB_MUXF7_192                    |     1|
|466   |            \Instruction_Prefetch_Mux[18].Gen_Instr_DFF                          |MB_FDR_193                      |     1|
|467   |            \Instruction_Prefetch_Mux[18].Instr_Mux_MUXF7                        |MB_MUXF7_194                    |     1|
|468   |            \Instruction_Prefetch_Mux[19].Gen_Instr_DFF                          |MB_FDR_195                      |     2|
|469   |            \Instruction_Prefetch_Mux[19].Instr_Mux_MUXF7                        |MB_MUXF7_196                    |     1|
|470   |            \Instruction_Prefetch_Mux[1].Gen_Instr_DFF                           |MB_FDR_197                      |    10|
|471   |            \Instruction_Prefetch_Mux[1].Instr_Mux_MUXF7                         |MB_MUXF7_198                    |     1|
|472   |            \Instruction_Prefetch_Mux[20].Gen_Instr_DFF                          |MB_FDR_199                      |     1|
|473   |            \Instruction_Prefetch_Mux[20].Instr_Mux_MUXF7                        |MB_MUXF7_200                    |     1|
|474   |            \Instruction_Prefetch_Mux[21].Gen_Instr_DFF                          |MB_FDR_201                      |     3|
|475   |            \Instruction_Prefetch_Mux[21].Instr_Mux_MUXF7                        |MB_MUXF7_202                    |     1|
|476   |            \Instruction_Prefetch_Mux[22].Gen_Instr_DFF                          |MB_FDR_203                      |     2|
|477   |            \Instruction_Prefetch_Mux[22].Instr_Mux_MUXF7                        |MB_MUXF7_204                    |     1|
|478   |            \Instruction_Prefetch_Mux[23].Gen_Instr_DFF                          |MB_FDR_205                      |     2|
|479   |            \Instruction_Prefetch_Mux[23].Instr_Mux_MUXF7                        |MB_MUXF7_206                    |     1|
|480   |            \Instruction_Prefetch_Mux[24].Gen_Instr_DFF                          |MB_FDR_207                      |     1|
|481   |            \Instruction_Prefetch_Mux[24].Instr_Mux_MUXF7                        |MB_MUXF7_208                    |     1|
|482   |            \Instruction_Prefetch_Mux[25].Gen_Instr_DFF                          |MB_FDR_209                      |     3|
|483   |            \Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7                        |MB_MUXF7_210                    |     1|
|484   |            \Instruction_Prefetch_Mux[26].Gen_Instr_DFF                          |MB_FDR_211                      |     2|
|485   |            \Instruction_Prefetch_Mux[26].Instr_Mux_MUXF7                        |MB_MUXF7_212                    |     1|
|486   |            \Instruction_Prefetch_Mux[27].Gen_Instr_DFF                          |MB_FDR_213                      |     2|
|487   |            \Instruction_Prefetch_Mux[27].Instr_Mux_MUXF7                        |MB_MUXF7_214                    |     1|
|488   |            \Instruction_Prefetch_Mux[28].Gen_Instr_DFF                          |MB_FDR_215                      |     4|
|489   |            \Instruction_Prefetch_Mux[28].Instr_Mux_MUXF7                        |MB_MUXF7_216                    |     1|
|490   |            \Instruction_Prefetch_Mux[29].Gen_Instr_DFF                          |MB_FDR_217                      |     2|
|491   |            \Instruction_Prefetch_Mux[29].Instr_Mux_MUXF7                        |MB_MUXF7_218                    |     1|
|492   |            \Instruction_Prefetch_Mux[2].Gen_Instr_DFF                           |MB_FDR_219                      |     8|
|493   |            \Instruction_Prefetch_Mux[2].Instr_Mux_MUXF7                         |MB_MUXF7_220                    |     1|
|494   |            \Instruction_Prefetch_Mux[30].Gen_Instr_DFF                          |MB_FDR_221                      |     2|
|495   |            \Instruction_Prefetch_Mux[30].Instr_Mux_MUXF7                        |MB_MUXF7_222                    |     1|
|496   |            \Instruction_Prefetch_Mux[31].Gen_Instr_DFF                          |MB_FDR_223                      |     1|
|497   |            \Instruction_Prefetch_Mux[31].Instr_Mux_MUXF7                        |MB_MUXF7_224                    |     1|
|498   |            \Instruction_Prefetch_Mux[32].Gen_Instr_DFF                          |MB_FDR_225                      |    75|
|499   |            \Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7                        |MB_MUXF7_226                    |     1|
|500   |            \Instruction_Prefetch_Mux[33].Gen_Instr_DFF                          |MB_FDR_227                      |     6|
|501   |            \Instruction_Prefetch_Mux[33].Instr_Mux_MUXF7                        |MB_MUXF7_228                    |     1|
|502   |            \Instruction_Prefetch_Mux[34].Gen_Instr_DFF                          |MB_FDR_229                      |    67|
|503   |            \Instruction_Prefetch_Mux[34].Instr_Mux_MUXF7                        |MB_MUXF7_230                    |     1|
|504   |            \Instruction_Prefetch_Mux[35].Gen_Instr_DFF                          |MB_FDR_231                      |     1|
|505   |            \Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7                        |MB_MUXF7_232                    |     1|
|506   |            \Instruction_Prefetch_Mux[36].Gen_Instr_DFF                          |MB_FDR_233                      |     1|
|507   |            \Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7                        |MB_MUXF7_234                    |     1|
|508   |            \Instruction_Prefetch_Mux[37].Gen_Instr_DFF                          |MB_FDR_235                      |     3|
|509   |            \Instruction_Prefetch_Mux[37].Instr_Mux_MUXF7                        |MB_MUXF7_236                    |     1|
|510   |            \Instruction_Prefetch_Mux[38].Gen_Instr_DFF                          |MB_FDR_237                      |    87|
|511   |            \Instruction_Prefetch_Mux[38].Instr_Mux_MUXF7                        |MB_MUXF7_238                    |     1|
|512   |            \Instruction_Prefetch_Mux[39].Gen_Instr_DFF                          |MB_FDR_239                      |     1|
|513   |            \Instruction_Prefetch_Mux[39].Instr_Mux_MUXF7                        |MB_MUXF7_240                    |     1|
|514   |            \Instruction_Prefetch_Mux[3].Gen_Instr_DFF                           |MB_FDR_241                      |    21|
|515   |            \Instruction_Prefetch_Mux[3].Instr_Mux_MUXF7                         |MB_MUXF7_242                    |     1|
|516   |            \Instruction_Prefetch_Mux[40].Gen_Instr_DFF                          |MB_FDR_243                      |     1|
|517   |            \Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7                        |MB_MUXF7_244                    |     1|
|518   |            \Instruction_Prefetch_Mux[41].Gen_Instr_DFF                          |MB_FDR_245                      |     1|
|519   |            \Instruction_Prefetch_Mux[41].Instr_Mux_MUXF7                        |MB_MUXF7_246                    |     1|
|520   |            \Instruction_Prefetch_Mux[42].Gen_Instr_DFF                          |MB_FDR_247                      |     5|
|521   |            \Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7                        |MB_MUXF7_248                    |     1|
|522   |            \Instruction_Prefetch_Mux[4].Gen_Instr_DFF                           |MB_FDR_249                      |     6|
|523   |            \Instruction_Prefetch_Mux[4].Instr_Mux_MUXF7                         |MB_MUXF7_250                    |     1|
|524   |            \Instruction_Prefetch_Mux[5].Gen_Instr_DFF                           |MB_FDR_251                      |    28|
|525   |            \Instruction_Prefetch_Mux[5].Instr_Mux_MUXF7                         |MB_MUXF7_252                    |     1|
|526   |            \Instruction_Prefetch_Mux[6].Gen_Instr_DFF                           |MB_FDR_253                      |     5|
|527   |            \Instruction_Prefetch_Mux[6].Instr_Mux_MUXF7                         |MB_MUXF7_254                    |     1|
|528   |            \Instruction_Prefetch_Mux[7].Gen_Instr_DFF                           |MB_FDR_255                      |     1|
|529   |            \Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7                         |MB_MUXF7_256                    |     1|
|530   |            \Instruction_Prefetch_Mux[8].Gen_Instr_DFF                           |MB_FDR_257                      |     2|
|531   |            \Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7                         |MB_MUXF7_258                    |     1|
|532   |            \Instruction_Prefetch_Mux[9].Gen_Instr_DFF                           |MB_FDR_259                      |     2|
|533   |            \Instruction_Prefetch_Mux[9].Instr_Mux_MUXF7                         |MB_MUXF7_260                    |     1|
|534   |            Last_Sel_DFF                                                         |MB_FDS                          |    44|
|535   |            Mux_Select_Empty_LUT6                                                |MB_LUT6__parameterized4         |     1|
|536   |            Mux_Select_OF_Valid_LUT6                                             |MB_LUT6__parameterized6         |     1|
|537   |            OF_Valid_DFF                                                         |MB_FDR_261                      |     6|
|538   |          \Use_MuxCy[10].OF_Piperun_Stage                                        |carry_and                       |     1|
|539   |            MUXCY_I                                                              |MB_MUXCY_167                    |     1|
|540   |          \Use_MuxCy[11].OF_Piperun_Stage                                        |carry_and_111                   |     5|
|541   |            MUXCY_I                                                              |MB_MUXCY_166                    |     5|
|542   |          \Use_MuxCy[1].OF_Piperun_Stage                                         |carry_and_112                   |     1|
|543   |            MUXCY_I                                                              |MB_MUXCY_165                    |     1|
|544   |          \Use_MuxCy[2].OF_Piperun_Stage                                         |carry_and_113                   |     2|
|545   |            MUXCY_I                                                              |MB_MUXCY_164                    |     2|
|546   |          \Use_MuxCy[3].OF_Piperun_Stage                                         |carry_and_114                   |    10|
|547   |            MUXCY_I                                                              |MB_MUXCY_163                    |    10|
|548   |          \Use_MuxCy[4].OF_Piperun_Stage                                         |carry_and_115                   |     1|
|549   |            MUXCY_I                                                              |MB_MUXCY_162                    |     1|
|550   |          \Use_MuxCy[5].OF_Piperun_Stage                                         |carry_and_116                   |     1|
|551   |            MUXCY_I                                                              |MB_MUXCY_161                    |     1|
|552   |          \Use_MuxCy[6].OF_Piperun_Stage                                         |carry_and_117                   |     1|
|553   |            MUXCY_I                                                              |MB_MUXCY_160                    |     1|
|554   |          \Use_MuxCy[7].OF_Piperun_Stage                                         |carry_and_118                   |     1|
|555   |            MUXCY_I                                                              |MB_MUXCY_159                    |     1|
|556   |          \Use_MuxCy[8].OF_Piperun_Stage                                         |carry_and_119                   |     1|
|557   |            MUXCY_I                                                              |MB_MUXCY_158                    |     1|
|558   |          \Use_MuxCy[9].OF_Piperun_Stage                                         |carry_and_120                   |     1|
|559   |            MUXCY_I                                                              |MB_MUXCY_157                    |     1|
|560   |          \Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst                            |MB_FDRE                         |     2|
|561   |          \Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst                            |MB_FDRE_121                     |     3|
|562   |          \Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst                            |MB_FDRE_122                     |     2|
|563   |          \Using_FPGA_2.ex_byte_access_i_Inst                                    |MB_FDRE_123                     |    33|
|564   |          \Using_FPGA_2.ex_doublet_access_i_Inst                                 |MB_FDRE_124                     |     1|
|565   |          \Using_FPGA_2.ex_is_load_instr_Inst                                    |MB_FDRE_125                     |     5|
|566   |          \Using_FPGA_2.ex_is_lwx_instr_Inst                                     |MB_FDRE_126                     |     2|
|567   |          \Using_FPGA_2.ex_is_swx_instr_Inst                                     |MB_FDRE_127                     |     3|
|568   |          \Using_FPGA_2.ex_load_store_instr_Inst                                 |MB_FDRE_128                     |     9|
|569   |          \Using_FPGA_2.ex_reverse_mem_access_inst                               |MB_FDRE_129                     |     1|
|570   |          \Using_FPGA_3.ex_clear_MSR_BIP_instr_Inst                              |MB_FDRE_130                     |     6|
|571   |          \Using_FPGA_3.of_clear_MSR_BIP_hold_Inst                               |MB_FDR                          |     2|
|572   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST1                      |MB_LUT6__parameterized8         |     1|
|573   |          \Using_FPGA_4.of_read_ex_write_op1_conflict_INST2                      |MB_LUT6__parameterized10        |     2|
|574   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST1                      |MB_LUT6__parameterized8_131     |     1|
|575   |          \Using_FPGA_4.of_read_ex_write_op2_conflict_INST2                      |MB_LUT6__parameterized10_132    |     1|
|576   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST1                      |MB_LUT6__parameterized8_133     |     1|
|577   |          \Using_FPGA_4.of_read_ex_write_op3_conflict_INST2                      |MB_LUT6__parameterized10_134    |     1|
|578   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST1                     |MB_LUT6__parameterized8_135     |     2|
|579   |          \Using_FPGA_4.of_read_mem_write_op1_conflict_INST2                     |MB_LUT6__parameterized10_136    |     1|
|580   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST1                     |MB_LUT6__parameterized8_137     |     1|
|581   |          \Using_FPGA_4.of_read_mem_write_op2_conflict_INST2                     |MB_LUT6__parameterized10_138    |     1|
|582   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST1                     |MB_LUT6__parameterized8_139     |     1|
|583   |          \Using_FPGA_4.of_read_mem_write_op3_conflict_INST2                     |MB_LUT6__parameterized10_140    |     1|
|584   |          \Using_PC_Incr_Dbg_or_Prot.if_pc_incr_carry_and_1                      |carry_and_141                   |     1|
|585   |            MUXCY_I                                                              |MB_MUXCY_156                    |     1|
|586   |          if_pc_incr_carry_and_0                                                 |carry_and_142                   |     2|
|587   |            MUXCY_I                                                              |MB_MUXCY_155                    |     2|
|588   |          if_pc_incr_carry_and_3                                                 |carry_and_143                   |     1|
|589   |            MUXCY_I                                                              |MB_MUXCY_154                    |     1|
|590   |          jump_logic_I1                                                          |jump_logic                      |    38|
|591   |            MUXCY_JUMP_CARRY                                                     |MB_MUXCY_148                    |     1|
|592   |            MUXCY_JUMP_CARRY2                                                    |MB_MUXCY_149                    |     3|
|593   |            MUXCY_JUMP_CARRY3                                                    |MB_MUXCY_150                    |     2|
|594   |            MUXCY_JUMP_CARRY4                                                    |MB_MUXCY_151                    |     1|
|595   |            MUXCY_JUMP_CARRY5                                                    |MB_MUXCY_152                    |     1|
|596   |            MUXCY_JUMP_CARRY6                                                    |MB_MUXCY_153                    |    19|
|597   |          mem_PipeRun_carry_and                                                  |carry_and_144                   |     7|
|598   |            MUXCY_I                                                              |MB_MUXCY_147                    |     7|
|599   |          mem_wait_on_ready_N_carry_or                                           |carry_or_145                    |     2|
|600   |            MUXCY_I                                                              |MB_MUXCY_146                    |     2|
|601   |        \Use_DBUS.DAXI_Interface_I1                                              |DAXI_interface                  |    74|
|602   |        \Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1                                |MB_AND2B1L                      |     1|
|603   |        \Use_Debug_Logic.Master_Core.Debug_Perf                                  |Debug                           |   491|
|604   |          \Serial_Dbg_Intf.SRL16E_1                                              |MB_SRL16E                       |     1|
|605   |          \Serial_Dbg_Intf.SRL16E_2                                              |MB_SRL16E__parameterized1       |     1|
|606   |          \Serial_Dbg_Intf.SRL16E_3                                              |MB_SRL16E__parameterized9       |     1|
|607   |          \Serial_Dbg_Intf.SRL16E_4                                              |MB_SRL16E__parameterized11      |     5|
|608   |          \Serial_Dbg_Intf.SRL16E_7                                              |MB_SRL16E__parameterized7       |     1|
|609   |          \Serial_Dbg_Intf.SRL16E_8                                              |MB_SRL16E__parameterized7_17    |     1|
|610   |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                 |MB_SRL16E__parameterized3       |     1|
|611   |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                 |MB_SRL16E__parameterized5       |     3|
|612   |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_18    |     1|
|613   |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_19    |     2|
|614   |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                 |MB_SRL16E__parameterized3_20    |     1|
|615   |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                 |MB_SRL16E__parameterized5_21    |     1|
|616   |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_22    |     1|
|617   |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                 |MB_SRL16E__parameterized7_23    |     1|
|618   |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                      |mb_sync_bit__parameterized4     |     1|
|619   |          \Serial_Dbg_Intf.sync_dbg_hit                                          |mb_sync_vec                     |     5|
|620   |            \sync_bits[0].sync_bit                                               |mb_sync_bit__parameterized4_107 |     2|
|621   |            \sync_bits[1].sync_bit                                               |mb_sync_bit__parameterized4_108 |     1|
|622   |            \sync_bits[2].sync_bit                                               |mb_sync_bit__parameterized4_109 |     1|
|623   |            \sync_bits[3].sync_bit                                               |mb_sync_bit__parameterized4_110 |     1|
|624   |          \Serial_Dbg_Intf.sync_dbg_wakeup                                       |mb_sync_bit__parameterized1_24  |     3|
|625   |          \Serial_Dbg_Intf.sync_pause                                            |mb_sync_bit__parameterized4_25  |     1|
|626   |          \Serial_Dbg_Intf.sync_running_clock                                    |mb_sync_bit__parameterized4_26  |     1|
|627   |          \Serial_Dbg_Intf.sync_sample                                           |mb_sync_vec__parameterized1     |    30|
|628   |            \sync_bits[0].sync_bit                                               |mb_sync_bit_97                  |     3|
|629   |            \sync_bits[1].sync_bit                                               |mb_sync_bit_98                  |     3|
|630   |            \sync_bits[2].sync_bit                                               |mb_sync_bit_99                  |     4|
|631   |            \sync_bits[3].sync_bit                                               |mb_sync_bit_100                 |     3|
|632   |            \sync_bits[4].sync_bit                                               |mb_sync_bit_101                 |     3|
|633   |            \sync_bits[5].sync_bit                                               |mb_sync_bit_102                 |     2|
|634   |            \sync_bits[6].sync_bit                                               |mb_sync_bit_103                 |     3|
|635   |            \sync_bits[7].sync_bit                                               |mb_sync_bit_104                 |     4|
|636   |            \sync_bits[8].sync_bit                                               |mb_sync_bit_105                 |     3|
|637   |            \sync_bits[9].sync_bit                                               |mb_sync_bit_106                 |     2|
|638   |          \Serial_Dbg_Intf.sync_sleep                                            |mb_sync_bit__parameterized4_27  |     1|
|639   |          \Serial_Dbg_Intf.sync_stop_CPU                                         |mb_sync_bit__parameterized4_28  |     1|
|640   |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I  |address_hit                     |    19|
|641   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_80                     |     1|
|642   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_81                   |     3|
|643   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_82                     |     1|
|644   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_83                   |     1|
|645   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_84                     |     1|
|646   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_85                   |     1|
|647   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_86                     |     1|
|648   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_87                   |     1|
|649   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_88                     |     1|
|650   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_89                   |     1|
|651   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_90                     |     1|
|652   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_91                   |     1|
|653   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_92                     |     1|
|654   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_93                   |     1|
|655   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_94                     |     1|
|656   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_95                   |     1|
|657   |            \The_First_BreakPoints.MUXCY_Post                                    |MB_MUXCY_96                     |     1|
|658   |          \Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I  |address_hit__parameterized1     |    21|
|659   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_64                     |     1|
|660   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_65                   |     2|
|661   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_66                     |     1|
|662   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_67                   |     1|
|663   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_68                     |     1|
|664   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_69                   |     1|
|665   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_70                     |     1|
|666   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_71                   |     1|
|667   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_72                     |     1|
|668   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_73                   |     1|
|669   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_74                     |     1|
|670   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_75                   |     1|
|671   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_76                     |     1|
|672   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_77                   |     1|
|673   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_78                     |     5|
|674   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_79                   |     1|
|675   |          \Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I  |address_hit__parameterized1_29  |    18|
|676   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_48                     |     1|
|677   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E_49                   |     2|
|678   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_50                     |     1|
|679   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_51                   |     1|
|680   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_52                     |     1|
|681   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_53                   |     1|
|682   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_54                     |     1|
|683   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_55                   |     1|
|684   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_56                     |     1|
|685   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_57                   |     1|
|686   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_58                     |     1|
|687   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_59                   |     1|
|688   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_60                     |     1|
|689   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_61                   |     1|
|690   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_62                     |     2|
|691   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_63                   |     1|
|692   |          \Using_PC_Breakpoints.All_PC_Brks[3].Serial_Interface_1.address_hit_I  |address_hit__parameterized1_30  |    17|
|693   |            \Compare[0].MUXCY_I                                                  |MB_MUXCY_33                     |     1|
|694   |            \Compare[0].SRLC16E_I                                                |MB_SRLC16E                      |     2|
|695   |            \Compare[1].MUXCY_I                                                  |MB_MUXCY_34                     |     1|
|696   |            \Compare[1].SRLC16E_I                                                |MB_SRLC16E_35                   |     1|
|697   |            \Compare[2].MUXCY_I                                                  |MB_MUXCY_36                     |     1|
|698   |            \Compare[2].SRLC16E_I                                                |MB_SRLC16E_37                   |     1|
|699   |            \Compare[3].MUXCY_I                                                  |MB_MUXCY_38                     |     1|
|700   |            \Compare[3].SRLC16E_I                                                |MB_SRLC16E_39                   |     1|
|701   |            \Compare[4].MUXCY_I                                                  |MB_MUXCY_40                     |     1|
|702   |            \Compare[4].SRLC16E_I                                                |MB_SRLC16E_41                   |     1|
|703   |            \Compare[5].MUXCY_I                                                  |MB_MUXCY_42                     |     1|
|704   |            \Compare[5].SRLC16E_I                                                |MB_SRLC16E_43                   |     1|
|705   |            \Compare[6].MUXCY_I                                                  |MB_MUXCY_44                     |     1|
|706   |            \Compare[6].SRLC16E_I                                                |MB_SRLC16E_45                   |     1|
|707   |            \Compare[7].MUXCY_I                                                  |MB_MUXCY_46                     |     1|
|708   |            \Compare[7].SRLC16E_I                                                |MB_SRLC16E_47                   |     1|
|709   |          sync_trig_ack_in_0                                                     |mb_sync_bit__parameterized1_31  |     2|
|710   |          sync_trig_out_0                                                        |mb_sync_bit__parameterized1_32  |     4|
|711   |        instr_mux_I                                                              |instr_mux                       |    19|
|712   |          \Mux_LD.LD_inst                                                        |mux_bus                         |    19|
|713   |            \Mux_Loop[0].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3       |     1|
|714   |            \Mux_Loop[10].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_2     |     1|
|715   |            \Mux_Loop[11].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_3     |     1|
|716   |            \Mux_Loop[12].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_4     |     1|
|717   |            \Mux_Loop[13].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_5     |     1|
|718   |            \Mux_Loop[14].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_6     |     1|
|719   |            \Mux_Loop[15].I_MUX_LUT6                                             |MB_LUT6_2__parameterized3_7     |     1|
|720   |            \Mux_Loop[1].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_8     |     1|
|721   |            \Mux_Loop[2].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_9     |     1|
|722   |            \Mux_Loop[3].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_10    |     4|
|723   |            \Mux_Loop[4].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_11    |     1|
|724   |            \Mux_Loop[5].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_12    |     1|
|725   |            \Mux_Loop[6].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_13    |     1|
|726   |            \Mux_Loop[7].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_14    |     1|
|727   |            \Mux_Loop[8].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_15    |     1|
|728   |            \Mux_Loop[9].I_MUX_LUT6                                              |MB_LUT6_2__parameterized3_16    |     1|
|729   |        mem_databus_ready_sel_carry_or                                           |carry_or                        |     1|
|730   |          MUXCY_I                                                                |MB_MUXCY                        |     1|
|731   |        read_data_mux_I                                                          |read_data_mux                   |    32|
|732   |      Reset_DFF                                                                  |mb_sync_bit                     |     2|
|733   |      \Using_Async_Interrupt.Interrupt_DFF                                       |mb_sync_bit__parameterized1     |     1|
|734   |      \Using_Async_Wakeup_0.Wakeup_DFF                                           |mb_sync_bit_0                   |     3|
|735   |      \Using_Async_Wakeup_1.Wakeup_DFF                                           |mb_sync_bit_1                   |     2|
+------+---------------------------------------------------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 933.977 ; gain = 647.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10778 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:58 . Memory (MB): peak = 933.977 ; gain = 422.758
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 933.977 ; gain = 647.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 270 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 47 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  MULT_AND => LUT2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
230 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 933.977 ; gain = 654.816
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jbm/Desktop/S4e-APP6-Vivado/APP6/APP6.runs/design_1_microblaze_0_0_synth_1/design_1_microblaze_0_0.dcp' has been generated.
