0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sim_1/new/lock_test.v,1632294914,verilog,,,,lock_test,,,,,,,,
F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sources_1/new/Lock_FSM.v,1632465936,verilog,,F:/CompArch/FPGA_Lab/Lab7and8/project_1/project_1.srcs/sim_1/new/lock_test.v,,Lock_FSM,,,,,,,,
