INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.sim/sim_1/synth/func/xsim/decoder_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/fahim/xilinx_proj_1/xilinx_proj_1.srcs/sim_1/imports/examples/decoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_tb
