# Copyright (c) Advanced Micro Devices, Inc., or its affiliates.
# SPDX-License-Identifier: MIT

"""Shared LDS layout descriptions.

Bank-conflict avoidance on AMDGPU LDS (32 banks, 32-bit each) admits
two strategies:

1. **Row-stride padding** (``LdsLayout.padded_k``): add a few halves
   of trailing dead space so adjacent rows hit different banks. Cheap
   and works for any (rows, cols) but wastes ~6% LDS for a typical
   ``+8`` pad on a 128-element row.

2. **XOR swizzle** (``LdsLayout.xor_*``): permute the byte offset with
   ``off ^ (((off % P) >> S) << R)`` so adjacent thread reads still
   land on different banks without growing the row stride. Closed-form
   per (tile-shape, dtype) pair. These are the canonical AMDGPU LDS
   swizzles used by CK Tile (the ``st_16x32`` / ``st_32x16`` /
   ``st_32x32`` family) and have been independently rediscovered by
   most high-performance AMD matmul libraries.

Both are valid for the sync-load path. The async-DMA path
(``raw_ptr_buffer_load_lds``) writes lane-contiguous LDS, so swizzles
must move into the *consumer* (the MFMA's ds_read address math) —
``validate_for_async`` enforces that.
"""

from __future__ import annotations

from dataclasses import dataclass
from typing import Optional, Tuple

from ..core.ir import IRBuilder, Value


# Closed-form XOR swizzle parameters per tile shape, for fp16/bf16 (2-byte)
# data. Read these as: for a byte offset ``off`` into the tile, the
# swizzled offset is ``off ^ (((off % period) >> shift) << bits)``.
# Each entry is bank-conflict-free for the corresponding
# (tile_rows × tile_cols × 2-byte) physical layout when consumed by the
# matching MFMA atom (16x16, 16x32, 32x16, 32x32, ...).
XOR_SWIZZLE_TABLE = {
    # (tile_rows, tile_cols, elem_bytes) -> [(period, shift, bits), ...]
    # Multiple stages compose by left-to-right XOR application.
    (16, 16, 2): [(512, 7, 3)],  # st_16x16_swizzled
    (16, 32, 2): [(1024, 9, 5)],  # st_16x32
    (32, 16, 2): [(1024, 9, 4)],  # st_32x16
    (32, 32, 2): [(1024, 9, 5), (2048, 10, 4)],  # st_32x32 (two-stage)
    (16, 128, 1): [(16 * 128, 8, 4)],  # st_16x128 (fp8)
}


def xor_swizzle_bytes(off_bytes: int, stages) -> int:
    """Apply a multi-stage XOR swizzle to a byte offset.

    Used in unit-tests and in the IR-builder path that emits the
    swizzled LDS-store / LDS-read offsets. The stage list is the
    one stored in :data:`XOR_SWIZZLE_TABLE`.
    """
    result = int(off_bytes)
    for period, shift, bits in stages:
        result ^= ((result % period) >> shift) << bits
    return result


@dataclass(frozen=True)
class LdsLayout:
    """2D LDS layout for fp16 tiles.

    `logical_cols` is the number of useful columns. `k_pad` adds trailing
    padding to the physical row stride. `requires_packed_async` marks layouts
    that can be directly written by `raw_ptr_buffer_load_lds`.

    `swizzle` selects an addressing scheme: ``None`` (identity),
    ``'xor'`` (closed-form bank-permuting XOR per tile shape;
    requires ``swizzle_stages`` to be populated), or ``'cyclic'``
    (legacy placeholder).
    """

    logical_cols: int
    k_pad: int = 0
    swizzle: Optional[str] = None
    requires_packed_async: bool = False
    swizzle_stages: Tuple[Tuple[int, int, int], ...] = ()

    @classmethod
    def padded_k(cls, logical_cols: int, k_pad: int = 8) -> "LdsLayout":
        return cls(logical_cols=int(logical_cols), k_pad=int(k_pad), swizzle=None)

    @classmethod
    def packed_async(cls, logical_cols: int) -> "LdsLayout":
        return cls(
            logical_cols=int(logical_cols),
            k_pad=0,
            swizzle=None,
            requires_packed_async=True,
        )

    @classmethod
    def xor_swizzled(
        cls,
        *,
        tile_rows: int,
        tile_cols: int,
        elem_bytes: int = 2,
    ) -> "LdsLayout":
        """Closed-form XOR swizzle for one of the canonical CK Tile
        tile shapes (16x16, 16x32, 32x16, 32x32, 16x128).

        Picks the swizzle stages from :data:`XOR_SWIZZLE_TABLE` and
        returns an :class:`LdsLayout` with ``k_pad=0`` and
        ``swizzle='xor'``. Caller is responsible for ensuring the
        producer (LDS store / async DMA) and the consumer (ds_read)
        both apply the same swizzle to their byte offsets — see
        :func:`xor_swizzle_bytes`.

        For tile shapes not in the table the caller should fall back
        to :meth:`padded_k` or supply ``swizzle_stages`` directly.
        """
        key = (int(tile_rows), int(tile_cols), int(elem_bytes))
        if key not in XOR_SWIZZLE_TABLE:
            raise ValueError(
                f"no canonical XOR swizzle for tile shape {tile_rows}x{tile_cols} "
                f"with {elem_bytes}-byte elements; supported: "
                f"{sorted(XOR_SWIZZLE_TABLE.keys())}"
            )
        stages = tuple(XOR_SWIZZLE_TABLE[key])
        return cls(
            logical_cols=int(tile_cols),
            k_pad=0,
            swizzle="xor",
            swizzle_stages=stages,
        )

    @property
    def row_stride(self) -> int:
        return self.logical_cols + self.k_pad

    def storage_shape(self, rows: int) -> Tuple[int, int]:
        return int(rows), self.row_stride

    def apply_swizzle_bytes(self, off_bytes: int) -> int:
        """Apply the layout's swizzle (if any) to a byte offset.

        ``None`` and ``'cyclic'`` are identity; ``'xor'`` applies
        :func:`xor_swizzle_bytes` with the stored stages.
        """
        if self.swizzle == "xor" and self.swizzle_stages:
            return xor_swizzle_bytes(off_bytes, self.swizzle_stages)
        return int(off_bytes)

    def validate_for_async(self) -> None:
        if self.k_pad != 0:
            raise ValueError("async LDS layout must be packed: k_pad must be 0")
        if self.swizzle is not None:
            raise ValueError(
                "async LDS layout cannot use arbitrary per-lane swizzle; "
                "express swizzle in consumer read math instead"
            )

    def validate(self) -> None:
        if self.logical_cols <= 0:
            raise ValueError("logical_cols must be positive")
        if self.k_pad < 0:
            raise ValueError("k_pad must be >= 0")
        if self.swizzle not in (None, "xor", "cyclic"):
            raise ValueError(f"unsupported LDS swizzle {self.swizzle!r}")
        if self.swizzle == "xor" and not self.swizzle_stages:
            raise ValueError(
                "xor swizzle requires non-empty swizzle_stages; "
                "use LdsLayout.xor_swizzled(...) to populate it"
            )

    @classmethod
    def cshuffle(
        cls,
        *,
        tile_m: int,
        tile_n: int,
    ) -> "LdsLayout":
        """CShuffle-style LDS staging layout (P42).

        Describes the ``[tile_m, tile_n]`` row-major LDS region used to
        stage one block's worth of accumulator before the wide,
        fully-coalesced global store. The MFMA accumulator distribution
        naturally puts adjacent same-lane registers at adjacent LDS
        addresses, so the stage-1 publish coalesces into
        ``ds_write_b64`` / ``ds_write_b128`` (and the stage-3 read into
        ``ds_read_b128``) instead of the per-element ``ds_write_b16``
        chain the legacy cshuffle code emits. No swizzle: the MFMA
        distribution itself provides the conflict-free access pattern.

        ``tile_n`` is the row stride (``logical_cols``); ``tile_m`` is
        the number of rows and is supplied to :meth:`storage_shape`.

        Reference: CK Tile ``cshuffle_epilogue.hpp:316-384, 661-759``.
        """
        return cls(
            logical_cols=int(tile_n),
            k_pad=0,
            swizzle=None,
            requires_packed_async=False,
        )


# ---------------------------------------------------------------------------
# P43: load_tile_transpose composition over P11/P12 transposed-LDS reads
# ---------------------------------------------------------------------------


def load_tile_transpose(
    b: "IRBuilder",  # forward ref; helpers/layouts.py imports IRBuilder lazily
    *,
    smem: "Value",
    base_indices,
    rows_per_lane: int,
    dtype,
):
    """High-level transposed-LDS read driven by a row-count.

    P43: dispatches between the 4-row-per-lane :meth:`IRBuilder.
    ds_read_tr16_b64` and the 8-row-per-lane
    :meth:`IRBuilder.ds_read_tr16_b128` (P11) based on
    ``rows_per_lane``. ``base_indices`` is the LDS coordinate of the
    tile origin; the helper passes it through to whichever transpose
    primitive matches.

    Returns a per-lane ``<rows_per_lane x dtype>`` vector.
    """
    if rows_per_lane == 4:
        return b.ds_read_tr16_b64(smem, *base_indices, dtype=dtype)
    if rows_per_lane == 8:
        return b.ds_read_tr16_b128(smem, *base_indices, dtype=dtype)
    raise ValueError(
        f"load_tile_transpose: rows_per_lane must be 4 or 8 (got {rows_per_lane})"
    )


# ---------------------------------------------------------------------------
# CK Tile ``TransposeLDSLayout<M, K, B>`` lane formulas
# ---------------------------------------------------------------------------


@dataclass(frozen=True)
class TransposeLdsReader:
    """``ds_read_b64_tr_b16`` lane-address formulas for ``M=16`` tiles.

    Mirrors CK Tile's ``TransposeLDSLayout<M, K, B>`` (see
    ``composablekernel/include/ck_tile/ops/direct_convolution/utils/transpose_lds_layout.hpp``).
    For the ``M=16`` MFMA shape that the tiled attention kernels use,
    each PV MFMA reads its ``B`` operand by issuing
    ``ds_read_b64_tr_b16`` reads with these lane formulas:

    .. code-block:: text

        row(lane, read) = (lane / 16) * K_L + read * 4 + ((lane / 4) % 4)
        col(lane)       = (lane % 4) * 4

    where ``K_L = K / (64 / M) = K / 4`` and ``read in 0..K_L / 4 - 1``.
    The hardware transposes the 4 consecutive halves each lane returns
    so lane ``(n = lane % 16, k_chunk = lane / 16)`` ends up holding the
    MFMA ``B[k_chunk * K_L + 0..K_L-1, n]`` slice it needs.

    The dataclass is unbound; call :meth:`bind` once per kernel to
    materialize the SSA values that depend on ``lane``, then use
    :meth:`row` and the cached :attr:`col` to address LDS for each
    read.
    """

    K: int
    M: int = 16

    @property
    def k_lanes(self) -> int:
        return self.K // 4

    def reads_per_k_iter(self, k_step: int) -> int:
        return max(1, k_step // self.K)

    def bind(self, b: IRBuilder, lane: Value) -> "_BoundTransposeLdsReader":
        """Materialize the lane-derived constants once per kernel.

        Returns a small bound view that knows the SSA ``lane`` and exposes
        :meth:`row` for use inside the K iteration loops.
        """
        return _BoundTransposeLdsReader(
            reader=self,
            lane=lane,
            lane_div_16=b.div(lane, b.const_i32(16)),
            lane_div_4_mod_4=b.mod(b.div(lane, b.const_i32(4)), b.const_i32(4)),
            col=b.mul(b.mod(lane, b.const_i32(4)), b.const_i32(4)),
        )


@dataclass(frozen=True)
class _BoundTransposeLdsReader:
    """SSA values produced by :meth:`TransposeLdsReader.bind`."""

    reader: TransposeLdsReader
    lane: Value
    lane_div_16: Value
    lane_div_4_mod_4: Value
    col: Value

    def row(self, b: IRBuilder, *, k_offset: int, read: int = 0) -> Value:
        """The ``row`` LDS index for one ``ds_read_b64_tr_b16`` call.

        ``k_offset`` is the base of this K iteration (e.g. ``k * K_STEP``
        in the calling MFMA loop). ``read`` is the read index within the
        K iteration; the helper bumps the row by ``read * 4`` because
        each ``ds_read_b64_tr_b16`` covers 4 K rows of the transpose
        layout.
        """
        return b.add(
            b.const_i32(k_offset + read * 4),
            b.add(
                b.mul(self.lane_div_16, b.const_i32(self.reader.k_lanes)),
                self.lane_div_4_mod_4,
            ),
        )
