--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml vga_live_test.twx vga_live_test.ncd -o vga_live_test.twr
vga_live_test.pcf -ucf nexys3.ucf

Design file:              vga_live_test.ncd
Physical constraint file: vga_live_test.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 349 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.063ns.
--------------------------------------------------------------------------------

Paths for end point vga_uut/v_count_7 (SLICE_X10Y10.B4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_2 (FF)
  Destination:          vga_uut/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_2 to vga_uut/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BMUX    Tshcko                0.488   vga_uut/h_count<5>
                                                       vga_uut/h_count_2
    SLICE_X14Y11.B2      net (fanout=3)        0.887   vga_uut/h_count<2>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.B4      net (fanout=5)        0.711   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_7_dpot
                                                       vga_uut/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (1.183ns logic, 1.836ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_3 (FF)
  Destination:          vga_uut/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_3 to vga_uut/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.447   vga_uut/h_count<5>
                                                       vga_uut/h_count_3
    SLICE_X14Y11.B1      net (fanout=2)        0.632   vga_uut/h_count<3>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.B4      net (fanout=5)        0.711   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_7_dpot
                                                       vga_uut/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (1.142ns logic, 1.581ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_1 (FF)
  Destination:          vga_uut/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_1 to vga_uut/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.447   vga_uut/h_count<5>
                                                       vga_uut/h_count_1
    SLICE_X14Y11.B3      net (fanout=3)        0.541   vga_uut/h_count<1>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.B4      net (fanout=5)        0.711   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_7_dpot
                                                       vga_uut/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (1.142ns logic, 1.490ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point vga_uut/v_count_6 (SLICE_X10Y10.A5), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_2 (FF)
  Destination:          vga_uut/v_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_2 to vga_uut/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BMUX    Tshcko                0.488   vga_uut/h_count<5>
                                                       vga_uut/h_count_2
    SLICE_X14Y11.B2      net (fanout=3)        0.887   vga_uut/h_count<2>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.A5      net (fanout=5)        0.664   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_6_dpot
                                                       vga_uut/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (1.183ns logic, 1.789ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_3 (FF)
  Destination:          vga_uut/v_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.676ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_3 to vga_uut/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.447   vga_uut/h_count<5>
                                                       vga_uut/h_count_3
    SLICE_X14Y11.B1      net (fanout=2)        0.632   vga_uut/h_count<3>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.A5      net (fanout=5)        0.664   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_6_dpot
                                                       vga_uut/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.676ns (1.142ns logic, 1.534ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/h_count_1 (FF)
  Destination:          vga_uut/v_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.585ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.253 - 0.262)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/h_count_1 to vga_uut/v_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.447   vga_uut/h_count<5>
                                                       vga_uut/h_count_1
    SLICE_X14Y11.B3      net (fanout=3)        0.541   vga_uut/h_count<1>
    SLICE_X14Y11.B       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>11
    SLICE_X14Y11.A5      net (fanout=7)        0.238   vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X14Y11.A       Tilo                  0.203   vga_uut/pixel_tick_GND_2_o_AND_1_o
                                                       vga_uut/GND_2_o_GND_2_o_equal_6_o<9>1
    SLICE_X10Y10.A5      net (fanout=5)        0.664   vga_uut/GND_2_o_GND_2_o_equal_6_o
    SLICE_X10Y10.CLK     Tas                   0.289   vga_uut/v_count<7>
                                                       vga_uut/v_count_6_dpot
                                                       vga_uut/v_count_6
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (1.142ns logic, 1.443ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_uut/v_count_2 (SLICE_X13Y11.B4), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/v_count_8 (FF)
  Destination:          vga_uut/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.251 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/v_count_8 to vga_uut/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y11.AQ      Tcko                  0.447   vga_uut/v_count<9>
                                                       vga_uut/v_count_8
    SLICE_X10Y10.C4      net (fanout=3)        0.676   vga_uut/v_count<8>
    SLICE_X10Y10.C       Tilo                  0.204   vga_uut/v_count<7>
                                                       vga_uut/vsync_next11
    SLICE_X13Y11.A4      net (fanout=5)        0.506   vga_uut/GND_2_o_GND_2_o_equal_11_o<9>1
    SLICE_X13Y11.A       Tilo                  0.259   vga_uut/v_count<3>
                                                       vga_uut/Mmux_GND_2_o_GND_2_o_mux_12_OUT31
    SLICE_X13Y11.B4      net (fanout=1)        0.494   vga_uut/GND_2_o_GND_2_o_mux_12_OUT<2>
    SLICE_X13Y11.CLK     Tas                   0.322   vga_uut/v_count<3>
                                                       vga_uut/v_count_2_dpot
                                                       vga_uut/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.908ns (1.232ns logic, 1.676ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/v_count_4 (FF)
  Destination:          vga_uut/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.251 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/v_count_4 to vga_uut/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.391   vga_uut/v_count<5>
                                                       vga_uut/v_count_4
    SLICE_X11Y10.D3      net (fanout=4)        0.495   vga_uut/v_count<4>
    SLICE_X11Y10.D       Tilo                  0.259   vga_uut/vsync_r
                                                       vga_uut/GND_2_o_GND_2_o_equal_11_o<9>21
    SLICE_X13Y11.A3      net (fanout=5)        0.524   vga_uut/GND_2_o_GND_2_o_equal_11_o<9>2
    SLICE_X13Y11.A       Tilo                  0.259   vga_uut/v_count<3>
                                                       vga_uut/Mmux_GND_2_o_GND_2_o_mux_12_OUT31
    SLICE_X13Y11.B4      net (fanout=1)        0.494   vga_uut/GND_2_o_GND_2_o_mux_12_OUT<2>
    SLICE_X13Y11.CLK     Tas                   0.322   vga_uut/v_count<3>
                                                       vga_uut/v_count_2_dpot
                                                       vga_uut/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (1.231ns logic, 1.513ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_uut/v_count_5 (FF)
  Destination:          vga_uut/v_count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.251 - 0.269)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_uut/v_count_5 to vga_uut/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.BQ      Tcko                  0.391   vga_uut/v_count<5>
                                                       vga_uut/v_count_5
    SLICE_X11Y10.D4      net (fanout=3)        0.408   vga_uut/v_count<5>
    SLICE_X11Y10.D       Tilo                  0.259   vga_uut/vsync_r
                                                       vga_uut/GND_2_o_GND_2_o_equal_11_o<9>21
    SLICE_X13Y11.A3      net (fanout=5)        0.524   vga_uut/GND_2_o_GND_2_o_equal_11_o<9>2
    SLICE_X13Y11.A       Tilo                  0.259   vga_uut/v_count<3>
                                                       vga_uut/Mmux_GND_2_o_GND_2_o_mux_12_OUT31
    SLICE_X13Y11.B4      net (fanout=1)        0.494   vga_uut/GND_2_o_GND_2_o_mux_12_OUT<2>
    SLICE_X13Y11.CLK     Tas                   0.322   vga_uut/v_count<3>
                                                       vga_uut/v_count_2_dpot
                                                       vga_uut/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (1.231ns logic, 1.426ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_uut/h_count_4 (SLICE_X14Y12.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_uut/h_count_3 (FF)
  Destination:          vga_uut/h_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_uut/h_count_3 to vga_uut/h_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.CQ      Tcko                  0.234   vga_uut/h_count<5>
                                                       vga_uut/h_count_3
    SLICE_X14Y12.C5      net (fanout=2)        0.063   vga_uut/h_count<3>
    SLICE_X14Y12.CLK     Tah         (-Th)    -0.131   vga_uut/h_count<5>
                                                       vga_uut/Mmux_GND_2_o_GND_2_o_mux_7_OUT51
                                                       vga_uut/h_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.365ns logic, 0.063ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_uut/h_count_2 (SLICE_X14Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_uut/h_count_1 (FF)
  Destination:          vga_uut/h_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_uut/h_count_1 to vga_uut/h_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.BQ      Tcko                  0.234   vga_uut/h_count<5>
                                                       vga_uut/h_count_1
    SLICE_X14Y12.B5      net (fanout=3)        0.072   vga_uut/h_count<1>
    SLICE_X14Y12.CLK     Tah         (-Th)    -0.131   vga_uut/h_count<5>
                                                       vga_uut/Mmux_GND_2_o_GND_2_o_mux_7_OUT31
                                                       vga_uut/h_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.365ns logic, 0.072ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------

Paths for end point vga_uut/pixel_reg_0 (SLICE_X13Y12.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_uut/pixel_reg_0 (FF)
  Destination:          vga_uut/pixel_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_uut/pixel_reg_0 to vga_uut/pixel_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.AQ      Tcko                  0.198   vga_uut/pixel_reg<1>
                                                       vga_uut/pixel_reg_0
    SLICE_X13Y12.A6      net (fanout=3)        0.029   vga_uut/pixel_reg<0>
    SLICE_X13Y12.CLK     Tah         (-Th)    -0.215   vga_uut/pixel_reg<1>
                                                       vga_uut/Mcount_pixel_reg_xor<0>11_INV_0
                                                       vga_uut/pixel_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.413ns logic, 0.029ns route)
                                                       (93.4% logic, 6.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_uut/v_count<1>/CLK
  Logical resource: vga_uut/v_count_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: vga_uut/v_count<1>/SR
  Logical resource: vga_uut/v_count_0/SR
  Location pin: SLICE_X12Y11.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.063|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 349 paths, 0 nets, and 172 connections

Design statistics:
   Minimum period:   3.063ns{1}   (Maximum frequency: 326.477MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 27 11:52:01 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 399 MB



