INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado_prj/i2c_scanner_v2/i2c_scanner_v2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
