#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Wed Nov  9 22:20:23 2022
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v successfully.
 0.055193s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/panguprj/tinydram/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
W: Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
W: Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 304)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 116)] Net clkfb in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 119)] Net pfden in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 120)] Net clkout0_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 121)] Net clkout0_2pad_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 122)] Net clkout1_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 123)] Net clkout2_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 124)] Net clkout3_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 125)] Net clkout4_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 126)] Net clkout5_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 127)] Net dyn_idiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 128)] Net dyn_odiv0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv4 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 133)] Net dyn_fdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 134)] Net dyn_duty0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 135)] Net dyn_duty1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 136)] Net dyn_duty2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 137)] Net dyn_duty3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 138)] Net dyn_duty4 in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[12] in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 147)] Net icp_base in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 148)] Net icp_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 149)] Net lpfres_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 150)] Net cripple_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 151)] Net phase_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 152)] Net phase_dir in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 153)] Net phase_step_n in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 154)] Net load_phase in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 155)] Net dyn_mdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/top.v(line number: 18)] Net clkin in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.589626s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (60.9%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.195936s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (63.8%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 2.526196s wall, 1.265625s user + 0.437500s system = 1.703125s CPU (67.4%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.087256s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (71.6%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.565575s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (63.5%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N188 N210 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N146 N153 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N87 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

Executing : FSM inference successfully.
 0.251239s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (18.7%)
Start sdm2adm.
I: Constant propagation done on N152 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
I: Constant propagation done on N282_0 (bmsREDAND).
I: Constant propagation done on N305_1 (bmsREDAND).
I: Constant propagation done on N286_1 (bmsREDAND).
I: Constant propagation done on N291_1 (bmsREDAND).
I: Constant propagation done on N295_2 (bmsREDAND).
I: Constant propagation done on N291_0 (bmsREDAND).
I: Constant propagation done on N300_2 (bmsREDAND).
I: Constant propagation done on N300_0 (bmsREDAND).
Executing : sdm2adm successfully.
 1.795835s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (18.3%)
Saving design to DB.
Action compile: Real time elapsed is 10.000 sec
Action compile: CPU time elapsed is 4.266 sec
Current time: Wed Nov  9 22:20:32 2022
Action compile: Peak memory pool usage is 157,360,128 bytes
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins pll1/u_pll_e1:CLKOUT0
Executing : get_pins pll1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.500000 -5.000000} -add
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.500000 -5.000000} -add successfully.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  l1/u_tinyriscv_core/u_clint/csr_state[4] l1/u_tinyriscv_core/u_clint/csr_state[3] l1/u_tinyriscv_core/u_clint/csr_state[2] l1/u_tinyriscv_core/u_clint/csr_state[1] l1/u_tinyriscv_core/u_clint/csr_state[0]
I: to  l1/u_tinyriscv_core/u_clint/csr_state_4 l1/u_tinyriscv_core/u_clint/csr_state_3 l1/u_tinyriscv_core/u_clint/csr_state_2 l1/u_tinyriscv_core/u_clint/csr_state_1 l1/u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/uart_0/state[3] l1/uart_0/state[2] l1/uart_0/state[1] l1/uart_0/state[0]
I: to  l1/uart_0/state_3 l1/uart_0/state_2 l1/uart_0/state_1 l1/uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/state[2] l1/u_jtag_top/u_jtag_dm/state[1] l1/u_jtag_top/u_jtag_dm/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/state_2 l1/u_jtag_top/u_jtag_dm/state_1 l1/u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/tx/state[2] l1/u_jtag_top/u_jtag_dm/tx/state[1] l1/u_jtag_top/u_jtag_dm/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/tx/state_2 l1/u_jtag_top/u_jtag_dm/tx/state_1 l1/u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_dm/rx/state[1] l1/u_jtag_top/u_jtag_dm/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/rx/state_1 l1/u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  l1/u_jtag_top/u_jtag_driver/jtag_state[3] l1/u_jtag_top/u_jtag_driver/jtag_state[2] l1/u_jtag_top/u_jtag_driver/jtag_state[1] l1/u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  l1/u_jtag_top/u_jtag_driver/jtag_state_15 l1/u_jtag_top/u_jtag_driver/jtag_state_14 l1/u_jtag_top/u_jtag_driver/jtag_state_13 l1/u_jtag_top/u_jtag_driver/jtag_state_12 l1/u_jtag_top/u_jtag_driver/jtag_state_11 l1/u_jtag_top/u_jtag_driver/jtag_state_10 l1/u_jtag_top/u_jtag_driver/jtag_state_9 l1/u_jtag_top/u_jtag_driver/jtag_state_8 l1/u_jtag_top/u_jtag_driver/jtag_state_7 l1/u_jtag_top/u_jtag_driver/jtag_state_6 l1/u_jtag_top/u_jtag_driver/jtag_state_5 l1/u_jtag_top/u_jtag_driver/jtag_state_4 l1/u_jtag_top/u_jtag_driver/jtag_state_3 l1/u_jtag_top/u_jtag_driver/jtag_state_2 l1/u_jtag_top/u_jtag_driver/jtag_state_1 l1/u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_driver/rx/state[1] l1/u_jtag_top/u_jtag_driver/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/rx/state_1 l1/u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_driver/tx/state[2] l1/u_jtag_top/u_jtag_driver/tx/state[1] l1/u_jtag_top/u_jtag_driver/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/tx/state_2 l1/u_jtag_top/u_jtag_driver/tx/state_1 l1/u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 1.324703s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (59.0%)
Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst l1/u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to l1/u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 2.922738s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (55.1%)
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst l1/timer_0/timer_ctrl[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
 19.655127s wall, 10.859375s user + 0.421875s system = 11.281250s CPU (57.4%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst l1/uart_0/data_r[17] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[18] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[19] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[20] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[21] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[22] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[23] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[24] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[25] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[26] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[27] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[28] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[29] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[30] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[31] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[16] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[3] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[4] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[5] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[7] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[10] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[11] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to l1/u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to l1/u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[5] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[6] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[7] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[8] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[9] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[10] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[11] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[12] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[13] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[14] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[15] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[16] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[17] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[18] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[19] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[20] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[21] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[22] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[23] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[24] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[25] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[26] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[27] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[28] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[29] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[30] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[9] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_we_o that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 1.295832s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (63.9%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 127.806435s wall, 65.828125s user + 0.468750s system = 66.296875s CPU (51.9%)
Start tech-optimization.
Executing : tech-optimization successfully.
 2.466382s wall, 1.578125s user + 0.000000s system = 1.578125s CPU (64.0%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000599s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 3.463475s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (65.0%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   369 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      8 uses
GTP_LUT2                    438 uses
GTP_LUT3                    430 uses
GTP_LUT4                    519 uses
GTP_LUT5                   1312 uses
GTP_LUT5CARRY               603 uses
GTP_LUT5M                  1691 uses
GTP_MUX2LUT6                550 uses
GTP_MUX2LUT7                173 uses
GTP_MUX2LUT8                 42 uses
GTP_PLL_E1                    1 use

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 5001 of 17536 (28.52%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 5001
Total Registers: 2900 of 26304 (11.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 96
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[10])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[11])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[12])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[13])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[14])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[15])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[16])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[17])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[18])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[19])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[1])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[20])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[21])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[22])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[23])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[24])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[25])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[26])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[27])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[28])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[29])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[2])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[30])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[31])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[3])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[4])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[5])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[6])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[7])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[8])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[9])   : 32
  CLK(clkin1), CE(l1.u_jtag_top.u_jtag_dm.N486)    : 40
  CLK(nt_jtag_TCK), CE(l1.u_jtag_top.u_jtag_driver.N231)       : 40
  CLK(clkin1), C(~nt_rst_ext_i)                    : 2
  CLK(clkin1), CP(~l1.jtag_rst_n)                  : 16
      CLK(clkin1), C(~l1.jtag_rst_n)               : 14
      CLK(clkin1), P(~l1.jtag_rst_n)               : 2
  CLK(nt_jtag_TCK), CP(~l1.jtag_rst_n)             : 30
      CLK(nt_jtag_TCK), C(~l1.jtag_rst_n)          : 26
      CLK(nt_jtag_TCK), P(~l1.jtag_rst_n)          : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst)             : 330
      CLK(clkin1), C(l1.u_ram.ram222.rst)          : 327
      CLK(clkin1), P(l1.u_ram.ram222.rst)          : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N464)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N488)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)           : 5
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N124)      : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N146)     : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N133)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N150)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N166)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N182)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N216)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N155)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N172)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N188)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N204)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N45)       : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N502)      : 8
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 7
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.rx_recv_over)    : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.tx_start)  : 8
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N154)      : 37
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.N266)       : 1
  CLK(clkin1), R(l1.jtag_reset_req_o)              : 5
  CLK(~nt_jtag_TCK), RS(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 90
  l1.u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)    : 2
  l1.u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)    : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)       : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)   : 4
  l1.uart_0.N464(from GTP_LUT3:Z)                  : 4
  l1.uart_0.N488(from GTP_LUT2:Z)                  : 4
  ~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)  : 4
  l1.u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)  : 5
  l1.u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)      : 5
  l1.gpio_0.N124(from GTP_LUT3:Z)                  : 6
  l1.timer_0.N146(from GTP_LUT5:Z)                 : 6
  l1.gpio_0.N133(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N150(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N166(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N182(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N216(from GTP_LUT3:Z)                  : 8
  l1.timer_0.N155(from GTP_LUT5:Z)                 : 8
  l1.timer_0.N172(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N188(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N204(from GTP_LUT5:Z)                 : 8
  l1.uart_0.N45(from GTP_LUT5:Z)                   : 8
  l1.uart_0.N502(from GTP_LUT3:Z)                  : 8
  l1.uart_0.N514(from GTP_LUT5:Z)                  : 8
  l1.uart_0.N531(from GTP_LUT5:Z)                  : 8
  l1.uart_0.rx_recv_over(from GTP_LUT2:Z)          : 8
  l1.uart_0.tx_start(from GTP_LUT3:Z)              : 8
  l1.u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)    : 20
  l1.u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)     : 32
  l1.u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT3:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.N42(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT4:Z)      : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)  : 33
  l1.u_tinyriscv_core.u_clint.N154(from GTP_LUT3:Z)      : 37
  l1.u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)  : 38
  l1.u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)      : 38
  l1.u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)    : 39
  l1.u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)    : 40
  l1.u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)    : 40
  l1.u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)  : 41
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)   : 63
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)     : 64
  l1.u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)      : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  clkin1(from GTP_PLL_E1:CLKOUT0)                  : 2667

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~l1.jtag_rst_n(from GTP_INV:Z)                   : 531
  l1.u_ram.ram222.rst(from GTP_LUT2:Z)             : 1284

Number of DFF:RS Signals : 3
  l1.u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)      : 1
  l1.jtag_reset_req_o(from GTP_DFF_C:Q)            : 5
  l1.u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)   : 5

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2763           0  {pll1/u_pll_e1/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      50.725 MHz          5.000         19.714        -14.714
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -14.714  -57740.592           5926           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -1.408   -1615.428           1380           1724
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     2.630       0.000              0           1724
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.583       0.000              0           2763
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [0]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.670       5.849         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
                                                                                   l1/N4/I0 (GTP_LUT1)
                                   td                    0.174       6.023 f       l1/N4/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.893         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       9.302 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.302         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   9.302         Logic Levels: 2  
                                                                                   Logic: 2.908ns(65.378%), Route: 1.540ns(34.622%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [0] 
                                                                                   l1/N101inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N101_inv      
                                                                                   l1.gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [2] 
                                                                                   l1/N103inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N103_inv      
                                                                                   l1.gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : l1/uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       l1/uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 169.000 sec
Action synthesize: CPU time elapsed is 88.328 sec
Current time: Wed Nov  9 22:23:22 2022
Action synthesize: Peak memory pool usage is 483,471,360 bytes
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance l1/u_jtag_top/u_jtag_driver/N260).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clkin1 in design, driver pin CLKOUT0(instance pll1/u_pll_e1) -> load pin CLK(instance l1/gpio_0/data_r[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.640625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2900     | 26304         | 12                  
| LUT                   | 5001     | 17536         | 29                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 48       | 48            | 100                 
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 16.000 sec
Action dev_map: CPU time elapsed is 8.188 sec
Current time: Wed Nov  9 22:23:41 2022
Action dev_map: Peak memory pool usage is 284,065,792 bytes
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_81 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 15.02 sec.
Run super clustering :
	Initial slack -28454.
	14 iterations finished.
	Final slack -18318.
Super clustering done.
Design Utilization : 29%.
Global placement takes 11.98 sec.
Wirelength after global placement is 86123.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst l1.gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst l1.gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Wirelength after Macro cell placement is 93359.
Macro cell placement takes 0.19 sec.
Run super clustering :
	Initial slack -28454.
	14 iterations finished.
	Final slack -18318.
Super clustering done.
Design Utilization : 29%.
Wirelength after post global placement is 86190.
Post global placement takes 8.20 sec.
Wirelength after legalization is 90835.
Legalization takes 1.02 sec.
Worst slack before Replication Place is -17370.
Wirelength after replication placement is 90835.
Legalized cost -17370.000000.
The detailed placement ends at 20th iteration.
Wirelength after detailed placement is 98630.
Timing-driven detailed placement takes 32.92 sec.
Placement done.
Total placement takes 71.69 sec.
Finished placement. (CPU time elapsed 0h:01m:13s)

Routing started.
Building routing graph takes 2.14 sec.
Worst slack is -11323.
Processing design graph takes 0.67 sec.
Total memory for routing:
	51.095058 M.
Total nets for routing : 7672.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 171 nets, it takes 0.08 sec.
Unrouted nets 149 at the end of iteration 0.
Unrouted nets 139 at the end of iteration 1.
Unrouted nets 126 at the end of iteration 2.
Unrouted nets 113 at the end of iteration 3.
Unrouted nets 95 at the end of iteration 4.
Unrouted nets 59 at the end of iteration 5.
Unrouted nets 37 at the end of iteration 6.
Unrouted nets 35 at the end of iteration 7.
Unrouted nets 34 at the end of iteration 8.
Unrouted nets 35 at the end of iteration 9.
Unrouted nets 26 at the end of iteration 10.
Unrouted nets 22 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 13 at the end of iteration 13.
Unrouted nets 10 at the end of iteration 14.
Unrouted nets 11 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 4 at the end of iteration 21.
Unrouted nets 4 at the end of iteration 22.
Unrouted nets 5 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 1 at the end of iteration 32.
Unrouted nets 0 at the end of iteration 33.
Global Routing step 2 processed 438 nets, it takes 2.08 sec.
Unrouted nets 237 at the end of iteration 0.
Unrouted nets 162 at the end of iteration 1.
Unrouted nets 131 at the end of iteration 2.
Unrouted nets 96 at the end of iteration 3.
Unrouted nets 84 at the end of iteration 4.
Unrouted nets 77 at the end of iteration 5.
Unrouted nets 62 at the end of iteration 6.
Unrouted nets 41 at the end of iteration 7.
Unrouted nets 31 at the end of iteration 8.
Unrouted nets 30 at the end of iteration 9.
Unrouted nets 27 at the end of iteration 10.
Unrouted nets 9 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 1 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 3 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 1 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 3 processed 327 nets, it takes 5.56 sec.
Global routing takes 7.72 sec.
Total 10354 subnets.
    forward max bucket size 22961 , backward 1130.
        Unrouted nets 8262 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.203125 sec.
    forward max bucket size 24390 , backward 1009.
        Unrouted nets 7475 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.953125 sec.
    forward max bucket size 25695 , backward 1049.
        Unrouted nets 6784 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.078125 sec.
    forward max bucket size 26651 , backward 1049.
        Unrouted nets 6152 at the end of iteration 3.
    route iteration 3, CPU time elapsed 3.437500 sec.
    forward max bucket size 27541 , backward 1073.
        Unrouted nets 5696 at the end of iteration 4.
    route iteration 4, CPU time elapsed 4.640625 sec.
    forward max bucket size 1028 , backward 1040.
        Unrouted nets 5379 at the end of iteration 5.
    route iteration 5, CPU time elapsed 7.390625 sec.
    forward max bucket size 1047 , backward 1014.
        Unrouted nets 5108 at the end of iteration 6.
    route iteration 6, CPU time elapsed 5.015625 sec.
    forward max bucket size 1227 , backward 1177.
        Unrouted nets 4769 at the end of iteration 7.
    route iteration 7, CPU time elapsed 4.578125 sec.
    forward max bucket size 878 , backward 990.
        Unrouted nets 4349 at the end of iteration 8.
    route iteration 8, CPU time elapsed 5.218750 sec.
    forward max bucket size 32468 , backward 1122.
        Unrouted nets 3948 at the end of iteration 9.
    route iteration 9, CPU time elapsed 5.265625 sec.
    forward max bucket size 712 , backward 803.
        Unrouted nets 3608 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.234375 sec.
    forward max bucket size 1232 , backward 824.
        Unrouted nets 3245 at the end of iteration 11.
    route iteration 11, CPU time elapsed 3.343750 sec.
    forward max bucket size 34781 , backward 882.
        Unrouted nets 2994 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.140625 sec.
    forward max bucket size 836 , backward 1024.
        Unrouted nets 2773 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.437500 sec.
    forward max bucket size 35484 , backward 559.
        Unrouted nets 2640 at the end of iteration 14.
    route iteration 14, CPU time elapsed 3.890625 sec.
    forward max bucket size 803 , backward 908.
        Unrouted nets 2549 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.937500 sec.
    forward max bucket size 728 , backward 761.
        Unrouted nets 2321 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.890625 sec.
    forward max bucket size 37338 , backward 804.
        Unrouted nets 2188 at the end of iteration 17.
    route iteration 17, CPU time elapsed 3.906250 sec.
    forward max bucket size 37292 , backward 711.
        Unrouted nets 1997 at the end of iteration 18.
    route iteration 18, CPU time elapsed 3.343750 sec.
    forward max bucket size 37667 , backward 498.
        Unrouted nets 1982 at the end of iteration 19.
    route iteration 19, CPU time elapsed 3.812500 sec.
    forward max bucket size 38294 , backward 835.
        Unrouted nets 1831 at the end of iteration 20.
    route iteration 20, CPU time elapsed 3.453125 sec.
    forward max bucket size 598 , backward 617.
        Unrouted nets 1719 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.093750 sec.
    forward max bucket size 38495 , backward 1073.
        Unrouted nets 1607 at the end of iteration 22.
    route iteration 22, CPU time elapsed 2.296875 sec.
    forward max bucket size 918 , backward 643.
        Unrouted nets 1487 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.171875 sec.
    forward max bucket size 497 , backward 778.
        Unrouted nets 1369 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.500000 sec.
    forward max bucket size 572 , backward 965.
        Unrouted nets 1321 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.718750 sec.
    forward max bucket size 964 , backward 658.
        Unrouted nets 1317 at the end of iteration 26.
    route iteration 26, CPU time elapsed 1.875000 sec.
    forward max bucket size 39700 , backward 560.
        Unrouted nets 1263 at the end of iteration 27.
    route iteration 27, CPU time elapsed 2.515625 sec.
    forward max bucket size 576 , backward 674.
        Unrouted nets 1209 at the end of iteration 28.
    route iteration 28, CPU time elapsed 1.671875 sec.
    forward max bucket size 39908 , backward 839.
        Unrouted nets 1145 at the end of iteration 29.
    route iteration 29, CPU time elapsed 2.484375 sec.
    forward max bucket size 39890 , backward 880.
        Unrouted nets 1130 at the end of iteration 30.
    route iteration 30, CPU time elapsed 1.953125 sec.
    forward max bucket size 40752 , backward 423.
        Unrouted nets 1051 at the end of iteration 31.
    route iteration 31, CPU time elapsed 1.796875 sec.
    forward max bucket size 1188 , backward 1307.
        Unrouted nets 1056 at the end of iteration 32.
    route iteration 32, CPU time elapsed 1.343750 sec.
    forward max bucket size 963 , backward 668.
        Unrouted nets 978 at the end of iteration 33.
    route iteration 33, CPU time elapsed 1.000000 sec.
    forward max bucket size 534 , backward 1023.
        Unrouted nets 958 at the end of iteration 34.
    route iteration 34, CPU time elapsed 1.062500 sec.
    forward max bucket size 516 , backward 407.
        Unrouted nets 943 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.968750 sec.
    forward max bucket size 502 , backward 646.
        Unrouted nets 858 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.906250 sec.
    forward max bucket size 474 , backward 782.
        Unrouted nets 826 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.703125 sec.
    forward max bucket size 574 , backward 721.
        Unrouted nets 750 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.687500 sec.
    forward max bucket size 565 , backward 637.
        Unrouted nets 699 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.734375 sec.
    forward max bucket size 41237 , backward 439.
        Unrouted nets 657 at the end of iteration 40.
    route iteration 40, CPU time elapsed 1.234375 sec.
    forward max bucket size 511 , backward 382.
        Unrouted nets 702 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.796875 sec.
    forward max bucket size 467 , backward 517.
        Unrouted nets 705 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.656250 sec.
    forward max bucket size 1092 , backward 742.
        Unrouted nets 617 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.984375 sec.
    forward max bucket size 1127 , backward 889.
        Unrouted nets 572 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.781250 sec.
    forward max bucket size 430 , backward 469.
        Unrouted nets 558 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.625000 sec.
    forward max bucket size 438 , backward 947.
        Unrouted nets 534 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.875000 sec.
    forward max bucket size 354 , backward 418.
        Unrouted nets 517 at the end of iteration 47.
    route iteration 47, CPU time elapsed 1.046875 sec.
    forward max bucket size 311 , backward 422.
        Unrouted nets 506 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.828125 sec.
    forward max bucket size 270 , backward 406.
        Unrouted nets 487 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.718750 sec.
    forward max bucket size 836 , backward 425.
        Unrouted nets 501 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.796875 sec.
    forward max bucket size 418 , backward 371.
        Unrouted nets 479 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.765625 sec.
    forward max bucket size 440 , backward 281.
        Unrouted nets 453 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.859375 sec.
    forward max bucket size 392 , backward 337.
        Unrouted nets 411 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.687500 sec.
    forward max bucket size 382 , backward 488.
        Unrouted nets 402 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.640625 sec.
    forward max bucket size 468 , backward 289.
        Unrouted nets 415 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.765625 sec.
    forward max bucket size 519 , backward 464.
        Unrouted nets 379 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.453125 sec.
    forward max bucket size 377 , backward 409.
        Unrouted nets 379 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.687500 sec.
    forward max bucket size 310 , backward 245.
        Unrouted nets 343 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.640625 sec.
    forward max bucket size 495 , backward 447.
        Unrouted nets 315 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.625000 sec.
    forward max bucket size 350 , backward 463.
        Unrouted nets 314 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.687500 sec.
    forward max bucket size 460 , backward 278.
        Unrouted nets 313 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.703125 sec.
    forward max bucket size 1089 , backward 406.
        Unrouted nets 276 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.562500 sec.
    forward max bucket size 400 , backward 352.
        Unrouted nets 269 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.578125 sec.
    forward max bucket size 298 , backward 524.
        Unrouted nets 251 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.484375 sec.
    forward max bucket size 246 , backward 201.
        Unrouted nets 251 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.421875 sec.
    forward max bucket size 433 , backward 294.
        Unrouted nets 260 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.515625 sec.
    forward max bucket size 232 , backward 200.
        Unrouted nets 247 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.562500 sec.
    forward max bucket size 286 , backward 266.
        Unrouted nets 217 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.437500 sec.
    forward max bucket size 280 , backward 241.
        Unrouted nets 204 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.593750 sec.
    forward max bucket size 366 , backward 366.
        Unrouted nets 208 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.546875 sec.
    forward max bucket size 327 , backward 420.
        Unrouted nets 196 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.343750 sec.
    forward max bucket size 1209 , backward 1159.
        Unrouted nets 176 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.281250 sec.
    forward max bucket size 257 , backward 241.
        Unrouted nets 157 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.187500 sec.
    forward max bucket size 394 , backward 309.
        Unrouted nets 161 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.328125 sec.
    forward max bucket size 367 , backward 228.
        Unrouted nets 179 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.218750 sec.
    forward max bucket size 258 , backward 189.
        Unrouted nets 177 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.218750 sec.
    forward max bucket size 253 , backward 300.
        Unrouted nets 173 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.328125 sec.
    forward max bucket size 328 , backward 631.
        Unrouted nets 172 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.375000 sec.
    forward max bucket size 323 , backward 311.
        Unrouted nets 189 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.390625 sec.
    forward max bucket size 370 , backward 344.
        Unrouted nets 174 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.421875 sec.
    forward max bucket size 465 , backward 235.
        Unrouted nets 164 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.343750 sec.
    forward max bucket size 438 , backward 344.
        Unrouted nets 149 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.296875 sec.
    forward max bucket size 849 , backward 484.
        Unrouted nets 141 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.265625 sec.
    forward max bucket size 928 , backward 323.
        Unrouted nets 139 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.218750 sec.
    forward max bucket size 330 , backward 451.
        Unrouted nets 165 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.312500 sec.
    forward max bucket size 213 , backward 212.
        Unrouted nets 157 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.312500 sec.
    forward max bucket size 217 , backward 393.
        Unrouted nets 140 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.265625 sec.
    forward max bucket size 763 , backward 435.
        Unrouted nets 148 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.406250 sec.
    forward max bucket size 854 , backward 679.
        Unrouted nets 129 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.250000 sec.
    forward max bucket size 348 , backward 276.
        Unrouted nets 128 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.343750 sec.
    forward max bucket size 528 , backward 330.
        Unrouted nets 128 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.390625 sec.
    forward max bucket size 249 , backward 176.
        Unrouted nets 131 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.234375 sec.
    forward max bucket size 271 , backward 193.
        Unrouted nets 122 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.406250 sec.
    forward max bucket size 161 , backward 120.
        Unrouted nets 121 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.265625 sec.
    forward max bucket size 200 , backward 208.
        Unrouted nets 114 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.265625 sec.
    forward max bucket size 169 , backward 215.
        Unrouted nets 122 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.281250 sec.
    forward max bucket size 182 , backward 173.
        Unrouted nets 127 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.234375 sec.
    forward max bucket size 378 , backward 189.
        Unrouted nets 118 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.156250 sec.
    forward max bucket size 190 , backward 210.
        Unrouted nets 101 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.250000 sec.
    forward max bucket size 305 , backward 307.
        Unrouted nets 94 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.250000 sec.
    forward max bucket size 293 , backward 362.
        Unrouted nets 94 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.156250 sec.
    forward max bucket size 196 , backward 153.
        Unrouted nets 79 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.031250 sec.
    forward max bucket size 219 , backward 295.
        Unrouted nets 67 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.140625 sec.
    forward max bucket size 150 , backward 181.
        Unrouted nets 71 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.078125 sec.
    forward max bucket size 183 , backward 232.
        Unrouted nets 90 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.156250 sec.
    forward max bucket size 268 , backward 292.
        Unrouted nets 88 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.203125 sec.
    forward max bucket size 172 , backward 121.
        Unrouted nets 81 at the end of iteration 107.
    route iteration 107, CPU time elapsed 0.203125 sec.
    forward max bucket size 87 , backward 185.
        Unrouted nets 69 at the end of iteration 108.
    route iteration 108, CPU time elapsed 0.171875 sec.
    forward max bucket size 280 , backward 263.
        Unrouted nets 64 at the end of iteration 109.
    route iteration 109, CPU time elapsed 0.078125 sec.
    forward max bucket size 372 , backward 268.
        Unrouted nets 54 at the end of iteration 110.
    route iteration 110, CPU time elapsed 0.078125 sec.
    forward max bucket size 384 , backward 243.
        Unrouted nets 44 at the end of iteration 111.
    route iteration 111, CPU time elapsed 0.093750 sec.
    forward max bucket size 385 , backward 61.
        Unrouted nets 37 at the end of iteration 112.
    route iteration 112, CPU time elapsed 0.062500 sec.
    forward max bucket size 39 , backward 42.
        Unrouted nets 30 at the end of iteration 113.
    route iteration 113, CPU time elapsed 0.125000 sec.
    forward max bucket size 83 , backward 151.
        Unrouted nets 32 at the end of iteration 114.
    route iteration 114, CPU time elapsed 0.031250 sec.
    forward max bucket size 70 , backward 117.
        Unrouted nets 33 at the end of iteration 115.
    route iteration 115, CPU time elapsed 0.093750 sec.
    forward max bucket size 74 , backward 152.
        Unrouted nets 40 at the end of iteration 116.
    route iteration 116, CPU time elapsed 0.093750 sec.
    forward max bucket size 86 , backward 194.
        Unrouted nets 46 at the end of iteration 117.
    route iteration 117, CPU time elapsed 0.078125 sec.
    forward max bucket size 158 , backward 199.
        Unrouted nets 44 at the end of iteration 118.
    route iteration 118, CPU time elapsed 0.156250 sec.
    forward max bucket size 188 , backward 192.
        Unrouted nets 37 at the end of iteration 119.
    route iteration 119, CPU time elapsed 0.078125 sec.
    forward max bucket size 260 , backward 190.
        Unrouted nets 51 at the end of iteration 120.
    route iteration 120, CPU time elapsed 0.093750 sec.
    forward max bucket size 545 , backward 163.
        Unrouted nets 44 at the end of iteration 121.
    route iteration 121, CPU time elapsed 0.125000 sec.
    forward max bucket size 296 , backward 278.
        Unrouted nets 51 at the end of iteration 122.
    route iteration 122, CPU time elapsed 0.109375 sec.
    forward max bucket size 179 , backward 295.
        Unrouted nets 50 at the end of iteration 123.
    route iteration 123, CPU time elapsed 0.062500 sec.
    forward max bucket size 99 , backward 238.
        Unrouted nets 52 at the end of iteration 124.
    route iteration 124, CPU time elapsed 0.078125 sec.
    forward max bucket size 63 , backward 253.
        Unrouted nets 57 at the end of iteration 125.
    route iteration 125, CPU time elapsed 0.140625 sec.
    forward max bucket size 177 , backward 63.
        Unrouted nets 60 at the end of iteration 126.
    route iteration 126, CPU time elapsed 0.078125 sec.
    forward max bucket size 278 , backward 76.
        Unrouted nets 60 at the end of iteration 127.
    route iteration 127, CPU time elapsed 0.078125 sec.
    forward max bucket size 37 , backward 37.
        Unrouted nets 59 at the end of iteration 128.
    route iteration 128, CPU time elapsed 0.046875 sec.
    forward max bucket size 188 , backward 249.
        Unrouted nets 61 at the end of iteration 129.
    route iteration 129, CPU time elapsed 0.156250 sec.
    forward max bucket size 570 , backward 239.
        Unrouted nets 60 at the end of iteration 130.
    route iteration 130, CPU time elapsed 0.109375 sec.
    forward max bucket size 459 , backward 199.
        Unrouted nets 54 at the end of iteration 131.
    route iteration 131, CPU time elapsed 0.109375 sec.
    forward max bucket size 161 , backward 211.
        Unrouted nets 35 at the end of iteration 132.
    route iteration 132, CPU time elapsed 0.078125 sec.
    forward max bucket size 214 , backward 206.
        Unrouted nets 40 at the end of iteration 133.
    route iteration 133, CPU time elapsed 0.078125 sec.
    forward max bucket size 131 , backward 462.
        Unrouted nets 35 at the end of iteration 134.
    route iteration 134, CPU time elapsed 0.109375 sec.
    forward max bucket size 135 , backward 450.
        Unrouted nets 35 at the end of iteration 135.
    route iteration 135, CPU time elapsed 0.109375 sec.
    forward max bucket size 133 , backward 178.
        Unrouted nets 31 at the end of iteration 136.
    route iteration 136, CPU time elapsed 0.093750 sec.
    forward max bucket size 127 , backward 90.
        Unrouted nets 31 at the end of iteration 137.
    route iteration 137, CPU time elapsed 0.109375 sec.
    forward max bucket size 231 , backward 63.
        Unrouted nets 37 at the end of iteration 138.
    route iteration 138, CPU time elapsed 0.156250 sec.
    forward max bucket size 146 , backward 132.
        Unrouted nets 36 at the end of iteration 139.
    route iteration 139, CPU time elapsed 0.140625 sec.
    forward max bucket size 54 , backward 108.
        Unrouted nets 24 at the end of iteration 140.
    route iteration 140, CPU time elapsed 0.078125 sec.
    forward max bucket size 140 , backward 158.
        Unrouted nets 26 at the end of iteration 141.
    route iteration 141, CPU time elapsed 0.062500 sec.
    forward max bucket size 51 , backward 48.
        Unrouted nets 15 at the end of iteration 142.
    route iteration 142, CPU time elapsed 0.062500 sec.
    forward max bucket size 177 , backward 175.
        Unrouted nets 17 at the end of iteration 143.
    route iteration 143, CPU time elapsed 0.015625 sec.
    forward max bucket size 301 , backward 201.
        Unrouted nets 28 at the end of iteration 144.
    route iteration 144, CPU time elapsed 0.078125 sec.
    forward max bucket size 120 , backward 104.
        Unrouted nets 22 at the end of iteration 145.
    route iteration 145, CPU time elapsed 0.093750 sec.
    forward max bucket size 72 , backward 59.
        Unrouted nets 22 at the end of iteration 146.
    route iteration 146, CPU time elapsed 0.000000 sec.
    forward max bucket size 69 , backward 55.
        Unrouted nets 24 at the end of iteration 147.
    route iteration 147, CPU time elapsed 0.046875 sec.
    forward max bucket size 575 , backward 199.
        Unrouted nets 23 at the end of iteration 148.
    route iteration 148, CPU time elapsed 0.062500 sec.
    forward max bucket size 321 , backward 136.
        Unrouted nets 16 at the end of iteration 149.
    route iteration 149, CPU time elapsed 0.046875 sec.
    forward max bucket size 67 , backward 55.
        Unrouted nets 15 at the end of iteration 150.
    route iteration 150, CPU time elapsed 0.078125 sec.
    forward max bucket size 182 , backward 361.
        Unrouted nets 21 at the end of iteration 151.
    route iteration 151, CPU time elapsed 0.031250 sec.
    forward max bucket size 96 , backward 272.
        Unrouted nets 18 at the end of iteration 152.
    route iteration 152, CPU time elapsed 0.093750 sec.
    forward max bucket size 111 , backward 59.
        Unrouted nets 18 at the end of iteration 153.
    route iteration 153, CPU time elapsed 0.046875 sec.
    forward max bucket size 185 , backward 308.
        Unrouted nets 26 at the end of iteration 154.
    route iteration 154, CPU time elapsed 0.125000 sec.
    forward max bucket size 204 , backward 327.
        Unrouted nets 19 at the end of iteration 155.
    route iteration 155, CPU time elapsed 0.093750 sec.
    forward max bucket size 153 , backward 354.
        Unrouted nets 20 at the end of iteration 156.
    route iteration 156, CPU time elapsed 0.062500 sec.
    forward max bucket size 62 , backward 333.
        Unrouted nets 22 at the end of iteration 157.
    route iteration 157, CPU time elapsed 0.125000 sec.
    forward max bucket size 190 , backward 67.
        Unrouted nets 26 at the end of iteration 158.
    route iteration 158, CPU time elapsed 0.046875 sec.
    forward max bucket size 166 , backward 95.
        Unrouted nets 27 at the end of iteration 159.
    route iteration 159, CPU time elapsed 0.031250 sec.
    forward max bucket size 244 , backward 80.
        Unrouted nets 24 at the end of iteration 160.
    route iteration 160, CPU time elapsed 0.109375 sec.
    forward max bucket size 151 , backward 367.
        Unrouted nets 18 at the end of iteration 161.
    route iteration 161, CPU time elapsed 0.093750 sec.
    forward max bucket size 260 , backward 91.
        Unrouted nets 19 at the end of iteration 162.
    route iteration 162, CPU time elapsed 0.078125 sec.
    forward max bucket size 306 , backward 141.
        Unrouted nets 20 at the end of iteration 163.
    route iteration 163, CPU time elapsed 0.015625 sec.
    forward max bucket size 373 , backward 43.
        Unrouted nets 17 at the end of iteration 164.
    route iteration 164, CPU time elapsed 0.109375 sec.
    forward max bucket size 68 , backward 68.
        Unrouted nets 22 at the end of iteration 165.
    route iteration 165, CPU time elapsed 0.109375 sec.
    forward max bucket size 281 , backward 42.
        Unrouted nets 32 at the end of iteration 166.
    route iteration 166, CPU time elapsed 0.046875 sec.
    forward max bucket size 196 , backward 120.
        Unrouted nets 38 at the end of iteration 167.
    route iteration 167, CPU time elapsed 0.031250 sec.
    forward max bucket size 461 , backward 195.
        Unrouted nets 41 at the end of iteration 168.
    route iteration 168, CPU time elapsed 0.093750 sec.
    forward max bucket size 119 , backward 197.
        Unrouted nets 41 at the end of iteration 169.
    route iteration 169, CPU time elapsed 0.125000 sec.
    forward max bucket size 126 , backward 208.
        Unrouted nets 48 at the end of iteration 170.
    route iteration 170, CPU time elapsed 0.093750 sec.
    forward max bucket size 131 , backward 240.
        Unrouted nets 38 at the end of iteration 171.
    route iteration 171, CPU time elapsed 0.078125 sec.
    forward max bucket size 135 , backward 202.
        Unrouted nets 33 at the end of iteration 172.
    route iteration 172, CPU time elapsed 0.218750 sec.
    forward max bucket size 145 , backward 180.
        Unrouted nets 30 at the end of iteration 173.
    route iteration 173, CPU time elapsed 0.125000 sec.
    forward max bucket size 62 , backward 83.
        Unrouted nets 36 at the end of iteration 174.
    route iteration 174, CPU time elapsed 0.093750 sec.
    forward max bucket size 113 , backward 89.
        Unrouted nets 51 at the end of iteration 175.
    route iteration 175, CPU time elapsed 0.093750 sec.
    forward max bucket size 95 , backward 116.
        Unrouted nets 60 at the end of iteration 176.
    route iteration 176, CPU time elapsed 0.156250 sec.
    forward max bucket size 115 , backward 102.
        Unrouted nets 43 at the end of iteration 177.
    route iteration 177, CPU time elapsed 0.218750 sec.
    forward max bucket size 96 , backward 79.
        Unrouted nets 37 at the end of iteration 178.
    route iteration 178, CPU time elapsed 0.109375 sec.
    forward max bucket size 98 , backward 141.
        Unrouted nets 41 at the end of iteration 179.
    route iteration 179, CPU time elapsed 0.031250 sec.
    forward max bucket size 85 , backward 152.
        Unrouted nets 55 at the end of iteration 180.
    route iteration 180, CPU time elapsed 0.062500 sec.
    forward max bucket size 97 , backward 152.
        Unrouted nets 58 at the end of iteration 181.
    route iteration 181, CPU time elapsed 0.093750 sec.
    forward max bucket size 96 , backward 196.
        Unrouted nets 57 at the end of iteration 182.
    route iteration 182, CPU time elapsed 0.203125 sec.
    forward max bucket size 138 , backward 158.
        Unrouted nets 51 at the end of iteration 183.
    route iteration 183, CPU time elapsed 0.171875 sec.
    forward max bucket size 137 , backward 140.
        Unrouted nets 53 at the end of iteration 184.
    route iteration 184, CPU time elapsed 0.125000 sec.
    forward max bucket size 111 , backward 67.
        Unrouted nets 58 at the end of iteration 185.
    route iteration 185, CPU time elapsed 0.140625 sec.
    forward max bucket size 195 , backward 66.
        Unrouted nets 65 at the end of iteration 186.
    route iteration 186, CPU time elapsed 0.250000 sec.
    forward max bucket size 195 , backward 208.
        Unrouted nets 57 at the end of iteration 187.
    route iteration 187, CPU time elapsed 0.218750 sec.
    forward max bucket size 283 , backward 178.
        Unrouted nets 46 at the end of iteration 188.
    route iteration 188, CPU time elapsed 0.234375 sec.
    forward max bucket size 363 , backward 250.
        Unrouted nets 38 at the end of iteration 189.
    route iteration 189, CPU time elapsed 0.109375 sec.
    forward max bucket size 411 , backward 257.
        Unrouted nets 30 at the end of iteration 190.
    route iteration 190, CPU time elapsed 0.140625 sec.
    forward max bucket size 976 , backward 249.
        Unrouted nets 33 at the end of iteration 191.
    route iteration 191, CPU time elapsed 0.078125 sec.
    forward max bucket size 384 , backward 144.
        Unrouted nets 37 at the end of iteration 192.
    route iteration 192, CPU time elapsed 0.000000 sec.
    forward max bucket size 454 , backward 121.
        Unrouted nets 38 at the end of iteration 193.
    route iteration 193, CPU time elapsed 0.156250 sec.
    forward max bucket size 455 , backward 159.
        Unrouted nets 33 at the end of iteration 194.
    route iteration 194, CPU time elapsed 0.062500 sec.
    forward max bucket size 501 , backward 190.
        Unrouted nets 28 at the end of iteration 195.
    route iteration 195, CPU time elapsed 0.046875 sec.
    forward max bucket size 131 , backward 187.
        Unrouted nets 27 at the end of iteration 196.
    route iteration 196, CPU time elapsed 0.031250 sec.
    forward max bucket size 95 , backward 193.
        Unrouted nets 26 at the end of iteration 197.
    route iteration 197, CPU time elapsed 0.000000 sec.
    forward max bucket size 89 , backward 120.
        Unrouted nets 22 at the end of iteration 198.
    route iteration 198, CPU time elapsed 0.125000 sec.
    forward max bucket size 85 , backward 82.
        Unrouted nets 22 at the end of iteration 199.
    route iteration 199, CPU time elapsed 0.078125 sec.
    forward max bucket size 146 , backward 51.
        Unrouted nets 22 at the end of iteration 200.
    route iteration 200, CPU time elapsed 0.078125 sec.
    forward max bucket size 193 , backward 48.
        Unrouted nets 26 at the end of iteration 201.
    route iteration 201, CPU time elapsed 0.015625 sec.
    forward max bucket size 91 , backward 104.
        Unrouted nets 30 at the end of iteration 202.
    route iteration 202, CPU time elapsed 0.109375 sec.
    forward max bucket size 147 , backward 407.
        Unrouted nets 22 at the end of iteration 203.
    route iteration 203, CPU time elapsed 0.046875 sec.
    forward max bucket size 137 , backward 406.
        Unrouted nets 22 at the end of iteration 204.
    route iteration 204, CPU time elapsed 0.078125 sec.
    forward max bucket size 177 , backward 405.
        Unrouted nets 18 at the end of iteration 205.
    route iteration 205, CPU time elapsed 0.015625 sec.
    forward max bucket size 173 , backward 103.
        Unrouted nets 18 at the end of iteration 206.
    route iteration 206, CPU time elapsed 0.046875 sec.
    forward max bucket size 137 , backward 72.
        Unrouted nets 22 at the end of iteration 207.
    route iteration 207, CPU time elapsed 0.062500 sec.
    forward max bucket size 156 , backward 76.
        Unrouted nets 24 at the end of iteration 208.
    route iteration 208, CPU time elapsed 0.015625 sec.
    forward max bucket size 137 , backward 78.
        Unrouted nets 24 at the end of iteration 209.
    route iteration 209, CPU time elapsed 0.046875 sec.
    forward max bucket size 276 , backward 250.
        Unrouted nets 19 at the end of iteration 210.
    route iteration 210, CPU time elapsed 0.000000 sec.
    forward max bucket size 271 , backward 249.
        Unrouted nets 20 at the end of iteration 211.
    route iteration 211, CPU time elapsed 0.062500 sec.
    forward max bucket size 277 , backward 368.
        Unrouted nets 17 at the end of iteration 212.
    route iteration 212, CPU time elapsed 0.015625 sec.
    forward max bucket size 354 , backward 501.
        Unrouted nets 12 at the end of iteration 213.
    route iteration 213, CPU time elapsed 0.015625 sec.
    forward max bucket size 352 , backward 507.
        Unrouted nets 12 at the end of iteration 214.
    route iteration 214, CPU time elapsed 0.078125 sec.
    forward max bucket size 69 , backward 58.
        Unrouted nets 19 at the end of iteration 215.
    route iteration 215, CPU time elapsed 0.062500 sec.
    forward max bucket size 60 , backward 51.
        Unrouted nets 12 at the end of iteration 216.
    route iteration 216, CPU time elapsed 0.062500 sec.
    forward max bucket size 79 , backward 63.
        Unrouted nets 12 at the end of iteration 217.
    route iteration 217, CPU time elapsed 0.031250 sec.
    forward max bucket size 170 , backward 123.
        Unrouted nets 14 at the end of iteration 218.
    route iteration 218, CPU time elapsed 0.015625 sec.
    forward max bucket size 189 , backward 63.
        Unrouted nets 19 at the end of iteration 219.
    route iteration 219, CPU time elapsed 0.109375 sec.
    forward max bucket size 188 , backward 67.
        Unrouted nets 16 at the end of iteration 220.
    route iteration 220, CPU time elapsed 0.140625 sec.
    forward max bucket size 78 , backward 176.
        Unrouted nets 16 at the end of iteration 221.
    route iteration 221, CPU time elapsed 0.093750 sec.
    forward max bucket size 83 , backward 102.
        Unrouted nets 8 at the end of iteration 222.
    route iteration 222, CPU time elapsed 0.125000 sec.
    forward max bucket size 91 , backward 67.
        Unrouted nets 4 at the end of iteration 223.
    route iteration 223, CPU time elapsed 0.046875 sec.
    forward max bucket size 36 , backward 33.
        Unrouted nets 3 at the end of iteration 224.
    route iteration 224, CPU time elapsed 0.046875 sec.
    forward max bucket size 53 , backward 44.
        Unrouted nets 2 at the end of iteration 225.
    route iteration 225, CPU time elapsed 0.046875 sec.
    forward max bucket size 5 , backward 5.
        Unrouted nets 2 at the end of iteration 226.
    route iteration 226, CPU time elapsed 0.015625 sec.
    forward max bucket size 5 , backward 5.
        Unrouted nets 0 at the end of iteration 227.
    route iteration 227, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 151.88 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMS_86_141.
I: Route-6001: Insert route through in CLMS_102_129.
I: Route-6001: Insert route through in CLMA_118_152.
I: Route-6001: Insert route through in CLMS_78_249.
I: Route-6001: Insert route through in CLMA_66_164.
I: Route-6001: Insert route through in CLMA_106_128.
I: Route-6001: Insert route through in CLMS_102_145.
I: Route-6001: Insert route through in CLMS_102_225.
I: Route-6001: Insert route through in CLMS_54_177.
I: Route-6001: Insert route through in CLMA_86_172.
I: Route-6001: Insert route through in CLMA_86_172.
I: Route-6001: Insert route through in CLMS_86_181.
I: Route-6001: Insert route through in CLMA_106_225.
I: Route-6001: Insert route through in CLMA_82_137.
I: Route-6001: Insert route through in CLMA_70_177.
I: Route-6001: Insert route through in CLMA_90_249.
I: Route-6001: Insert route through in CLMA_106_236.
I: Route-6001: Insert route through in CLMA_106_156.
I: Route-6001: Insert route through in CLMA_94_252.
I: Route-6001: Insert route through in CLMA_118_177.
I: Route-6001: Insert route through in CLMA_86_180.
I: Route-6001: Insert route through in CLMS_86_141.
I: Route-6001: Insert route through in CLMA_86_180.
I: Route-6001: Insert route through in CLMS_86_233.
I: Route-6001: Insert route through in CLMA_90_288.
I: Route-6001: Insert route through in CLMA_70_177.
I: Route-6001: Insert route through in CLMS_94_193.
I: Route-6001: Insert route through in CLMA_70_140.
I: Route-6001: Insert route through in CLMA_30_204.
I: Route-6001: Insert route through in CLMS_46_157.
I: Route-6001: Insert route through in CLMS_86_233.
I: Route-6001: Insert route through in CLMS_38_217.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_151_63.
I: Route-6001: Insert route through in RCKB_7_63.
I: Route-6001: Insert route through in RCKB_7_186.
    Annotate routing result again.
Finish routing takes 2.23 sec.
Used srb routing arc is 116629.
Cleanup routing takes 0.06 sec.
Routing done.
Total routing takes 166.98 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 2        | 6             | 33                  
| Use of CLMA              | 1625     | 3274          | 50                  
|   FF                     | 2176     | 19644         | 11                  
|   LUT                    | 3897     | 13096         | 30                  
|   LUT-FF pairs           | 916      | 13096         | 7                   
| Use of CLMS              | 537      | 1110          | 48                  
|   FF                     | 724      | 6660          | 11                  
|   LUT                    | 1229     | 4440          | 28                  
|   LUT-FF pairs           | 338      | 4440          | 8                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 48       | 48            | 100                 
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 11       | 240           | 5                   
|   IOBD                   | 8        | 120           | 7                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 3        | 114           | 3                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 11       | 240           | 5                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 5        | 24            | 21                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:04m:01s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 484.000 sec
Action pnr: CPU time elapsed is 246.563 sec
Current time: Wed Nov  9 22:31:46 2022
Action pnr: Peak memory pool usage is 736,215,040 bytes
Finished placement and routing. (CPU time elapsed 0h:04m:02s)
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Wed Nov  9 22:32:19 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2699           0  {pll1/u_pll_e1/goppll/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      50.075 MHz          5.000         19.970        -14.970
 jtag_TCK_Inferred            1.000 MHz     148.500 MHz       1000.000          6.734        496.633
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -14.970  -68393.704           7648          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.633       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.242       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.340       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -3.927   -2738.126           1316           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.813       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.555       0.000              0           2699
 jtag_TCK_Inferred                                 499.318       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -11.777  -49933.811           7186          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          497.394       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.280       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.313       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -3.098   -1591.441           1311           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.799       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.882       0.000              0           2699
 jtag_TCK_Inferred                                 499.443       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.141
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.954      24.345         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_105/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.345         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.709%), Route: 9.779ns(50.291%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       9.141         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.592                          
 clock uncertainty                                      -0.150       9.442                          

 Setup time                                             -0.067       9.375                          

 Data required time                                                  9.375                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.375                          
 Data arrival time                                                 -24.345                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.970                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.305  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.144
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.946      24.337         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMA_70_105/M0                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.337         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.730%), Route: 9.771ns(50.270%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.573       9.144         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.595                          
 clock uncertainty                                      -0.150       9.445                          

 Setup time                                             -0.067       9.378                          

 Data required time                                                  9.378                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.378                          
 Data arrival time                                                 -24.337                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.959                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.303  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.146
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.878       4.900         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.261       5.161 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.839       7.000         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.216       7.216 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.269       7.485         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.276       7.761 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.635       8.396         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.169       8.565 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        1.244       9.809         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.246      12.055 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.055         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.523      13.578 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      13.578         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.523      15.101 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      15.101         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.589      16.690 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        1.036      17.726         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.326      18.052 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.052         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.060      18.112 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      18.112         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.097      18.209 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      18.209         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.060      18.269 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      18.269         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.198      18.467 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.378      19.845         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.282      20.127 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        1.045      21.172         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.276      21.448 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.906      22.354         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.282      22.636 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.473      23.109         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.282      23.391 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.898      24.289         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_109/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  24.289         Logic Levels: 14 
                                                                                   Logic: 9.666ns(49.853%), Route: 9.723ns(50.147%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.575       9.146         ntclkbufg_1      
 CLMS_66_109/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.451       9.597                          
 clock uncertainty                                      -0.150       9.447                          

 Setup time                                             -0.067       9.380                          

 Data required time                                                  9.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.380                          
 Data arrival time                                                 -24.289                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.909                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.912
  Launch Clock Delay      :  4.173
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.602       4.173         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMS_78_245/Q1                    tco                   0.223       4.396 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.291       4.687         l1/u_tinyriscv_core/ie_dec_pc_o [31]
 CLMA_70_248/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   4.687         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.890       4.912         ntclkbufg_1      
 CLMA_70_248/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.451       4.461                          
 clock uncertainty                                       0.000       4.461                          

 Hold time                                              -0.016       4.445                          

 Data required time                                                  4.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.445                          
 Data arrival time                                                  -4.687                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.128
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.557       4.128         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_42_109/Q3                    tco                   0.223       4.351 f       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.220       4.571         l1/uart_0/rx_clk_edge_cnt [2]
 CLMA_42_125/D0                                                            f       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.571         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_42_125/CLK                                                           r       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Hold time                                              -0.125       4.296                          

 Data required time                                                  4.296                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.296                          
 Data arrival time                                                  -4.571                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.262  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.890
  Launch Clock Delay      :  4.177
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.606       4.177         ntclkbufg_1      
 CLMA_142_248/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK

 CLMA_142_248/Q0                   tco                   0.223       4.400 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.174       4.574         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count [17]
 CLMS_142_245/A1                                                           f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.574         Logic Levels: 0  
                                                                                   Logic: 0.223ns(56.171%), Route: 0.174ns(43.829%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.868       4.890         ntclkbufg_1      
 CLMS_142_245/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.439                          
 clock uncertainty                                       0.000       4.439                          

 Hold time                                              -0.166       4.273                          

 Data required time                                                  4.273                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.273                          
 Data arrival time                                                  -4.574                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/CD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[22]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.180    1005.627                          

 Data required time                                               1005.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.627                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.633                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/AD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.177    1005.630                          

 Data required time                                               1005.630                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.630                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.636                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.046
  Launch Clock Delay      :  5.884
  Clock Pessimism Removal :  0.811

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.702     504.102         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     504.102 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.884         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_70_68/Q0                     tco                   0.241     506.125 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.625     506.750         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMA_70_68/Y1                     td                    0.276     507.026 r       l1/u_jtag_top/u_jtag_driver/N139_4_1/gateop_perm/Z
                                   net (fanout=19)       0.746     507.772         l1/u_jtag_top/u_jtag_driver/_N1994
 CLMA_66_76/Y0                     td                    0.214     507.986 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/gateop_perm/Z
                                   net (fanout=24)       1.008     508.994         l1/u_jtag_top/u_jtag_driver/_N13905
 CLMA_38_76/BD                                                             r       l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 508.994         Logic Levels: 2  
                                                                                   Logic: 0.731ns(23.505%), Route: 2.379ns(76.495%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409    1003.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.520    1005.046         ntclkbufg_0      
 CLMA_38_76/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.811    1005.857                          
 clock uncertainty                                      -0.050    1005.807                          

 Setup time                                             -0.171    1005.636                          

 Data required time                                               1005.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.636                          
 Data arrival time                                                -508.994                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.642                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.057
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       5.057         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q1                     tco                   0.224       5.281 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.418         l1/u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_80/M3                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   5.418         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       5.949         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.090                          
 clock uncertainty                                       0.000       5.090                          

 Hold time                                              -0.012       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.418                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.949
  Launch Clock Delay      :  5.057
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       5.057         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q0                     tco                   0.224       5.281 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       5.419         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMA_30_80/M2                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   5.419         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.878%), Route: 0.138ns(38.122%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.809       5.949         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.090                          
 clock uncertainty                                       0.000       5.090                          

 Hold time                                              -0.012       5.078                          

 Data required time                                                  5.078                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.078                          
 Data arrival time                                                  -5.419                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.936
  Launch Clock Delay      :  5.044
  Clock Pessimism Removal :  -0.859

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.409       3.526         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.526 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.518       5.044         ntclkbufg_0      
 CLMA_50_72/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK

 CLMA_50_72/Q0                     tco                   0.224       5.268 r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.140       5.408         l1/u_jtag_top/u_jtag_driver/shift_reg [10]
 CLMA_50_73/M0                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D

 Data arrival time                                                   5.408         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.538%), Route: 0.140ns(38.462%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.841       4.140         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.140 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.796       5.936         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/CLK
 clock pessimism                                        -0.859       5.077                          
 clock uncertainty                                       0.000       5.077                          

 Hold time                                              -0.012       5.065                          

 Data required time                                                  5.065                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.065                          
 Data arrival time                                                  -5.408                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.719      13.070         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_126_149/RS                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  13.070         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.722%), Route: 7.744ns(94.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.548       9.119         ntclkbufg_1      
 CLMS_126_149/CLK                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[3]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451       9.570                          
 clock uncertainty                                      -0.150       9.420                          

 Recovery time                                          -0.277       9.143                          

 Data required time                                                  9.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.143                          
 Data arrival time                                                 -13.070                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.119
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.719      13.070         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_126_149/RS                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  13.070         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.722%), Route: 7.744ns(94.278%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.548       9.119         ntclkbufg_1      
 CLMS_126_149/CLK                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.451       9.570                          
 clock uncertainty                                      -0.150       9.420                          

 Recovery time                                          -0.277       9.143                          

 Data required time                                                  9.143                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.143                          
 Data arrival time                                                 -13.070                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.927                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.111
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.677

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      4.025       9.142         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.209       9.351 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      4.068      13.419         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_20/RSTB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  13.419         Logic Levels: 1  
                                                                                   Logic: 0.470ns(5.489%), Route: 8.093ns(94.511%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.540       9.111         ntclkbufg_1      
 DRM_122_20/CLKB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.677       9.788                          
 clock uncertainty                                      -0.150       9.638                          

 Recovery time                                          -0.122       9.516                          

 Data required time                                                  9.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.516                          
 Data arrival time                                                 -13.419                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.903                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.887
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.342       5.223         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_34_248/RSTB[0]                                                        f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   5.223         Logic Levels: 1  
                                                                                   Logic: 0.377ns(34.211%), Route: 0.725ns(65.789%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.865       4.887         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.451       4.436                          
 clock uncertainty                                       0.000       4.436                          

 Removal time                                           -0.026       4.410                          

 Data required time                                                  4.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.410                          
 Data arrival time                                                  -5.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.813                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.258       5.139         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.113       5.252 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.252         _N242            
 CLMS_38_245/RSCO                  td                    0.078       5.330 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.330         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.330         Logic Levels: 3  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.872       4.894         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.443                          
 clock uncertainty                                       0.000       4.443                          

 Removal time                                            0.000       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                  -5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.322  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.894
  Launch Clock Delay      :  4.121
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.550       4.121         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.223       4.344 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.383       4.727         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.154       4.881 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.258       5.139         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.113       5.252 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       5.252         _N242            
 CLMS_38_245/RSCO                  td                    0.078       5.330 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.330         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.330         Logic Levels: 3  
                                                                                   Logic: 0.568ns(46.981%), Route: 0.641ns(53.019%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.872       4.894         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.443                          
 clock uncertainty                                       0.000       4.443                          

 Removal time                                            0.000       4.443                          

 Data required time                                                  4.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.443                          
 Data arrival time                                                  -5.330                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.887                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.829       4.851         ntclkbufg_1      
 CLMS_54_149/CLK                                                           r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK

 CLMS_54_149/Q1                    tco                   0.261       5.112 r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        2.117       7.229         l1/gpio_ctrl [1] 
 CLMS_66_117/Y0                    td                    0.164       7.393 r       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.730       9.123         l1/N101_inv      
 IOL_151_102/TO                    td                    0.129       9.252 r       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       9.252         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.788      12.040 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157      12.197         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                  12.197         Logic Levels: 3  
                                                                                   Logic: 3.342ns(45.494%), Route: 4.004ns(54.506%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.846       4.868         ntclkbufg_1      
 CLMA_70_144/CLK                                                           r       l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/CLK

 CLMA_70_144/Q0                    tco                   0.261       5.129 r       l1/gpio_0/gpio_ctrl[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.268       6.397         l1/gpio_ctrl [3] 
 CLMA_70_112/Y2                    td                    0.165       6.562 r       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        2.166       8.728         l1/N103_inv      
 IOL_151_46/TO                     td                    0.129       8.857 r       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.857         l1.gpio_tri[1]/ntT
 IOBD_152_46/PAD                   tse                   2.788      11.645 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061      11.706         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.706         Logic Levels: 3  
                                                                                   Logic: 3.343ns(48.889%), Route: 3.495ns(51.111%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.828       4.850         ntclkbufg_1      
 CLMS_38_101/CLK                                                           r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_38_101/Q0                    tco                   0.261       5.111 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.885       5.996         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_58_109/Y3                    td                    0.179       6.175 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        1.615       7.790         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.912 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.912         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.700 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.861         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.861         Logic Levels: 3  
                                                                                   Logic: 3.350ns(55.731%), Route: 2.661ns(44.269%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_2/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.931       2.105         nt_jtag_TMS      
 CLMA_86_72/B0                                                             f       l1/u_jtag_top/u_jtag_driver/jtag_state_2/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.105         Logic Levels: 2  
                                                                                   Logic: 1.115ns(52.969%), Route: 0.990ns(47.031%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.416
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.226      19.576 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.748      20.324         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMA_70_105/M0                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.324         Logic Levels: 14 
                                                                                   Logic: 8.590ns(52.464%), Route: 7.783ns(47.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.310       8.416         ntclkbufg_1      
 CLMA_70_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.724                          
 clock uncertainty                                      -0.150       8.574                          

 Setup time                                             -0.027       8.547                          

 Data required time                                                  8.547                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.547                          
 Data arrival time                                                 -20.324                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.777                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.230  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.413
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.226      19.576 r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.743      20.319         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_105/M3                                                            r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.319         Logic Levels: 14 
                                                                                   Logic: 8.590ns(52.480%), Route: 7.778ns(47.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.307       8.413         ntclkbufg_1      
 CLMS_66_105/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[24].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.721                          
 clock uncertainty                                      -0.150       8.571                          

 Setup time                                             -0.027       8.544                          

 Data required time                                                  8.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.544                          
 Data arrival time                                                 -20.319                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.775                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.225  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.418
  Launch Clock Delay      :  3.951
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.537       3.951         ntclkbufg_1      
 CLMA_54_248/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_54_248/Q1                    tco                   0.209       4.160 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=169)      1.483       5.643         l1/u_tinyriscv_core/ie_dec_info_bus_o [1]
 CLMA_90_192/Y2                    td                    0.173       5.816 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N61_2/gateop_perm/Z
                                   net (fanout=124)      0.250       6.066         l1/u_tinyriscv_core/u_exu/req_muldiv_o
 CLMA_90_192/Y3                    td                    0.221       6.287 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29/gateop_perm/Z
                                   net (fanout=31)       0.518       6.805         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N29
 CLMS_94_177/Y3                    td                    0.135       6.940 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N34_69/gateop_perm/Z
                                   net (fanout=2)        0.938       7.878         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/op2_mul [17]
 APM_110_160/PO[0]                 td                    2.065       9.943 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m1/gopapm/PO[0]
                                   net (fanout=1)        0.000       9.943         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N26
 APM_110_172/PO[0]                 td                    1.400      11.343 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m2/gopapm/PO[0]
                                   net (fanout=1)        0.000      11.343         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N50
 APM_110_188/PO[0]                 td                    1.400      12.743 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m3/gopapm/PO[0]
                                   net (fanout=1)        0.000      12.743         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/_N72_rnms
 APM_110_200/P[0]                  td                    1.461      14.204 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N37_m4/gopapm/P[0]
                                   net (fanout=5)        0.808      15.012         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp [36]
 CLMA_130_201/COUT                 td                    0.262      15.274 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_37/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.274         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [38]
                                                         0.055      15.329 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_39/gateop_A2/Cout
                                                         0.000      15.329         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [40]
 CLMA_130_205/COUT                 td                    0.083      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_41/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [42]
                                                         0.055      15.467 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_43/gateop_A2/Cout
                                                         0.000      15.467         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.co [44]
 CLMA_130_209/Y2                   td                    0.173      15.640 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N38.fsub_45/gateop_A2/Y0
                                   net (fanout=1)        1.115      16.755         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp_complcode [44]
 CLMA_102_164/Y0                   td                    0.225      16.980 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op_res_2[12]/gateop/F
                                   net (fanout=2)        0.838      17.818         l1/u_tinyriscv_core/_N3215
 CLMS_78_129/Y3                    td                    0.221      18.039 r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/N48_56/gateop/F
                                   net (fanout=2)        0.685      18.724         l1/u_tinyriscv_core/u_exu/muldiv_reg_wdata_o [12]
 CLMS_78_129/Y0                    td                    0.226      18.950 r       l1/u_tinyriscv_core/u_exu/u_exu_commit/reg_wdata_o_5[12]_3/gateop/F
                                   net (fanout=1)        0.400      19.350         l1/u_tinyriscv_core/u_exu/u_exu_commit/_N16995
 CLMS_78_133/Y0                    td                    0.225      19.575 f       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[7].not_x0.rf_dff/qout_r[12]/opit_0_MUX4TO1Q/F
                                   net (fanout=30)       0.687      20.262         l1/u_tinyriscv_core/ex_reg_wdata_o [12]
 CLMS_66_109/M3                                                            f       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/D

 Data arrival time                                                  20.262         Logic Levels: 14 
                                                                                   Logic: 8.589ns(52.658%), Route: 7.722ns(47.342%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.312       8.418         ntclkbufg_1      
 CLMS_66_109/CLK                                                           r       l1/u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r[12]/opit_0/CLK
 clock pessimism                                         0.308       8.726                          
 clock uncertainty                                      -0.150       8.576                          

 Setup time                                             -0.035       8.541                          

 Data required time                                                  8.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.541                          
 Data arrival time                                                 -20.262                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -11.721                          
====================================================================================================

====================================================================================================

Startpoint  : l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.210  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.915
  Launch Clock Delay      :  3.397
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.291       3.397         ntclkbufg_1      
 CLMA_42_109/CLK                                                           r       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_42_109/Q3                    tco                   0.197       3.594 f       l1/uart_0/rx_clk_edge_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=21)       0.212       3.806         l1/uart_0/rx_clk_edge_cnt [2]
 CLMA_42_125/D0                                                            f       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.806         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.501       3.915         ntclkbufg_1      
 CLMA_42_125/CLK                                                           r       l1/uart_0/rx_div_cnt[14]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.607                          
 clock uncertainty                                       0.000       3.607                          

 Hold time                                              -0.081       3.526                          

 Data required time                                                  3.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.526                          
 Data arrival time                                                  -3.806                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.339       3.445         ntclkbufg_1      
 CLMS_78_245/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/CLK

 CLMS_78_245/Q1                    tco                   0.198       3.643 r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[31]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.291       3.934         l1/u_tinyriscv_core/ie_dec_pc_o [31]
 CLMA_70_248/M0                                                            r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/D

 Data arrival time                                                   3.934         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.491%), Route: 0.291ns(59.509%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551       3.965         ntclkbufg_1      
 CLMA_70_248/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[31]/opit_0/CLK
 clock pessimism                                        -0.308       3.657                          
 clock uncertainty                                       0.000       3.657                          

 Hold time                                              -0.003       3.654                          

 Data required time                                                  3.654                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.654                          
 Data arrival time                                                  -3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.175  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.936
  Launch Clock Delay      :  3.453
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.347       3.453         ntclkbufg_1      
 CLMA_142_248/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/CLK

 CLMA_142_248/Q0                   tco                   0.197       3.650 f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[17]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.166       3.816         l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count [17]
 CLMS_142_245/A1                                                           f       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.816         Logic Levels: 0  
                                                                                   Logic: 0.197ns(54.270%), Route: 0.166ns(45.730%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.522       3.936         ntclkbufg_1      
 CLMS_142_245/CLK                                                          r       l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[16]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.628                          
 clock uncertainty                                       0.000       3.628                          

 Hold time                                              -0.112       3.516                          

 Data required time                                                  3.516                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.516                          
 Data arrival time                                                  -3.816                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[22]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[17]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.269
  Launch Clock Delay      :  5.081
  Clock Pessimism Removal :  0.810

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518     503.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     505.081         ntclkbufg_0      
 CLMA_70_68/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_70_68/Q1                     tco                   0.193     505.274 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.243     505.517         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_70_68/Y3                     td                    0.305     505.822 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.404     506.226         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_78_65/Y2                     td                    0.132     506.358 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.054     507.412         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_46_84/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CE

 Data arrival time                                                 507.412         Logic Levels: 2  
                                                                                   Logic: 0.630ns(27.027%), Route: 1.701ns(72.973%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062    1003.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.267    1004.269         ntclkbufg_0      
 CLMA_46_84/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[18]/opit_0_inv/CLK
 clock pessimism                                         0.810    1005.079                          
 clock uncertainty                                      -0.050    1005.029                          

 Setup time                                             -0.223    1004.806                          

 Data required time                                               1004.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.806                          
 Data arrival time                                                -507.412                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.394                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.832
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.271         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q1                     tco                   0.198       4.469 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[17]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.608         l1/u_jtag_top/u_jtag_driver/rx_data [17]
 CLMA_30_80/M3                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/D

 Data arrival time                                                   4.608         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.832         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[17]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.298                          
 clock uncertainty                                       0.000       4.298                          

 Hold time                                              -0.003       4.295                          

 Data required time                                                  4.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.295                          
 Data arrival time                                                  -4.608                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.832
  Launch Clock Delay      :  4.271
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.269       4.271         ntclkbufg_0      
 CLMA_30_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_81/Q0                     tco                   0.198       4.469 r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.140       4.609         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMA_30_80/M2                                                             r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   4.609         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.580%), Route: 0.140ns(41.420%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.466       4.832         ntclkbufg_0      
 CLMA_30_80/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.298                          
 clock uncertainty                                       0.000       4.298                          

 Hold time                                              -0.003       4.295                          

 Data required time                                                  4.295                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.295                          
 Data arrival time                                                  -4.609                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.819
  Launch Clock Delay      :  4.258
  Clock Pessimism Removal :  -0.534

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.062       3.002         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.002 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.256       4.258         ntclkbufg_0      
 CLMA_50_72/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/CLK

 CLMA_50_72/Q0                     tco                   0.198       4.456 r       l1/u_jtag_top/u_jtag_driver/shift_reg[10]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.142       4.598         l1/u_jtag_top/u_jtag_driver/shift_reg [10]
 CLMA_50_73/M0                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/D

 Data arrival time                                                   4.598         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.299       3.366         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.366 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.453       4.819         ntclkbufg_0      
 CLMA_50_73/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[10]/opit_0_inv/CLK
 clock pessimism                                        -0.534       4.285                          
 clock uncertainty                                       0.000       4.285                          

 Hold time                                              -0.003       4.282                          

 Data required time                                                  4.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.282                          
 Data arrival time                                                  -4.598                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.712      11.756         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTA[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.756         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.979%), Route: 7.462ns(95.021%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.466       8.866                          
 clock uncertainty                                      -0.150       8.716                          

 Recovery time                                          -0.058       8.658                          

 Data required time                                                  8.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.658                          
 Data arrival time                                                 -11.756                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.098                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.405
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.726      11.770         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTB[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.770         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.970%), Route: 7.476ns(95.030%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.299       8.405         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.871                          
 clock uncertainty                                      -0.150       8.721                          

 Recovery time                                          -0.035       8.686                          

 Data required time                                                  8.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.686                          
 Data arrival time                                                 -11.770                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.084                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.382
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q1                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=203)      3.750       7.859         l1/jtag_rst_n    
 CLMA_38_244/Y1                    td                    0.185       8.044 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      3.680      11.724         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_20/RSTB[0]                                                        f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.724         Logic Levels: 1  
                                                                                   Logic: 0.391ns(4.999%), Route: 7.430ns(95.001%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.276       8.382         ntclkbufg_1      
 DRM_122_20/CLKB[0]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[13].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.848                          
 clock uncertainty                                      -0.150       8.698                          

 Recovery time                                          -0.035       8.663                          

 Data required time                                                  8.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.663                          
 Data arrival time                                                 -11.724                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.061                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.239  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.938
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.336       4.426         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_34_248/RSTB[0]                                                        f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.426         Logic Levels: 1  
                                                                                   Logic: 0.333ns(32.174%), Route: 0.702ns(67.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.524       3.938         ntclkbufg_1      
 DRM_34_248/CLKB[0]                                                        r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[7].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.308       3.630                          
 clock uncertainty                                       0.000       3.630                          

 Removal time                                           -0.003       3.627                          

 Data required time                                                  3.627                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.627                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.248       4.338         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.100       4.438 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.438         _N242            
 CLMS_38_245/RSCO                  td                    0.069       4.507 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.507         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.507         Logic Levels: 3  
                                                                                   Logic: 0.502ns(44.982%), Route: 0.614ns(55.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.530       3.944         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.636                          
 clock uncertainty                                       0.000       3.636                          

 Removal time                                            0.000       3.636                          

 Data required time                                                  3.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.636                          
 Data arrival time                                                  -4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.245  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.944
  Launch Clock Delay      :  3.391
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       3.391         ntclkbufg_1      
 CLMA_38_224/CLK                                                           r       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_38_224/Q0                    tco                   0.197       3.588 f       l1/u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.366       3.954         l1/u_rst_ctrl/jtag_rst_r [4]
 CLMA_38_244/Y1                    td                    0.136       4.090 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=546)      0.248       4.338         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMS_38_241/RSCO                  td                    0.100       4.438 f       l1/u_tinyriscv_core/u_ifu/pc[12]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=1)        0.000       4.438         _N242            
 CLMS_38_245/RSCO                  td                    0.069       4.507 f       l1/u_tinyriscv_core/u_ifu/pc[7]/opit_0_L6Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.507         _N241            
 CLMS_38_249/RSCI                                                          f       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.507         Logic Levels: 3  
                                                                                   Logic: 0.502ns(44.982%), Route: 0.614ns(55.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.530       3.944         ntclkbufg_1      
 CLMS_38_249/CLK                                                           r       l1/u_tinyriscv_core/u_clint/cause[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.636                          
 clock uncertainty                                       0.000       3.636                          

 Removal time                                            0.000       3.636                          

 Data required time                                                  3.636                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.636                          
 Data arrival time                                                  -4.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.871                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.484       3.898         ntclkbufg_1      
 CLMS_54_149/CLK                                                           r       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/CLK

 CLMS_54_149/Q1                    tco                   0.206       4.104 f       l1/gpio_0/gpio_ctrl[1]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.617       5.721         l1/gpio_ctrl [1] 
 CLMS_66_117/Y0                    td                    0.139       5.860 f       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.435       7.295         l1/N101_inv      
 IOL_151_102/TO                    td                    0.081       7.376 f       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       7.376         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.049       9.425 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157       9.582         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                   9.582         Logic Levels: 3  
                                                                                   Logic: 2.475ns(43.543%), Route: 3.209ns(56.457%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.498       3.912         ntclkbufg_1      
 CLMA_54_136/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_136/Q0                    tco                   0.209       4.121 r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.883       5.004         l1/gpio_ctrl [2] 
 CLMA_70_112/Y2                    td                    0.227       5.231 f       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.762       6.993         l1/N103_inv      
 IOL_151_46/TO                     td                    0.081       7.074 f       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.074         l1.gpio_tri[1]/ntT
 IOBD_152_46/PAD                   tse                   2.049       9.123 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061       9.184         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.184         Logic Levels: 3  
                                                                                   Logic: 2.566ns(48.672%), Route: 2.706ns(51.328%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.518       3.646         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.646 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.437       5.083         ntclkbufg_0      
 CLMS_78_65/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_78_65/Q0                     tco                   0.192       5.275 f       l1/u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        1.370       6.645         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       6.726 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.726         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049       8.775 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060       8.835         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                   8.835         Logic Levels: 2  
                                                                                   Logic: 2.322ns(61.887%), Route: 1.430ns(38.113%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.925       1.836         nt_jtag_TMS      
 CLMA_86_72/C3                                                             r       l1/u_jtag_top/u_jtag_driver/jtag_state_4/opit_0_inv_L5Q_perm/L3

 Data arrival time                                                   1.836         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.405%), Route: 0.984ns(53.595%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 30.000 sec
Action report_timing: CPU time elapsed is 18.031 sec
Current time: Wed Nov  9 22:32:19 2022
Action report_timing: Peak memory pool usage is 524,189,696 bytes
Report timing is finished successfully.
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 4.515625 sec.
Generating architecture configuration.
The bitstream file is "D:/panguprj/tinydram/generate_bitstream/top.sbit"
Generate programming file takes 41.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 78.000 sec
Action gen_bit_stream: CPU time elapsed is 46.375 sec
Current time: Wed Nov  9 22:33:41 2022
Action gen_bit_stream: Peak memory pool usage is 426,934,272 bytes
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v successfully.
 0.055507s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "tinyriscv_soc_top" is set as top module.
I: Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
W: Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
W: Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 304)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.600920s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (62.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.195150s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (40.0%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 2.570123s wall, 0.953125s user + 0.421875s system = 1.375000s CPU (53.5%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.090727s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (51.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.562883s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (47.2%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N188 N210 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N146 N153 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N87 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

Executing : FSM inference successfully.
 0.195678s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (24.0%)
Start sdm2adm.
I: Constant propagation done on N152 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
I: Constant propagation done on N282_0 (bmsREDAND).
I: Constant propagation done on N305_1 (bmsREDAND).
I: Constant propagation done on N286_1 (bmsREDAND).
I: Constant propagation done on N291_1 (bmsREDAND).
I: Constant propagation done on N295_2 (bmsREDAND).
I: Constant propagation done on N291_0 (bmsREDAND).
I: Constant propagation done on N300_2 (bmsREDAND).
I: Constant propagation done on N300_0 (bmsREDAND).
Executing : sdm2adm successfully.
 1.481219s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (49.6%)
Saving design to DB.
Action compile: Real time elapsed is 10.000 sec
Action compile: CPU time elapsed is 5.203 sec
Current time: Wed Nov  9 22:43:06 2022
Action compile: Peak memory pool usage is 156,848,128 bytes
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Constraint check end.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  u_tinyriscv_core/u_clint/csr_state[4] u_tinyriscv_core/u_clint/csr_state[3] u_tinyriscv_core/u_clint/csr_state[2] u_tinyriscv_core/u_clint/csr_state[1] u_tinyriscv_core/u_clint/csr_state[0]
I: to  u_tinyriscv_core/u_clint/csr_state_4 u_tinyriscv_core/u_clint/csr_state_3 u_tinyriscv_core/u_clint/csr_state_2 u_tinyriscv_core/u_clint/csr_state_1 u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  uart_0/state[3] uart_0/state[2] uart_0/state[1] uart_0/state[0]
I: to  uart_0/state_3 uart_0/state_2 uart_0/state_1 uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/state[2] u_jtag_top/u_jtag_dm/state[1] u_jtag_top/u_jtag_dm/state[0]
I: to  u_jtag_top/u_jtag_dm/state_2 u_jtag_top/u_jtag_dm/state_1 u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_dm/tx/state[2] u_jtag_top/u_jtag_dm/tx/state[1] u_jtag_top/u_jtag_dm/tx/state[0]
I: to  u_jtag_top/u_jtag_dm/tx/state_2 u_jtag_top/u_jtag_dm/tx/state_1 u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_dm/rx/state[1] u_jtag_top/u_jtag_dm/rx/state[0]
I: to  u_jtag_top/u_jtag_dm/rx/state_1 u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  u_jtag_top/u_jtag_driver/jtag_state[3] u_jtag_top/u_jtag_driver/jtag_state[2] u_jtag_top/u_jtag_driver/jtag_state[1] u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  u_jtag_top/u_jtag_driver/jtag_state_15 u_jtag_top/u_jtag_driver/jtag_state_14 u_jtag_top/u_jtag_driver/jtag_state_13 u_jtag_top/u_jtag_driver/jtag_state_12 u_jtag_top/u_jtag_driver/jtag_state_11 u_jtag_top/u_jtag_driver/jtag_state_10 u_jtag_top/u_jtag_driver/jtag_state_9 u_jtag_top/u_jtag_driver/jtag_state_8 u_jtag_top/u_jtag_driver/jtag_state_7 u_jtag_top/u_jtag_driver/jtag_state_6 u_jtag_top/u_jtag_driver/jtag_state_5 u_jtag_top/u_jtag_driver/jtag_state_4 u_jtag_top/u_jtag_driver/jtag_state_3 u_jtag_top/u_jtag_driver/jtag_state_2 u_jtag_top/u_jtag_driver/jtag_state_1 u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  u_jtag_top/u_jtag_driver/rx/state[1] u_jtag_top/u_jtag_driver/rx/state[0]
I: to  u_jtag_top/u_jtag_driver/rx/state_1 u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  u_jtag_top/u_jtag_driver/tx/state[2] u_jtag_top/u_jtag_driver/tx/state[1] u_jtag_top/u_jtag_driver/tx/state[0]
I: to  u_jtag_top/u_jtag_driver/tx/state_2 u_jtag_top/u_jtag_driver/tx/state_1 u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 1.255512s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (63.5%)
Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 2.656123s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (60.0%)
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst timer_0/timer_ctrl[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
 19.431707s wall, 11.312500s user + 0.609375s system = 11.921875s CPU (61.4%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst uart_0/data_r[17] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[18] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[19] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[20] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[21] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[22] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[23] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[24] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[25] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[26] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[27] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[28] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[29] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[30] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[31] that is redundant to uart_0/data_r[16]
I: Removed GTP_DFF_C inst uart_0/data_r[16] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[3] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[4] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[5] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[7] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[10] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[11] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[5] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[6] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[7] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[8] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[9] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[10] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[11] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[12] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[13] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[14] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[15] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[16] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[17] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[18] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[19] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[20] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[21] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[22] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[23] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[24] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[25] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[26] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[27] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[28] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[29] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[30] that is redundant to u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[9] that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_we_o that is redundant to u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_tinyriscv_core/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst u_tinyriscv_core/u_clint/csr_waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 1.290993s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (47.2%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 114.414444s wall, 56.109375s user + 0.359375s system = 56.468750s CPU (49.4%)
Start tech-optimization.
Executing : tech-optimization successfully.
 3.119632s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (36.1%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000162s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 2.714779s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (49.5%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   369 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      7 uses
GTP_LUT2                    496 uses
GTP_LUT3                    327 uses
GTP_LUT4                    491 uses
GTP_LUT5                   1215 uses
GTP_LUT5CARRY               603 uses
GTP_LUT5M                  1649 uses
GTP_MUX2LUT6                522 uses
GTP_MUX2LUT7                161 uses
GTP_MUX2LUT8                 64 uses

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 4788 of 17536 (27.30%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 4788
Total Registers: 2900 of 26304 (11.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 96
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[10])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[11])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[12])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[13])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[14])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[15])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[16])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[17])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[18])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[19])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[1])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[20])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[21])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[22])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[23])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[24])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[25])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[26])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[27])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[28])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[29])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[2])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[30])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[31])     : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[3])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[4])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[5])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[6])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[7])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[8])      : 32
  CLK(nt_clk), CE(u_tinyriscv_core.u_gpr_reg.we[9])      : 32
  CLK(nt_clk), CE(u_jtag_top.u_jtag_dm.N486)       : 40
  CLK(nt_jtag_TCK), CE(u_jtag_top.u_jtag_driver.N231)    : 40
  CLK(nt_clk), C(~nt_rst_ext_i)                    : 2
  CLK(nt_clk), CP(~jtag_rst_n)                     : 16
      CLK(nt_clk), C(~jtag_rst_n)                  : 14
      CLK(nt_clk), P(~jtag_rst_n)                  : 2
  CLK(nt_jtag_TCK), CP(~jtag_rst_n)                : 30
      CLK(nt_jtag_TCK), C(~jtag_rst_n)             : 26
      CLK(nt_jtag_TCK), P(~jtag_rst_n)             : 4
  CLK(nt_clk), CP(u_ram.ram222.rst)                : 330
      CLK(nt_clk), C(u_ram.ram222.rst)             : 327
      CLK(nt_clk), P(u_ram.ram222.rst)             : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(nt_clk), P(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N464)      : 4
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N488)      : 4
  CLK(nt_clk), C(u_ram.ram222.rst), CE(~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)           : 5
      CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)  : 4
      CLK(nt_clk), P(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N157)  : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N124)      : 6
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N146)     : 6
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N133)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N150)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N166)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N182)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(gpio_0.N216)      : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N155)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N172)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N188)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(timer_0.N204)     : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N45)       : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N502)      : 8
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(uart_0.N514)           : 8
      CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N514)  : 4
      CLK(nt_clk), P(u_ram.ram222.rst), CE(uart_0.N514)  : 4
  CLK(nt_clk), CP(u_ram.ram222.rst), CE(uart_0.N531)           : 8
      CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.N531)  : 7
      CLK(nt_clk), P(u_ram.ram222.rst), CE(uart_0.N531)  : 1
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.rx_recv_over)    : 8
  CLK(nt_clk), C(u_ram.ram222.rst), CE(uart_0.tx_start)  : 8
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(nt_clk), CP(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(nt_clk), P(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_clint.N154)      : 37
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(nt_clk), C(~jtag_rst_n), CE(u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(nt_clk), C(u_ram.ram222.rst), CE(u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.N266)    : 1
  CLK(nt_clk), R(jtag_reset_req_o)                 : 5
  CLK(~nt_jtag_TCK), RS(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(u_jtag_top.u_jtag_driver.jtag_state_0), CE(u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 90
  u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)       : 2
  u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)       : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)    : 3
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)      : 4
  uart_0.N464(from GTP_LUT3:Z)                     : 4
  uart_0.N488(from GTP_LUT2:Z)                     : 4
  ~u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)     : 4
  u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)     : 5
  u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)   : 5
  gpio_0.N124(from GTP_LUT2:Z)                     : 6
  timer_0.N146(from GTP_LUT4:Z)                    : 6
  gpio_0.N133(from GTP_LUT4:Z)                     : 8
  gpio_0.N150(from GTP_LUT5:Z)                     : 8
  gpio_0.N166(from GTP_LUT5:Z)                     : 8
  gpio_0.N182(from GTP_LUT5:Z)                     : 8
  gpio_0.N216(from GTP_LUT3:Z)                     : 8
  timer_0.N155(from GTP_LUT5:Z)                    : 8
  timer_0.N172(from GTP_LUT3:Z)                    : 8
  timer_0.N188(from GTP_LUT3:Z)                    : 8
  timer_0.N204(from GTP_LUT3:Z)                    : 8
  uart_0.N45(from GTP_LUT5:Z)                      : 8
  uart_0.N502(from GTP_LUT3:Z)                     : 8
  uart_0.N514(from GTP_LUT4:Z)                     : 8
  uart_0.N531(from GTP_LUT5:Z)                     : 8
  uart_0.rx_recv_over(from GTP_LUT2:Z)             : 8
  uart_0.tx_start(from GTP_LUT3:Z)                 : 8
  u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)       : 20
  u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)       : 32
  u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)       : 32
  u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)       : 32
  u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)  : 32
  u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT3:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)       : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)     : 32
  u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_ifu.N42(from GTP_LUT5:Z)      : 32
  u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT4:Z)   : 32
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)     : 33
  u_tinyriscv_core.u_clint.N154(from GTP_LUT4:Z)   : 37
  u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)     : 38
  u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)   : 38
  u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)       : 39
  u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)       : 40
  u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)   : 40
  u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)   : 40
  u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)       : 40
  u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)     : 41
  u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)      : 63
  u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)  : 64
  u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)   : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  nt_clk(from GTP_INBUF:O)                         : 2667

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~jtag_rst_n(from GTP_INV:Z)                      : 531
  u_ram.ram222.rst(from GTP_LUT2:Z)                : 1284

Number of DFF:RS Signals : 3
  u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)   : 1
  jtag_reset_req_o(from GTP_DFF_C:Q)               : 5
  u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)      : 5

Design 'tinyriscv_soc_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to tinyriscv_soc_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2763           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      47.689 MHz         20.000         20.969         -0.969
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.969    -792.199           1314           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.654       0.000              0           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.692       0.000              0           1724
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      2.630       0.000              0           1724
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.982       0.000              0           2763
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_15/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_15/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [15]  
                                                                                   u_rib/N169_47_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_47_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15740    
                                                                                   u_rib/N169_47_5/I1 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_47_5/Z (GTP_LUT5)
                                   net (fanout=10)       0.605      22.053         u_rib/mux_s_data [15]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lh_res_1[16]/ID (GTP_LUT5M)
                                   td                    0.235      22.288 f       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_1[16]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      22.658         u_tinyriscv_core/u_exu/u_exu_mem/_N2835
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/I0 (GTP_LUT5)
                                   td                    0.260      22.918 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/Z (GTP_LUT5)
                                   net (fanout=57)       0.848      23.766         _N2931           
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[26]/I1 (GTP_LUT5M)
                                   td                    0.282      24.048 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_7[26]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      24.489         u_tinyriscv_core/dbus_data_o [26]
                                                                                   u_tinyriscv_core/u_idu_exu/N14[26]/I3 (GTP_LUT4)
                                   td                    0.164      24.653 r       u_tinyriscv_core/u_idu_exu/N14[26]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      24.653         u_tinyriscv_core/u_idu_exu/i_rs2_rdata [26]
                                                                           r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/D (GTP_DFF_CE)

 Data arrival time                                                  24.653         Logic Levels: 26 
                                                                                   Logic: 5.565ns(26.643%), Route: 15.322ns(73.357%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                             -0.032      23.684                          

 Data required time                                                 23.684                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.684                          
 Data arrival time                                                 -24.653                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_13/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [13]  
                                                                                   u_rib/N169_45_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_45_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15734    
                                                                                   u_rib/N169_45_5/I4 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_45_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      22.030         u_rib/mux_s_data [13]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/I4 (GTP_LUT5)
                                   td                    0.174      22.204 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      22.686         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/I3 (GTP_LUT4)
                                   td                    0.174      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      22.860         u_tinyriscv_core/u_exu/u_exu_mem/_N2920
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      23.413         _N2984           
                                                                                   u_rib/N219_47/I0 (GTP_LUT5M)
                                   td                    0.239      23.652 f       u_rib/N219_47/Z (GTP_LUT5M)
                                   net (fanout=16)       1.063      24.715         s0_data_o[5]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)

 Data arrival time                                                  24.715         Logic Levels: 26 
                                                                                   Logic: 5.211ns(24.875%), Route: 15.738ns(75.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=253)      1.526       5.617         u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.188       5.805 f       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=115)      1.080       6.885         u_tinyriscv_core/ex_csr_we_o
                                                                                   u_tinyriscv_core/u_csr_reg/N100_7/I4 (GTP_LUT5)
                                   td                    0.174       7.059 f       u_tinyriscv_core/u_csr_reg/N100_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.370       7.429         u_tinyriscv_core/u_csr_reg/_N15698
                                                                                   u_tinyriscv_core/u_csr_reg/N100_8/I4 (GTP_LUT5)
                                   td                    0.174       7.603 f       u_tinyriscv_core/u_csr_reg/N100_8/Z (GTP_LUT5)
                                   net (fanout=18)       0.665       8.268         u_tinyriscv_core/u_csr_reg/_N14018
                                                                                   u_tinyriscv_core/u_csr_reg/N101_10/I4 (GTP_LUT5)
                                   td                    0.174       8.442 f       u_tinyriscv_core/u_csr_reg/N101_10/Z (GTP_LUT5)
                                   net (fanout=32)       0.748       9.190         u_tinyriscv_core/u_csr_reg/N101
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/I3 (GTP_LUT4)
                                   td                    0.174       9.364 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_2/Z (GTP_LUT4)
                                   net (fanout=1)        0.370       9.734         u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/I4 (GTP_LUT5)
                                   td                    0.174       9.908 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_6/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.278         u_tinyriscv_core/u_csr_reg/_N15825
                                                                                   u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I2 (GTP_LUT3)
                                   td                    0.213      10.491 f       u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT3)
                                   net (fanout=3)        0.482      10.973         u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.147 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=99)       1.016      12.163         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      12.337 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      12.848         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.239      13.087 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      13.457         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/I0 (GTP_LUT5)
                                   td                    0.174      13.631 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.001         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/I2 (GTP_LUT5CARRY)
                                   td                    0.282      14.283 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.653         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [1]
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/I4 (GTP_LUT5)
                                   td                    0.174      14.827 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[1]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      15.197         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8280
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/ID (GTP_LUT5M)
                                   td                    0.235      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_9[1]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.432         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3729
                                                                                   u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      15.432 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=89)       0.976      16.408         _N3793           
                                                                                   u_tinyriscv_core/u_clint/N29_6[0]_2/I1 (GTP_LUT5M)
                                   td                    0.282      16.690 r       u_tinyriscv_core/u_clint/N29_6[0]_2/Z (GTP_LUT5M)
                                   net (fanout=7)        0.568      17.258         _N9969           
                                                                                   u_tinyriscv_core/u_ifu/N44_8/I1 (GTP_LUT2)
                                   td                    0.174      17.432 f       u_tinyriscv_core/u_ifu/N44_8/Z (GTP_LUT2)
                                   net (fanout=18)       0.665      18.097         u_tinyriscv_core/u_ifu/N44
                                                                                   u_rib/N351/I1 (GTP_LUT5M)
                                   td                    0.282      18.379 r       u_rib/N351/Z (GTP_LUT5M)
                                   net (fanout=4)        0.511      18.890         u_rib/N351       
                                                                                   u_rib/N355/I3 (GTP_LUT4)
                                   td                    0.208      19.098 f       u_rib/N355/Z (GTP_LUT4)
                                   net (fanout=90)       0.980      20.078         u_rib/slave_sel [0]
                                                                                   u_rib/N127_13/I1 (GTP_LUT5M)
                                   td                    0.282      20.360 r       u_rib/N127_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      20.730         u_rib/N127 [13]  
                                                                                   u_rib/N169_45_4/I4 (GTP_LUT5)
                                   td                    0.174      20.904 f       u_rib/N169_45_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      21.274         u_rib/_N15734    
                                                                                   u_rib/N169_45_5/I4 (GTP_LUT5)
                                   td                    0.174      21.448 f       u_rib/N169_45_5/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      22.030         u_rib/mux_s_data [13]
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/I4 (GTP_LUT5)
                                   td                    0.174      22.204 f       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[5]/Z (GTP_LUT5)
                                   net (fanout=3)        0.482      22.686         u_tinyriscv_core/u_exu/u_exu_mem/_N2728
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/I3 (GTP_LUT4)
                                   td                    0.174      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[5]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      22.860         u_tinyriscv_core/u_exu/u_exu_mem/_N2920
                                                                                   u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      22.860 f       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[5]/Z (GTP_MUX2LUT6)
                                   net (fanout=6)        0.553      23.413         _N2984           
                                                                                   u_rib/N219_47/I0 (GTP_LUT5M)
                                   td                    0.239      23.652 f       u_rib/N219_47/Z (GTP_LUT5M)
                                   net (fanout=16)       1.063      24.715         s0_data_o[5]     
                                                                           f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/DIA[5] (GTP_DRM18K)

 Data arrival time                                                  24.715         Logic Levels: 26 
                                                                                   Logic: 5.211ns(24.875%), Route: 15.738ns(75.125%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[8].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Setup time                                              0.030      23.746                          

 Data required time                                                 23.746                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.746                          
 Data arrival time                                                 -24.715                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.969                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[32]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[32]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[32]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[32]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [32]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[32]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[32]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         u_jtag_top/u_jtag_driver/N260
                                                                           r       u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         u_jtag_top/u_jtag_driver/_N5158
                                                                                   u_jtag_top/u_jtag_driver/N230_20[4]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         u_jtag_top/u_jtag_driver/_N13890
                                                                                   u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       6.185         jtag_rst_n       
                                                                                   gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       6.349 r       gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553       9.902         gpio_0/N9        
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   9.902         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 clk                                                     0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.000      20.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555      23.766         nt_clk           
                                                                           r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000      23.766                          
 clock uncertainty                                      -0.050      23.716                          

 Recovery time                                          -0.122      23.594                          

 Data required time                                                 23.594                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.594                          
 Data arrival time                                                  -9.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       4.091 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       4.091         jtag_rst_n       
                                                                                   u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       4.091 f       u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       6.185         u_jtag_top/u_jtag_dm/N24
                                                                           f       u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   6.185         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Removal time                                           -0.211       3.555                          

 Data required time                                                  3.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.555                          
 Data arrival time                                                  -6.185                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=20)       0.676       4.767         jtag_halt_req_o  
                                                                                   N4/I0 (GTP_LUT1) 
                                   td                    0.174       4.941 f       N4/Z (GTP_LUT1)  
                                   net (fanout=1)        0.870       5.811         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       8.220 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.220         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   8.220         Logic Levels: 2  
                                                                                   Logic: 2.908ns(65.290%), Route: 1.546ns(34.710%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[0]     
                                                                                   N101inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N101_inv         
                                                                                   gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=2763)     2.555       3.766         nt_clk           
                                                                           r       gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       4.091 r       gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       4.573         gpio_ctrl[2]     
                                                                                   N103inv/I0 (GTP_LUT2)
                                   td                    0.206       4.779 f       N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       5.649         N103_inv         
                                                                                   gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       8.065 f       gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       8.065         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   8.065         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 155.000 sec
Action synthesize: CPU time elapsed is 77.984 sec
Current time: Wed Nov  9 22:45:42 2022
Action synthesize: Peak memory pool usage is 465,842,176 bytes
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'tinyriscv_soc_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance u_jtag_top/u_jtag_driver/N260).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance gpio_0/data_r[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.328125 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2900     | 26304         | 12                  
| LUT                   | 4790     | 17536         | 28                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 48       | 48            | 100                 
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 0        | 6             | 0                   
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'tinyriscv_soc_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 15.000 sec
Action dev_map: CPU time elapsed is 7.016 sec
Current time: Wed Nov  9 22:46:00 2022
Action dev_map: Peak memory pool usage is 280,821,760 bytes
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[1]} -LOC P17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_81 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 11.23 sec.
Run super clustering :
	Initial slack -16959.
	8 iterations finished.
	Final slack -7809.
Super clustering done.
Design Utilization : 28%.
Global placement takes 8.88 sec.
Wirelength after global placement is 77979.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst gpio_tri[1]/opit_1 on IOL_151_46.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Wirelength after Macro cell placement is 91805.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack -16959.
	8 iterations finished.
	Final slack -7809.
Super clustering done.
Design Utilization : 28%.
Wirelength after post global placement is 79048.
Post global placement takes 9.06 sec.
Wirelength after legalization is 83885.
Legalization takes 0.84 sec.
Worst slack before Replication Place is -1024.
Wirelength after replication placement is 83885.
Legalized cost -1024.000000.
The detailed placement ends at 14th iteration.
Wirelength after detailed placement is 86476.
Timing-driven detailed placement takes 17.70 sec.
Placement done.
Total placement takes 49.77 sec.
Finished placement. (CPU time elapsed 0h:00m:51s)

Routing started.
Building routing graph takes 1.70 sec.
Worst slack is 3538.
Processing design graph takes 0.70 sec.
Total memory for routing:
	50.947323 M.
Total nets for routing : 7632.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 173 nets, it takes 0.06 sec.
Unrouted nets 199 at the end of iteration 0.
Unrouted nets 182 at the end of iteration 1.
Unrouted nets 173 at the end of iteration 2.
Unrouted nets 159 at the end of iteration 3.
Unrouted nets 142 at the end of iteration 4.
Unrouted nets 108 at the end of iteration 5.
Unrouted nets 79 at the end of iteration 6.
Unrouted nets 75 at the end of iteration 7.
Unrouted nets 67 at the end of iteration 8.
Unrouted nets 67 at the end of iteration 9.
Unrouted nets 50 at the end of iteration 10.
Unrouted nets 40 at the end of iteration 11.
Unrouted nets 34 at the end of iteration 12.
Unrouted nets 28 at the end of iteration 13.
Unrouted nets 22 at the end of iteration 14.
Unrouted nets 24 at the end of iteration 15.
Unrouted nets 16 at the end of iteration 16.
Unrouted nets 14 at the end of iteration 17.
Unrouted nets 11 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 5 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 6 at the end of iteration 22.
Unrouted nets 5 at the end of iteration 23.
Unrouted nets 3 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 3 at the end of iteration 27.
Unrouted nets 3 at the end of iteration 28.
Unrouted nets 3 at the end of iteration 29.
Unrouted nets 3 at the end of iteration 30.
Unrouted nets 3 at the end of iteration 31.
Unrouted nets 3 at the end of iteration 32.
Unrouted nets 3 at the end of iteration 33.
Unrouted nets 3 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 1 at the end of iteration 40.
Unrouted nets 1 at the end of iteration 41.
Unrouted nets 1 at the end of iteration 42.
Unrouted nets 1 at the end of iteration 43.
Unrouted nets 1 at the end of iteration 44.
Unrouted nets 1 at the end of iteration 45.
Unrouted nets 1 at the end of iteration 46.
Unrouted nets 1 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 1 at the end of iteration 49.
Unrouted nets 1 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 2 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 1 at the end of iteration 61.
Unrouted nets 2 at the end of iteration 62.
Unrouted nets 2 at the end of iteration 63.
Unrouted nets 0 at the end of iteration 64.
Global Routing step 2 processed 353 nets, it takes 3.30 sec.
Unrouted nets 197 at the end of iteration 0.
Unrouted nets 141 at the end of iteration 1.
Unrouted nets 109 at the end of iteration 2.
Unrouted nets 90 at the end of iteration 3.
Unrouted nets 59 at the end of iteration 4.
Unrouted nets 48 at the end of iteration 5.
Unrouted nets 39 at the end of iteration 6.
Unrouted nets 31 at the end of iteration 7.
Unrouted nets 34 at the end of iteration 8.
Unrouted nets 31 at the end of iteration 9.
Unrouted nets 25 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 12 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 9 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 4 at the end of iteration 16.
Unrouted nets 4 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 6 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 1 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 1 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 1 at the end of iteration 33.
Unrouted nets 1 at the end of iteration 34.
Unrouted nets 1 at the end of iteration 35.
Unrouted nets 1 at the end of iteration 36.
Unrouted nets 4 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 0 at the end of iteration 41.
Global Routing step 3 processed 302 nets, it takes 7.16 sec.
Global routing takes 10.53 sec.
Total 10016 subnets.
    forward max bucket size 23375 , backward 390.
        Unrouted nets 7723 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.187500 sec.
    forward max bucket size 24637 , backward 599.
        Unrouted nets 6929 at the end of iteration 1.
    route iteration 1, CPU time elapsed 3.125000 sec.
    forward max bucket size 1172 , backward 642.
        Unrouted nets 6163 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.656250 sec.
    forward max bucket size 1935 , backward 927.
        Unrouted nets 5579 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.531250 sec.
    forward max bucket size 1287 , backward 733.
        Unrouted nets 5139 at the end of iteration 4.
    route iteration 4, CPU time elapsed 2.687500 sec.
    forward max bucket size 1054 , backward 915.
        Unrouted nets 4809 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.765625 sec.
    forward max bucket size 1497 , backward 1182.
        Unrouted nets 4530 at the end of iteration 6.
    route iteration 6, CPU time elapsed 2.718750 sec.
    forward max bucket size 1300 , backward 765.
        Unrouted nets 4048 at the end of iteration 7.
    route iteration 7, CPU time elapsed 3.312500 sec.
    forward max bucket size 1313 , backward 673.
        Unrouted nets 3583 at the end of iteration 8.
    route iteration 8, CPU time elapsed 3.218750 sec.
    forward max bucket size 1233 , backward 988.
        Unrouted nets 3238 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.703125 sec.
    forward max bucket size 30491 , backward 779.
        Unrouted nets 2926 at the end of iteration 10.
    route iteration 10, CPU time elapsed 3.593750 sec.
    forward max bucket size 30440 , backward 720.
        Unrouted nets 2653 at the end of iteration 11.
    route iteration 11, CPU time elapsed 3.062500 sec.
    forward max bucket size 31036 , backward 682.
        Unrouted nets 2348 at the end of iteration 12.
    route iteration 12, CPU time elapsed 3.125000 sec.
    forward max bucket size 1439 , backward 665.
        Unrouted nets 2175 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.109375 sec.
    forward max bucket size 936 , backward 809.
        Unrouted nets 2037 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.671875 sec.
    forward max bucket size 1164 , backward 778.
        Unrouted nets 1853 at the end of iteration 15.
    route iteration 15, CPU time elapsed 1.609375 sec.
    forward max bucket size 1038 , backward 714.
        Unrouted nets 1681 at the end of iteration 16.
    route iteration 16, CPU time elapsed 1.468750 sec.
    forward max bucket size 886 , backward 710.
        Unrouted nets 1501 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.468750 sec.
    forward max bucket size 986 , backward 512.
        Unrouted nets 1411 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.250000 sec.
    forward max bucket size 616 , backward 739.
        Unrouted nets 1271 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.250000 sec.
    forward max bucket size 1245 , backward 616.
        Unrouted nets 1203 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.062500 sec.
    forward max bucket size 802 , backward 809.
        Unrouted nets 1081 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.890625 sec.
    forward max bucket size 942 , backward 549.
        Unrouted nets 934 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.734375 sec.
    forward max bucket size 32785 , backward 607.
        Unrouted nets 862 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.687500 sec.
    forward max bucket size 850 , backward 314.
        Unrouted nets 878 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.796875 sec.
    forward max bucket size 653 , backward 680.
        Unrouted nets 846 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.656250 sec.
    forward max bucket size 1086 , backward 429.
        Unrouted nets 749 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.468750 sec.
    forward max bucket size 832 , backward 410.
        Unrouted nets 717 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.406250 sec.
    forward max bucket size 941 , backward 486.
        Unrouted nets 715 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.625000 sec.
    forward max bucket size 433 , backward 434.
        Unrouted nets 643 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.640625 sec.
    forward max bucket size 551 , backward 403.
        Unrouted nets 603 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.468750 sec.
    forward max bucket size 587 , backward 381.
        Unrouted nets 568 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.437500 sec.
    forward max bucket size 518 , backward 456.
        Unrouted nets 532 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.453125 sec.
    forward max bucket size 808 , backward 626.
        Unrouted nets 508 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.625000 sec.
    forward max bucket size 681 , backward 486.
        Unrouted nets 489 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.453125 sec.
    forward max bucket size 377 , backward 236.
        Unrouted nets 461 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.359375 sec.
    forward max bucket size 1096 , backward 755.
        Unrouted nets 415 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.375000 sec.
    forward max bucket size 434 , backward 683.
        Unrouted nets 392 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.328125 sec.
    forward max bucket size 676 , backward 565.
        Unrouted nets 389 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.375000 sec.
    forward max bucket size 455 , backward 385.
        Unrouted nets 314 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.328125 sec.
    forward max bucket size 735 , backward 572.
        Unrouted nets 281 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.281250 sec.
    forward max bucket size 695 , backward 468.
        Unrouted nets 259 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.234375 sec.
    forward max bucket size 500 , backward 424.
        Unrouted nets 230 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.265625 sec.
    forward max bucket size 1233 , backward 617.
        Unrouted nets 225 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.171875 sec.
    forward max bucket size 505 , backward 335.
        Unrouted nets 199 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.187500 sec.
    forward max bucket size 396 , backward 253.
        Unrouted nets 191 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.140625 sec.
    forward max bucket size 295 , backward 311.
        Unrouted nets 202 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.187500 sec.
    forward max bucket size 625 , backward 759.
        Unrouted nets 163 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.171875 sec.
    forward max bucket size 641 , backward 738.
        Unrouted nets 132 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.171875 sec.
    forward max bucket size 602 , backward 731.
        Unrouted nets 125 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.171875 sec.
    forward max bucket size 469 , backward 240.
        Unrouted nets 102 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.031250 sec.
    forward max bucket size 308 , backward 218.
        Unrouted nets 90 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.093750 sec.
    forward max bucket size 342 , backward 498.
        Unrouted nets 74 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.125000 sec.
    forward max bucket size 205 , backward 402.
        Unrouted nets 75 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.109375 sec.
    forward max bucket size 200 , backward 244.
        Unrouted nets 60 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.093750 sec.
    forward max bucket size 226 , backward 237.
        Unrouted nets 44 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.093750 sec.
    forward max bucket size 144 , backward 146.
        Unrouted nets 48 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.046875 sec.
    forward max bucket size 199 , backward 121.
        Unrouted nets 43 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.031250 sec.
    forward max bucket size 304 , backward 346.
        Unrouted nets 47 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.062500 sec.
    forward max bucket size 125 , backward 263.
        Unrouted nets 31 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.031250 sec.
    forward max bucket size 84 , backward 269.
        Unrouted nets 21 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.078125 sec.
    forward max bucket size 79 , backward 284.
        Unrouted nets 15 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.031250 sec.
    forward max bucket size 150 , backward 335.
        Unrouted nets 17 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.093750 sec.
    forward max bucket size 115 , backward 457.
        Unrouted nets 14 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.062500 sec.
    forward max bucket size 238 , backward 547.
        Unrouted nets 19 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.046875 sec.
    forward max bucket size 442 , backward 709.
        Unrouted nets 16 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.062500 sec.
    forward max bucket size 156 , backward 164.
        Unrouted nets 16 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.046875 sec.
    forward max bucket size 178 , backward 223.
        Unrouted nets 17 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.015625 sec.
    forward max bucket size 245 , backward 292.
        Unrouted nets 20 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.046875 sec.
    forward max bucket size 293 , backward 228.
        Unrouted nets 20 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.046875 sec.
    forward max bucket size 333 , backward 241.
        Unrouted nets 28 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.078125 sec.
    forward max bucket size 135 , backward 485.
        Unrouted nets 22 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 135 , backward 180.
        Unrouted nets 16 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 135 , backward 177.
        Unrouted nets 10 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 48 , backward 31.
        Unrouted nets 10 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 18 , backward 14.
        Unrouted nets 5 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.046875 sec.
    forward max bucket size 16 , backward 18.
        Unrouted nets 4 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.046875 sec.
    forward max bucket size 29 , backward 22.
        Unrouted nets 4 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.031250 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 4 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.062500 sec.
    forward max bucket size 18 , backward 11.
        Unrouted nets 2 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 20.
        Unrouted nets 3 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.046875 sec.
    forward max bucket size 11 , backward 18.
        Unrouted nets 2 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.046875 sec.
    forward max bucket size 13 , backward 18.
        Unrouted nets 4 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.031250 sec.
    forward max bucket size 12 , backward 15.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 3 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.078125 sec.
    forward max bucket size 11 , backward 9.
        Unrouted nets 4 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.046875 sec.
    forward max bucket size 18 , backward 13.
        Unrouted nets 3 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.031250 sec.
    forward max bucket size 11 , backward 20.
        Unrouted nets 6 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.031250 sec.
    forward max bucket size 31 , backward 19.
        Unrouted nets 7 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.031250 sec.
    forward max bucket size 40 , backward 24.
        Unrouted nets 12 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.046875 sec.
    forward max bucket size 85 , backward 48.
        Unrouted nets 10 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.062500 sec.
    forward max bucket size 49 , backward 27.
        Unrouted nets 17 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.015625 sec.
    forward max bucket size 49 , backward 30.
        Unrouted nets 14 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.031250 sec.
    forward max bucket size 170 , backward 48.
        Unrouted nets 14 at the end of iteration 93.
    route iteration 93, CPU time elapsed 0.015625 sec.
    forward max bucket size 51 , backward 45.
        Unrouted nets 14 at the end of iteration 94.
    route iteration 94, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 47.
        Unrouted nets 8 at the end of iteration 95.
    route iteration 95, CPU time elapsed 0.031250 sec.
    forward max bucket size 656 , backward 125.
        Unrouted nets 9 at the end of iteration 96.
    route iteration 96, CPU time elapsed 0.046875 sec.
    forward max bucket size 37 , backward 67.
        Unrouted nets 8 at the end of iteration 97.
    route iteration 97, CPU time elapsed 0.031250 sec.
    forward max bucket size 726 , backward 178.
        Unrouted nets 8 at the end of iteration 98.
    route iteration 98, CPU time elapsed 0.031250 sec.
    forward max bucket size 903 , backward 497.
        Unrouted nets 12 at the end of iteration 99.
    route iteration 99, CPU time elapsed 0.093750 sec.
    forward max bucket size 993 , backward 748.
        Unrouted nets 7 at the end of iteration 100.
    route iteration 100, CPU time elapsed 0.062500 sec.
    forward max bucket size 998 , backward 768.
        Unrouted nets 9 at the end of iteration 101.
    route iteration 101, CPU time elapsed 0.078125 sec.
    forward max bucket size 45 , backward 85.
        Unrouted nets 9 at the end of iteration 102.
    route iteration 102, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 89.
        Unrouted nets 7 at the end of iteration 103.
    route iteration 103, CPU time elapsed 0.078125 sec.
    forward max bucket size 47 , backward 156.
        Unrouted nets 5 at the end of iteration 104.
    route iteration 104, CPU time elapsed 0.000000 sec.
    forward max bucket size 68 , backward 97.
        Unrouted nets 2 at the end of iteration 105.
    route iteration 105, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 3.
        Unrouted nets 0 at the end of iteration 106.
    route iteration 106, CPU time elapsed 0.000000 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 67.70 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_70_85.
I: Route-6001: Insert route through in CLMA_106_217.
I: Route-6001: Insert route through in CLMA_70_181.
I: Route-6001: Insert route through in CLMA_70_85.
I: Route-6001: Insert route through in CLMS_102_89.
I: Route-6001: Insert route through in CLMS_78_105.
I: Route-6001: Insert route through in CLMS_78_205.
I: Route-6001: Insert route through in CLMA_50_129.
I: Route-6001: Insert route through in CLMA_98_137.
I: Route-6001: Insert route through in CLMA_94_160.
I: Route-6001: Insert route through in CLMA_86_148.
I: Route-6001: Insert route through in CLMA_90_137.
I: Route-6001: Insert route through in CLMA_78_124.
I: Route-6001: Insert route through in CLMA_70_188.
I: Route-6001: Insert route through in CLMS_54_213.
I: Route-6001: Insert route through in CLMS_66_181.
I: Route-6001: Insert route through in CLMA_82_209.
I: Route-6001: Insert route through in CLMA_98_157.
I: Route-6001: Insert route through in CLMA_78_276.
I: Route-6001: Insert route through in CLMA_82_141.
I: Route-6001: Insert route through in CLMA_70_153.
I: Route-6001: Insert route through in CLMS_66_177.
I: Route-6001: Insert route through in CLMA_82_141.
I: Route-6001: Insert route through in CLMA_98_197.
I: Route-6001: Insert route through in CLMS_78_189.
I: Route-6001: Insert route through in USCM_74_132.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_185.
    Annotate routing result again.
Finish routing takes 2.50 sec.
Used srb routing arc is 108725.
Cleanup routing takes 0.08 sec.
Routing done.
Total routing takes 85.83 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 2        | 6             | 33                  
| Use of CLMA              | 1672     | 3274          | 51                  
|   FF                     | 2185     | 19644         | 11                  
|   LUT                    | 3769     | 13096         | 29                  
|   LUT-FF pairs           | 968      | 13096         | 7                   
| Use of CLMS              | 549      | 1110          | 49                  
|   FF                     | 715      | 6660          | 11                  
|   LUT                    | 1127     | 4440          | 25                  
|   LUT-FF pairs           | 280      | 4440          | 6                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 48       | 48            | 100                 
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 11       | 240           | 5                   
|   IOBD                   | 8        | 120           | 7                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 3        | 114           | 3                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 11       | 240           | 5                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:02m:17s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 269.000 sec
Action pnr: CPU time elapsed is 141.156 sec
Current time: Wed Nov  9 22:50:30 2022
Action pnr: Peak memory pool usage is 710,713,344 bytes
Finished placement and routing. (CPU time elapsed 0h:02m:18s)
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Wed Nov  9 22:51:02 2022
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared              2699           0  {clk} 
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz      49.704 MHz         20.000         20.119         -0.119
 jtag_TCK_Inferred            1.000 MHz     129.232 MHz       1000.000          7.738        496.131
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     -0.119      -0.148              2          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.131       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.174       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.250       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.901       0.000              0           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.935       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             8.994       0.000              0           2699
 jtag_TCK_Inferred                                 499.240       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      3.087       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.990       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.211       0.000              0          10783
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.288       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.266       0.000              0           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.861       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.383       0.000              0           2699
 jtag_TCK_Inferred                                 499.544       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.705
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       1.026      18.334         u_rib/slave_sel [0]
 CLMA_78_152/Y0                    td                    0.282      18.616 r       u_rib/N127_11/gateop/F
                                   net (fanout=1)        0.262      18.878         u_rib/N127 [11]  
 CLMA_78_152/Y1                    td                    0.169      19.047 r       u_rib/N169_43_4/gateop_perm/Z
                                   net (fanout=1)        0.301      19.348         u_rib/_N15727    
 CLMS_78_145/Y1                    td                    0.169      19.517 r       u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=7)        0.584      20.101         u_rib/mux_s_data [11]
 CLMA_82_136/Y0                    td                    0.164      20.265 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=2)        0.264      20.529         u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMA_82_136/Y1                    td                    0.169      20.698 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[11]/gateop_perm/Z
                                   net (fanout=5)        0.505      21.203         _N8798           
 CLMS_86_149/Y1                    td                    0.207      21.410 r       u_rib/N219_11/gateop/F
                                   net (fanout=16)       2.800      24.210         s0_data_o[11]    
 DRM_34_40/DA0[12]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]

 Data arrival time                                                  24.210         Logic Levels: 29 
                                                                                   Logic: 6.784ns(34.238%), Route: 13.030ns(65.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513      23.705         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.077                          
 clock uncertainty                                      -0.050      24.027                          

 Setup time                                              0.064      24.091                          

 Data required time                                                 24.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.091                          
 Data arrival time                                                 -24.210                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.297  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.727
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.280      17.588         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.284      17.872 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.262      18.134         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.169      18.303 r       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.603      18.906         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.164      19.070 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.663      19.733         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.169      19.902 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      20.193         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.379      20.572 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.306      20.878         _N2979           
 CLMA_50_116/Y3                    td                    0.169      21.047 r       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        3.095      24.142         s1_data_o[0]     
 DRM_122_20/DA0[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.142         Logic Levels: 29 
                                                                                   Logic: 6.958ns(35.238%), Route: 12.788ns(64.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535      23.727         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.099                          
 clock uncertainty                                      -0.050      24.049                          

 Setup time                                              0.064      24.113                          

 Data required time                                                 24.113                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.113                          
 Data arrival time                                                 -24.142                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.281  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.743
  Launch Clock Delay      :  4.396
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.832       4.396         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.261       4.657 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.273       4.930         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.276       5.206 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.276       5.482         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.284       5.766 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.287       6.053         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.165       6.218 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.435       6.653         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.209       6.862 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.622       7.484         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.209       7.693 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.815       8.508         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.276       8.784 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.265       9.049         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.165       9.214 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.312       9.526         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.165       9.691 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.423      10.114         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.334      10.448 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      10.448         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.097      10.545 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.545         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      10.605 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      10.605         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.097      10.702 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.702         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.381      11.083 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.262      11.345         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.164      11.509 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.869      12.378         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.326      12.704 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.704         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.060      12.764 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      12.764         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.097      12.861 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.861         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.060      12.921 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      12.921         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.097      13.018 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.018         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.060      13.078 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      13.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.097      13.175 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.175         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.060      13.235 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      13.235         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.097      13.332 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.332         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.060      13.392 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      13.392         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.198      13.590 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.479      14.069         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.216      14.285 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.261      14.546         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.282      14.828 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.620      15.448         _N3822           
 CLMA_58_196/Y1                    td                    0.207      15.655 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.622      16.277         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.282      16.559 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.467      17.026         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.282      17.308 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.280      17.588         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.284      17.872 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.262      18.134         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.169      18.303 r       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.603      18.906         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.164      19.070 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.663      19.733         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.169      19.902 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.291      20.193         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.379      20.572 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.298      20.870         _N2979           
 CLMA_50_128/Y3                    td                    0.169      21.039 r       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       3.069      24.108         s0_data_o[0]     
 DRM_122_268/DA0[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  24.108         Logic Levels: 29 
                                                                                   Logic: 6.958ns(35.298%), Route: 12.754ns(64.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551      23.743         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.115                          
 clock uncertainty                                      -0.050      24.065                          

 Setup time                                              0.064      24.129                          

 Data required time                                                 24.129                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.129                          
 Data arrival time                                                 -24.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.021                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q1                    tco                   0.223       3.985 f       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.213       4.198         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMS_86_285/M2                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   4.198         Logic Levels: 0  
                                                                                   Logic: 0.223ns(51.147%), Route: 0.213ns(48.853%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.848       4.412         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.198                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.174                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.278  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.570       3.762         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q0                    tco                   0.223       3.985 f       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.222       4.207         u_jtag_top/u_jtag_dm/rx_data [8]
 CLMS_86_285/M0                                                            f       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D

 Data arrival time                                                   4.207         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.112%), Route: 0.222ns(49.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.848       4.412         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.270  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.421
  Launch Clock Delay      :  3.779
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.587       3.779         ntclkbufg_1      
 CLMA_98_120/CLK                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK

 CLMA_98_120/Q0                    tco                   0.223       4.002 f       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.280       4.282         u_tinyriscv_core/u_exu/mem_op1_o [6]
 CLMS_102_129/M2                                                           f       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D

 Data arrival time                                                   4.282         Logic Levels: 0  
                                                                                   Logic: 0.223ns(44.334%), Route: 0.280ns(55.666%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.857       4.421         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/CLK
 clock pessimism                                        -0.372       4.049                          
 clock uncertainty                                       0.000       4.049                          

 Hold time                                              -0.016       4.033                          

 Data required time                                                  4.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.033                          
 Data arrival time                                                  -4.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.982
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       1.121     508.113         u_jtag_top/u_jtag_driver/_N5158
 CLMS_78_285/Y1                    td                    0.382     508.495 r       u_jtag_top/u_jtag_driver/N118_27[28]/gateop_perm/Z
                                   net (fanout=1)        0.748     509.243         u_jtag_top/u_jtag_driver/N118 [28]
 CLMS_78_293/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                 509.243         Logic Levels: 2  
                                                                                   Logic: 1.004ns(29.101%), Route: 2.446ns(70.899%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.563    1004.982         ntclkbufg_0      
 CLMS_78_293/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.575    1005.557                          
 clock uncertainty                                      -0.050    1005.507                          

 Setup time                                             -0.133    1005.374                          

 Data required time                                               1005.374                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.374                          
 Data arrival time                                                -509.243                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.131                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.687     507.679         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.164     507.843 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.195     509.038         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.038         Logic Levels: 2  
                                                                                   Logic: 0.786ns(24.222%), Route: 2.459ns(75.778%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.965         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.575    1005.540                          
 clock uncertainty                                      -0.050    1005.490                          

 Setup time                                             -0.180    1005.310                          

 Data required time                                               1005.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.310                          
 Data arrival time                                                -509.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.965
  Launch Clock Delay      :  5.793
  Clock Pessimism Removal :  0.575

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594     503.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799     505.793         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.241     506.034 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.577     506.611         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.381     506.992 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.687     507.679         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.164     507.843 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.195     509.038         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.038         Logic Levels: 2  
                                                                                   Logic: 0.786ns(24.222%), Route: 2.459ns(75.778%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302    1003.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.546    1004.965         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.575    1005.540                          
 clock uncertainty                                      -0.050    1005.490                          

 Setup time                                             -0.177    1005.313                          

 Data required time                                               1005.313                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.313                          
 Data arrival time                                                -509.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.279  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.957
  Launch Clock Delay      :  4.996
  Clock Pessimism Removal :  -0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.577       4.996         ntclkbufg_0      
 CLMA_86_276/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_276/Q3                    tco                   0.223       5.219 f       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.290       5.509         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_280/M2                                                            f       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   5.509         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.856       5.957         ntclkbufg_0      
 CLMA_82_280/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.682       5.275                          
 clock uncertainty                                       0.000       5.275                          

 Hold time                                              -0.016       5.259                          

 Data required time                                                  5.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.259                          
 Data arrival time                                                  -5.509                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.950
  Launch Clock Delay      :  4.987
  Clock Pessimism Removal :  -0.930

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.568       4.987         ntclkbufg_0      
 CLMS_78_289/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_289/Q0                    tco                   0.224       5.211 r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.137       5.348         u_jtag_top/u_jtag_driver/rx_data [14]
 CLMA_78_288/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   5.348         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.849       5.950         ntclkbufg_0      
 CLMA_78_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.930       5.020                          
 clock uncertainty                                       0.000       5.020                          

 Hold time                                              -0.012       5.008                          

 Data required time                                                  5.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.008                          
 Data arrival time                                                  -5.348                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.289  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.947
  Launch Clock Delay      :  4.976
  Clock Pessimism Removal :  -0.682

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.302       3.419         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.419 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.557       4.976         ntclkbufg_0      
 CLMA_86_292/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/CLK

 CLMA_86_292/Q1                    tco                   0.223       5.199 f       u_jtag_top/u_jtag_driver/shift_reg[7]/opit_0_MUX4TO1Q/Q
                                   net (fanout=2)        0.391       5.590         u_jtag_top/u_jtag_driver/shift_reg [7]
 CLMA_82_289/M2                                                            f       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/D

 Data arrival time                                                   5.590         Logic Levels: 0  
                                                                                   Logic: 0.223ns(36.319%), Route: 0.391ns(63.681%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.802       4.101         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.101 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.846       5.947         ntclkbufg_0      
 CLMA_82_289/CLK                                                           r       u_jtag_top/u_jtag_driver/dtm_req_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.682       5.265                          
 clock uncertainty                                       0.000       5.265                          

 Hold time                                              -0.016       5.249                          

 Data required time                                                  5.249                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.249                          
 Data arrival time                                                  -5.590                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.293  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.758
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.593      10.902         gpio_0/N9        
 CLMA_106_108/RS                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                  10.902         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.331%), Route: 6.004ns(92.669%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.566      23.758         ntclkbufg_1      
 CLMA_106_108/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.372      24.130                          
 clock uncertainty                                      -0.050      24.080                          

 Recovery time                                          -0.277      23.803                          

 Data required time                                                 23.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.803                          
 Data arrival time                                                 -10.902                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.901                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.299  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.752
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.459      10.768         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.768         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.486%), Route: 5.870ns(92.514%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560      23.752         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.372      24.124                          
 clock uncertainty                                      -0.050      24.074                          

 Recovery time                                          -0.118      23.956                          

 Data required time                                                 23.956                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.956                          
 Data arrival time                                                 -10.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.188                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.757
  Launch Clock Delay      :  4.423
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.859       4.423         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.261       4.684 r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      2.411       7.095         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.214       7.309 r       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      3.336      10.645         gpio_0/N9        
 DRM_122_0/RSTB[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  10.645         Logic Levels: 1  
                                                                                   Logic: 0.475ns(7.634%), Route: 5.747ns(92.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.935      21.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056      21.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108      22.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      22.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.565      23.757         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.372      24.129                          
 clock uncertainty                                      -0.050      24.079                          

 Recovery time                                          -0.122      23.957                          

 Data required time                                                 23.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.957                          
 Data arrival time                                                 -10.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.312                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.376       4.680         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.680         Logic Levels: 1  
                                                                                   Logic: 0.375ns(38.660%), Route: 0.595ns(61.340%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.805       4.369         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Removal time                                           -0.026       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                  -4.680                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.935                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.374
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.394       4.698         gpio_0/N9        
 DRM_62_188/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   4.698         Logic Levels: 1  
                                                                                   Logic: 0.375ns(37.955%), Route: 0.613ns(62.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.810       4.374         ntclkbufg_1      
 DRM_62_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.598       3.776                          
 clock uncertainty                                       0.000       3.776                          

 Removal time                                           -0.053       3.723                          

 Data required time                                                  3.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.723                          
 Data arrival time                                                  -4.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.369
  Launch Clock Delay      :  3.710
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.518       3.710         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.223       3.933 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.219       4.152         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.152       4.304 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.429       4.733         gpio_0/N9        
 DRM_62_164/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.733         Logic Levels: 1  
                                                                                   Logic: 0.375ns(36.657%), Route: 0.648ns(63.343%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.805       4.369         ntclkbufg_1      
 DRM_62_164/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.598       3.771                          
 clock uncertainty                                       0.000       3.771                          

 Removal time                                           -0.026       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                  -4.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.988                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.879       4.443         ntclkbufg_1      
 CLMS_78_265/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_78_265/Q0                    tco                   0.261       4.704 r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       2.345       7.049         jtag_halt_req_o  
 CLMS_38_169/Y0                    td                    0.351       7.400 f       N4/gateop_perm/Z 
                                   net (fanout=1)        2.066       9.466         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       9.588 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.588         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      12.376 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      12.537         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  12.537         Logic Levels: 3  
                                                                                   Logic: 3.522ns(43.514%), Route: 4.572ns(56.486%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200       1.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112       1.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.594       3.994         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.994 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.799       5.793         ntclkbufg_0      
 CLMS_114_281/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_281/Q0                   tco                   0.239       6.032 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.325       9.357         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.122       9.479 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.479         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.788      12.267 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      12.327         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  12.327         Logic Levels: 2  
                                                                                   Logic: 3.149ns(48.194%), Route: 3.385ns(51.806%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.846       4.410         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_90_144/Q2                    tco                   0.261       4.671 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.636       6.307         gpio_ctrl[2]     
 CLMA_58_121/Y1                    td                    0.169       6.476 r       N103inv/gateop_perm/Z
                                   net (fanout=1)        2.451       8.927         N103_inv         
 IOL_151_46/TO                     td                    0.129       9.056 r       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       9.056         gpio_tri[1]/ntT  
 IOBD_152_46/PAD                   tse                   2.788      11.844 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061      11.905         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.905         Logic Levels: 3  
                                                                                   Logic: 3.347ns(44.656%), Route: 4.148ns(55.344%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.564       1.738         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.738         Logic Levels: 2  
                                                                                   Logic: 1.029ns(59.206%), Route: 0.709ns(40.794%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.564       1.738         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.738         Logic Levels: 2  
                                                                                   Logic: 1.029ns(59.206%), Route: 0.709ns(40.794%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       1.966       3.140         nt_jtag_TMS      
 CLMA_118_284/D0                                                           f       u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.140         Logic Levels: 2  
                                                                                   Logic: 1.115ns(35.510%), Route: 2.025ns(64.490%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.236  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.061
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.886      15.178         u_rib/slave_sel [0]
 CLMA_78_152/Y0                    td                    0.226      15.404 r       u_rib/N127_11/gateop/F
                                   net (fanout=1)        0.241      15.645         u_rib/N127 [11]  
 CLMA_78_152/Y1                    td                    0.135      15.780 r       u_rib/N169_43_4/gateop_perm/Z
                                   net (fanout=1)        0.250      16.030         u_rib/_N15727    
 CLMS_78_145/Y1                    td                    0.135      16.165 r       u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=7)        0.455      16.620         u_rib/mux_s_data [11]
 CLMA_82_136/Y0                    td                    0.131      16.751 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=2)        0.245      16.996         u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMA_82_136/Y1                    td                    0.135      17.131 r       u_tinyriscv_core/u_exu/u_exu_mem/lh_res_2[11]/gateop_perm/Z
                                   net (fanout=5)        0.402      17.533         _N8798           
 CLMS_86_149/Y1                    td                    0.180      17.713 f       u_rib/N219_11/gateop/F
                                   net (fanout=16)       2.488      20.201         s0_data_o[11]    
 DRM_34_40/DA0[12]                                                         f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[12]

 Data arrival time                                                  20.201         Logic Levels: 29 
                                                                                   Logic: 5.517ns(33.143%), Route: 11.129ns(66.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.252      23.061         ntclkbufg_1      
 DRM_34_40/CLKA[0]                                                         r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[5].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.319                          
 clock uncertainty                                      -0.050      23.269                          

 Setup time                                              0.019      23.288                          

 Data required time                                                 23.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.288                          
 Data arrival time                                                 -20.201                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.087                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.195  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.102
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.264      14.556         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.227      14.783 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.241      15.024         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.143      15.167 f       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.444      15.611         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.131      15.742 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.514      16.256         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.135      16.391 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.237      16.628         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.304      16.932 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.242      17.174         _N2979           
 CLMA_50_128/Y3                    td                    0.143      17.317 f       u_rib/N219_32/gateop_perm/Z
                                   net (fanout=16)       2.847      20.164         s0_data_o[0]     
 DRM_122_268/DA0[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.164         Logic Levels: 29 
                                                                                   Logic: 5.658ns(34.066%), Route: 10.951ns(65.934%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.293      23.102         ntclkbufg_1      
 DRM_122_268/CLKA[0]                                                       r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[12].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.360                          
 clock uncertainty                                      -0.050      23.310                          

 Setup time                                              0.019      23.329                          

 Data required time                                                 23.329                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.329                          
 Data arrival time                                                 -20.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.165                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.217  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.080
  Launch Clock Delay      :  3.555
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.488       3.555         ntclkbufg_1      
 CLMA_102_220/CLK                                                          r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/CLK

 CLMA_102_220/Q0                   tco                   0.209       3.764 r       u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/opit_0_L5Q_perm/Q
                                   net (fanout=253)      0.255       4.019         u_tinyriscv_core/ie_dec_info_bus_o [2]
 CLMS_102_221/Y1                   td                    0.221       4.240 r       u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=115)      0.259       4.499         u_tinyriscv_core/ex_csr_we_o
 CLMS_102_221/Y2                   td                    0.227       4.726 r       u_tinyriscv_core/u_csr_reg/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.236       4.962         u_tinyriscv_core/u_csr_reg/_N15698
 CLMA_106_220/Y2                   td                    0.132       5.094 r       u_tinyriscv_core/u_csr_reg/N100_8/gateop_perm/Z
                                   net (fanout=18)       0.376       5.470         u_tinyriscv_core/u_csr_reg/_N14018
 CLMA_102_216/Y3                   td                    0.167       5.637 r       u_tinyriscv_core/u_csr_reg/N100/gateop_perm/Z
                                   net (fanout=16)       0.515       6.152         u_tinyriscv_core/u_csr_reg/N100
 CLMS_86_209/Y3                    td                    0.167       6.319 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_3/gateop_perm/Z
                                   net (fanout=1)        0.724       7.043         u_tinyriscv_core/u_csr_reg/_N15816
 CLMS_66_201/Y3                    td                    0.221       7.264 r       u_tinyriscv_core/u_csr_reg/N65_or[1]_2_8/gateop_perm/Z
                                   net (fanout=3)        0.244       7.508         u_tinyriscv_core/csr_ex_data_o [1]
 CLMS_66_201/Y2                    td                    0.132       7.640 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_86_5/gateop_perm/Z
                                   net (fanout=104)      0.258       7.898         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [17]
 CLMS_66_193/Y2                    td                    0.132       8.030 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[1]/gateop_perm/Z
                                   net (fanout=2)        0.357       8.387         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_op2 [1]
                                                         0.267       8.654 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       8.654         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_70_193/COUT                  td                    0.083       8.737 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.737         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       8.792 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       8.792         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_70_197/COUT                  td                    0.083       8.875 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.875         u_tinyriscv_core/u_exu/u_exu_alu_datapath/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
 CLMA_70_201/Y1                    td                    0.305       9.180 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Y1
                                   net (fanout=1)        0.241       9.421         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [10]
 CLMA_70_200/Y0                    td                    0.131       9.552 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[10]/gateop_perm/Z
                                   net (fanout=1)        0.684      10.236         u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [10]
 CLMA_66_196/COUT                  td                    0.262      10.498 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.498         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                         0.055      10.553 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/gateop_A2/Cout
                                                         0.000      10.553         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
 CLMA_66_200/COUT                  td                    0.083      10.636 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.636         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                         0.055      10.691 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/gateop_A2/Cout
                                                         0.000      10.691         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
 CLMA_66_204/COUT                  td                    0.083      10.774 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.774         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                         0.055      10.829 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/gateop_A2/Cout
                                                         0.000      10.829         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
 CLMA_66_208/COUT                  td                    0.083      10.912 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.912         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                         0.055      10.967 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/gateop_A2/Cout
                                                         0.000      10.967         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
 CLMA_66_212/COUT                  td                    0.083      11.050 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.050         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                         0.055      11.105 f       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.105         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_66_216/Y2                    td                    0.158      11.263 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y0
                                   net (fanout=1)        0.402      11.665         u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [30]
 CLMA_58_217/Y2                    td                    0.173      11.838 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[30]/gateop/F
                                   net (fanout=1)        0.240      12.078         u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3662
 CLMA_58_217/Y0                    td                    0.226      12.304 r       u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[30]/gateop/F
                                   net (fanout=5)        0.506      12.810         _N3822           
 CLMA_58_196/Y1                    td                    0.165      12.975 r       u_rib/N74_30_4_muxf6/Y1
                                   net (fanout=2)        0.505      13.480         u_rib/_N15769    
 CLMA_58_180/Y0                    td                    0.226      13.706 r       u_rib/N350/gateop_perm/Z
                                   net (fanout=2)        0.360      14.066         u_rib/N350       
 CLMA_58_172/Y0                    td                    0.226      14.292 r       u_rib/N355/gateop_perm/Z
                                   net (fanout=90)       0.264      14.556         u_rib/slave_sel [0]
 CLMA_58_172/Y2                    td                    0.227      14.783 r       u_rib/N127_8/gateop/F
                                   net (fanout=1)        0.241      15.024         u_rib/N127 [8]   
 CLMA_58_173/Y1                    td                    0.143      15.167 f       u_rib/N169_40_4/gateop/Z
                                   net (fanout=1)        0.444      15.611         u_rib/_N15716    
 CLMS_54_173/Y0                    td                    0.131      15.742 r       u_rib/N169_40_5/gateop_perm/Z
                                   net (fanout=9)        0.514      16.256         u_rib/mux_s_data [8]
 CLMA_54_128/Y3                    td                    0.135      16.391 r       u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[0]/gateop_perm/Z
                                   net (fanout=1)        0.237      16.628         u_tinyriscv_core/u_exu/u_exu_mem/_N2723
 CLMA_50_124/Y6CD                  td                    0.304      16.932 r       u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[0]_muxf6/F
                                   net (fanout=8)        0.253      17.185         _N2979           
 CLMA_50_116/Y3                    td                    0.143      17.328 f       u_rib/N239_32/gateop_perm/Z
                                   net (fanout=8)        2.730      20.058         s1_data_o[0]     
 DRM_122_20/DA0[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[0]

 Data arrival time                                                  20.058         Logic Levels: 29 
                                                                                   Logic: 5.658ns(34.285%), Route: 10.845ns(65.715%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.271      23.080         ntclkbufg_1      
 DRM_122_20/CLKA[0]                                                        r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.338                          
 clock uncertainty                                      -0.050      23.288                          

 Setup time                                              0.019      23.307                          

 Data required time                                                 23.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.307                          
 Data arrival time                                                 -20.058                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.125         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q1                    tco                   0.198       3.323 r       u_jtag_top/u_jtag_dm/rx/recv_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.207       3.530         u_jtag_top/u_jtag_dm/rx_data [30]
 CLMS_86_285/M2                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/D

 Data arrival time                                                   3.530         Logic Levels: 0  
                                                                                   Logic: 0.198ns(48.889%), Route: 0.207ns(51.111%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[30]/opit_0/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.003       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.211                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.125         ntclkbufg_1      
 CLMA_82_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_285/Q0                    tco                   0.198       3.323 r       u_jtag_top/u_jtag_dm/rx/recv_data[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.227       3.550         u_jtag_top/u_jtag_dm/rx_data [8]
 CLMS_86_285/M0                                                            r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/D

 Data arrival time                                                   3.550         Logic Levels: 0  
                                                                                   Logic: 0.198ns(46.588%), Route: 0.227ns(53.412%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.580         ntclkbufg_1      
 CLMS_86_285/CLK                                                           r       u_jtag_top/u_jtag_dm/rx_data_r[8]/opit_0/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.003       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.550                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.578
  Launch Clock Delay      :  3.131
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.322       3.131         ntclkbufg_1      
 CLMA_98_120/CLK                                                           r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/CLK

 CLMA_98_120/Q0                    tco                   0.198       3.329 r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[6]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.259       3.588         u_tinyriscv_core/u_exu/mem_op1_o [6]
 CLMS_102_129/M2                                                           r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/D

 Data arrival time                                                   3.588         Logic Levels: 0  
                                                                                   Logic: 0.198ns(43.326%), Route: 0.259ns(56.674%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.511       3.578         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv_core/u_exu/u_exu_muldiv/mul_op1_ff/qout_r[6]/opit_0/CLK
 clock pessimism                                        -0.258       3.320                          
 clock uncertainty                                       0.000       3.320                          

 Hold time                                              -0.003       3.317                          

 Data required time                                                  3.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.317                          
 Data arrival time                                                  -3.588                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.144  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.174
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.871     506.757         u_jtag_top/u_jtag_driver/_N5158
 CLMS_78_285/Y1                    td                    0.307     507.064 r       u_jtag_top/u_jtag_driver/N118_27[28]/gateop_perm/Z
                                   net (fanout=1)        0.595     507.659         u_jtag_top/u_jtag_driver/N118 [28]
 CLMS_78_293/C4                                                            r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/L4

 Data arrival time                                                 507.659         Logic Levels: 2  
                                                                                   Logic: 0.805ns(29.347%), Route: 1.938ns(70.653%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.311    1004.174         ntclkbufg_0      
 CLMS_78_293/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[28]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.598    1004.772                          
 clock uncertainty                                      -0.050    1004.722                          

 Setup time                                             -0.073    1004.649                          

 Data required time                                               1004.649                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.649                          
 Data arrival time                                                -507.659                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.990                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.155
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.529     506.415         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.131     506.546 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.000     507.546         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/CD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.546         Logic Levels: 2  
                                                                                   Logic: 0.629ns(23.916%), Route: 2.001ns(76.084%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.155         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.598    1004.753                          
 clock uncertainty                                      -0.050    1004.703                          

 Setup time                                             -0.112    1004.591                          

 Data required time                                               1004.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.591                          
 Data arrival time                                                -507.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.045                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.163  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.155
  Launch Clock Delay      :  4.916
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333     503.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455     504.916         ntclkbufg_0      
 CLMA_114_280/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/CLK

 CLMA_114_280/Q0                   tco                   0.193     505.109 r       u_jtag_top/u_jtag_driver/ir_reg[3]/opit_0_inv/Q
                                   net (fanout=5)        0.472     505.581         u_jtag_top/u_jtag_driver/ir_reg [3]
 CLMA_114_284/Y3                   td                    0.305     505.886 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.529     506.415         u_jtag_top/u_jtag_driver/_N5158
 CLMA_106_292/Y0                   td                    0.131     506.546 r       u_jtag_top/u_jtag_driver/N230_20[4]_3/gateop_perm/Z
                                   net (fanout=24)       1.000     507.546         u_jtag_top/u_jtag_driver/_N13890
 CLMS_66_297/AD                                                            r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.546         Logic Levels: 2  
                                                                                   Logic: 0.629ns(23.916%), Route: 2.001ns(76.084%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923    1002.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.292    1004.155         ntclkbufg_0      
 CLMS_66_297/CLK                                                           r       u_jtag_top/u_jtag_driver/shift_reg[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.598    1004.753                          
 clock uncertainty                                      -0.050    1004.703                          

 Setup time                                             -0.111    1004.592                          

 Data required time                                               1004.592                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.592                          
 Data arrival time                                                -507.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.046                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.199  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.790
  Launch Clock Delay      :  4.185
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.322       4.185         ntclkbufg_0      
 CLMA_86_276/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_86_276/Q3                    tco                   0.198       4.383 r       u_jtag_top/u_jtag_driver/rx/recv_data[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.286       4.669         u_jtag_top/u_jtag_driver/rx_data [7]
 CLMA_82_280/M2                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/D

 Data arrival time                                                   4.669         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.909%), Route: 0.286ns(59.091%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.521       4.790         ntclkbufg_0      
 CLMA_82_280/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[7]/opit_0_inv/CLK
 clock pessimism                                        -0.406       4.384                          
 clock uncertainty                                       0.000       4.384                          

 Hold time                                              -0.003       4.381                          

 Data required time                                                  4.381                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.381                          
 Data arrival time                                                  -4.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.288                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.784
  Launch Clock Delay      :  4.178
  Clock Pessimism Removal :  -0.579

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.315       4.178         ntclkbufg_0      
 CLMS_78_289/CLK                                                           r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMS_78_289/Q0                    tco                   0.198       4.376 r       u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.515         u_jtag_top/u_jtag_driver/rx_data [14]
 CLMA_78_288/M0                                                            r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   4.515         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.515       4.784         ntclkbufg_0      
 CLMA_78_288/CLK                                                           r       u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.579       4.205                          
 clock uncertainty                                       0.000       4.205                          

 Hold time                                              -0.003       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                  -4.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/L4
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.760
  Launch Clock Delay      :  4.145
  Clock Pessimism Removal :  -0.579

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.923       2.863         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.863 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.282       4.145         ntclkbufg_0      
 CLMA_106_297/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_106_297/Q1                   tco                   0.197       4.342 f       u_jtag_top/u_jtag_driver/tx/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=45)       0.111       4.453         u_jtag_top/u_jtag_driver/tx/state_0
 CLMA_106_288/B4                                                           f       u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.197ns(63.961%), Route: 0.111ns(36.039%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.202       3.269         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.269 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.491       4.760         ntclkbufg_0      
 CLMA_106_288/CLK                                                          r       u_jtag_top/u_jtag_driver/tx/req_data[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.579       4.181                          
 clock uncertainty                                       0.000       4.181                          

 Hold time                                              -0.057       4.124                          

 Data required time                                                  4.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.124                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.329                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.211  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.110
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.964       8.840         gpio_0/N9        
 CLMA_106_108/RS                                                           f       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.840         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.565%), Route: 4.863ns(92.435%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.301      23.110         ntclkbufg_1      
 CLMA_106_108/CLK                                                          r       u_tinyriscv_core/u_idu_exu/rs1_rdata_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.258      23.368                          
 clock uncertainty                                      -0.050      23.318                          

 Recovery time                                          -0.212      23.106                          

 Data required time                                                 23.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.106                          
 Data arrival time                                                  -8.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.266                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.134
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.927       8.803         gpio_0/N9        
 DRM_122_352/RSTA[0]                                                       f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.803         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.619%), Route: 4.826ns(92.381%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.325      23.134         ntclkbufg_1      
 DRM_122_352/CLKA[0]                                                       r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                          -0.058      23.284                          

 Data required time                                                 23.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.284                          
 Data arrival time                                                  -8.803                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.218  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.103
  Launch Clock Delay      :  3.579
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.512       3.579         ntclkbufg_1      
 CLMA_130_125/CLK                                                          r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_125/Q1                   tco                   0.206       3.785 f       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      1.899       5.684         jtag_rst_n       
 CLMA_54_188/Y0                    td                    0.192       5.876 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      2.842       8.718         gpio_0/N9        
 DRM_122_0/RSTA[0]                                                         f       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   8.718         Logic Levels: 1  
                                                                                   Logic: 0.398ns(7.745%), Route: 4.741ns(92.255%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 B5                                                      0.000      20.000 r       clk (port)       
                                   net (fanout=1)        0.093      20.093         clk              
 IOBD_0_298/DIN                    td                    0.781      20.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041      20.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894      21.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000      21.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294      23.103         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.258      23.361                          
 clock uncertainty                                      -0.050      23.311                          

 Recovery time                                          -0.058      23.253                          

 Data required time                                                 23.253                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.253                          
 Data arrival time                                                  -8.718                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.535                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.365       3.972         gpio_0/N9        
 DRM_62_188/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   3.972         Logic Levels: 1  
                                                                                   Logic: 0.331ns(36.494%), Route: 0.576ns(63.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 DRM_62_188/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -3.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.861                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.535
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.382       3.989         gpio_0/N9        
 DRM_62_188/RSTA[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   3.989         Logic Levels: 1  
                                                                                   Logic: 0.331ns(35.823%), Route: 0.593ns(64.177%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.468       3.535         ntclkbufg_1      
 DRM_62_188/CLKA[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.416       3.119                          
 clock uncertainty                                       0.000       3.119                          

 Removal time                                           -0.026       3.093                          

 Data required time                                                  3.093                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.093                          
 Data arrival time                                                  -3.989                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK
Endpoint    : u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.530
  Launch Clock Delay      :  3.065
  Clock Pessimism Removal :  -0.416

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.256       3.065         ntclkbufg_1      
 CLMA_50_197/CLK                                                           r       u_rst_ctrl/jtag_rst_r[4]/opit_0/CLK

 CLMA_50_197/Q0                    tco                   0.197       3.262 f       u_rst_ctrl/jtag_rst_r[4]/opit_0/Q
                                   net (fanout=2)        0.211       3.473         u_rst_ctrl/jtag_rst_r [4]
 CLMA_54_188/Y0                    td                    0.134       3.607 f       gpio_0/N9/gateop_perm/Z
                                   net (fanout=459)      0.410       4.017         gpio_0/N9        
 DRM_62_164/RSTB[0]                                                        f       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                   4.017         Logic Levels: 1  
                                                                                   Logic: 0.331ns(34.769%), Route: 0.621ns(65.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.463       3.530         ntclkbufg_1      
 DRM_62_164/CLKB[0]                                                        r       u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                        -0.416       3.114                          
 clock uncertainty                                       0.000       3.114                          

 Removal time                                           -0.003       3.111                          

 Data required time                                                  3.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.111                          
 Data arrival time                                                  -4.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.906                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK
Endpoint    : jtag_TDO (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V17                                                     0.000       0.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959       1.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.333       3.461         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.461 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.455       4.916         ntclkbufg_0      
 CLMS_114_281/CLK                                                          f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/CLK

 CLMS_114_281/Q0                   tco                   0.192       5.108 f       u_jtag_top/u_jtag_driver/jtag_TDO/opit_0_inv/Q
                                   net (fanout=1)        3.055       8.163         nt_jtag_TDO      
 IOL_151_22/DO                     td                    0.081       8.244 f       jtag_TDO_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.244         jtag_TDO_obuf/ntO
 IOBD_152_22/PAD                   td                    2.049      10.293 f       jtag_TDO_obuf/opit_0/O
                                   net (fanout=1)        0.060      10.353         jtag_TDO         
 V16                                                                       f       jtag_TDO (port)  

 Data arrival time                                                  10.353         Logic Levels: 2  
                                                                                   Logic: 2.322ns(42.707%), Route: 3.115ns(57.293%)
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.543       3.610         ntclkbufg_1      
 CLMS_78_265/CLK                                                           r       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMS_78_265/Q0                    tco                   0.206       3.816 f       u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=20)       1.829       5.645         jtag_halt_req_o  
 CLMS_38_169/Y0                    td                    0.281       5.926 f       N4/gateop_perm/Z 
                                   net (fanout=1)        1.897       7.823         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       7.904 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.904         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       9.953 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.114         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.114         Logic Levels: 3  
                                                                                   Logic: 2.617ns(40.237%), Route: 3.887ns(59.763%)
====================================================================================================

====================================================================================================

Startpoint  : gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N7              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.503       3.570         ntclkbufg_1      
 CLMA_90_144/CLK                                                           r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_90_144/Q2                    tco                   0.209       3.779 r       gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.306       5.085         gpio_ctrl[2]     
 CLMA_58_121/Y1                    td                    0.143       5.228 f       N103inv/gateop_perm/Z
                                   net (fanout=1)        2.106       7.334         N103_inv         
 IOL_151_46/TO                     td                    0.081       7.415 f       gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.415         gpio_tri[1]/ntT  
 IOBD_152_46/PAD                   tse                   2.049       9.464 f       gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.061       9.525         nt_gpio[1]       
 P17                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.525         Logic Levels: 3  
                                                                                   Logic: 2.482ns(41.679%), Route: 3.473ns(58.321%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.494       1.491         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.491         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.143%), Route: 0.639ns(42.857%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.494       1.491         nt_rst_ext_i     
 CLMA_130_125/RS                                                           r       u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.491         Logic Levels: 2  
                                                                                   Logic: 0.852ns(57.143%), Route: 0.639ns(42.857%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 r       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.781       0.840 r       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.840         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.911 r       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       1.798       2.709         nt_jtag_TMS      
 CLMA_118_284/D0                                                           r       u_jtag_top/u_jtag_driver/jtag_state_8/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.709         Logic Levels: 2  
                                                                                   Logic: 0.852ns(31.451%), Route: 1.857ns(68.549%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 29.000 sec
Action report_timing: CPU time elapsed is 17.719 sec
Current time: Wed Nov  9 22:51:02 2022
Action report_timing: Peak memory pool usage is 516,460,544 bytes
Report timing is finished successfully.
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.906250 sec.
Generating architecture configuration.
The bitstream file is "D:/panguprj/tinydram/generate_bitstream/tinyriscv_soc_top.sbit"
Generate programming file takes 40.203125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 76.000 sec
Action gen_bit_stream: CPU time elapsed is 44.891 sec
Current time: Wed Nov  9 22:52:22 2022
Action gen_bit_stream: Peak memory pool usage is 420,057,088 bytes
