; generated by Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
; commandline ArmCC [--c99 --split_sections --debug -c --asm -ocnn_1\stm32f7xx_hal_rcc_ex.o --depend=cnn_1\stm32f7xx_hal_rcc_ex.d --cpu=Cortex-M7.fp.sp --apcs=interwork -O0 --diag_suppress=9931 -I../Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc -I../Drivers/STM32F7xx_HAL_Driver/Inc/Legacy -I../Middlewares/Third_Party/FatFs/src/drivers -I../Drivers/CMSIS/Device/ST/STM32F7xx/Include -I../Middlewares/Third_Party/FatFs/src -I../Drivers/CMSIS/Include -I..\..\..\..\STM32_Project -I..\..\..\STM32F7_Project -I..\..\..\..\LKML_C\Src -I..\..\..\..\LKML_C -I.\RTE\_CNN_1 -IC:\Keil_v5\ARM\PACK\ARM\CMSIS\5.0.1\CMSIS\Include -IC:\Keil_v5\ARM\PACK\Keil\STM32F7xx_DFP\2.9.0\Drivers\CMSIS\Device\ST\STM32F7xx\Include -D__MICROLIB -D__UVISION_VERSION=523 -D_RTE_ -DSTM32F746xx -DUSE_HAL_DRIVER -DSTM32F746xx --omf_browse=cnn_1\stm32f7xx_hal_rcc_ex.crf ../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.HAL_RCCEx_GetPeriphCLKConfig||, CODE, READONLY, ALIGN=2

HAL_RCCEx_GetPeriphCLKConfig PROC
        MOVS     r1,#0
        LDR      r2,|L1.560|
        STR      r2,[r0,#0]
        LDR      r2,|L1.564|
        LDR      r2,[r2,#0]
        MOV      r3,#0x7fc0
        ANDS     r2,r2,r3
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#4]
        LDR      r2,|L1.564|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x30000
        MOV      r3,#0x30000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x10]
        LDR      r2,|L1.564|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xf000000
        MOV      r3,#0xf000000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0xc]
        LDR      r2,|L1.564|
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x70000000
        MOV      r3,#0x70000000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#8]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#4
        LDR      r2,[r2,#0]
        MOV      r3,#0x7fc0
        ANDS     r2,r2,r3
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x14]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#4
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x30000
        MOV      r3,#0x30000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x20]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#4
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xf000000
        MOV      r3,#0xf000000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x18]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#4
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x70000000
        MOV      r3,#0x70000000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x1c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x1f
        MOVS     r3,#0x1f
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x24]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x1f00
        MOV      r3,#0x1f00
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x28]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x30000
        MOV      r3,#0x30000
        RBIT     r3,r3
        CLZ      r3,r3
        LSRS     r2,r2,r3
        STR      r2,[r0,#0x2c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x300000
        STR      r2,[r0,#0x3c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc00000
        STR      r2,[r0,#0x40]
        LDR      r2,|L1.564|
        SUBS     r2,r2,#0x7c
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x800000
        STR      r2,[r0,#0x34]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x30000
        STR      r2,[r0,#0x64]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc0000
        STR      r2,[r0,#0x68]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x300000
        STR      r2,[r0,#0x6c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc00000
        STR      r2,[r0,#0x70]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#3
        STR      r2,[r0,#0x44]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc
        STR      r2,[r0,#0x48]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x30
        STR      r2,[r0,#0x4c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc0
        STR      r2,[r0,#0x50]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x300
        STR      r2,[r0,#0x54]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc00
        STR      r2,[r0,#0x58]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x3000
        STR      r2,[r0,#0x5c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0xc000
        STR      r2,[r0,#0x60]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x3000000
        STR      r2,[r0,#0x74]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x4000000
        STR      r2,[r0,#0x78]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x8000000
        STR      r2,[r0,#0x7c]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#0xc
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x10000000
        STR      r2,[r0,#0x80]
        LDR      r2,|L1.564|
        SUBS     r2,r2,#0x7c
        LDR      r2,[r2,#0]
        AND      r1,r2,#0x1f0000
        LDR      r2,|L1.564|
        SUBS     r2,r2,#0x14
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x300
        ORRS     r2,r2,r1
        STR      r2,[r0,#0x30]
        LDR      r2,|L1.564|
        ADDS     r2,r2,#8
        LDR      r2,[r2,#0]
        AND      r2,r2,#0x1000000
        CBNZ     r2,|L1.550|
        MOVS     r2,#0
        STR      r2,[r0,#0x38]
        B        |L1.556|
|L1.550|
        MOV      r2,#0x1000000
        STR      r2,[r0,#0x38]
|L1.556|
        BX       lr
        ENDP

        DCW      0x0000
|L1.560|
        DCD      0x00fffff1
|L1.564|
        DCD      0x40023884

        AREA ||i.HAL_RCCEx_GetPeriphCLKFreq||, CODE, READONLY, ALIGN=2

HAL_RCCEx_GetPeriphCLKFreq PROC
        PUSH     {r4-r6,lr}
        MOV      r4,r0
        MOVS     r1,#0
        MOVS     r0,#0
        MOVS     r2,#0
        MOVS     r3,#0
        CMP      r4,#0x80000
        BNE      |L2.226|
        LDR      r5,|L2.444|
        LDR      r3,[r5,#0]
        AND      r3,r3,#0x300000
        CBZ      r3,|L2.42|
        CMP      r3,#0x100000
        BEQ      |L2.130|
        CMP      r3,#0x200000
        BNE      |L2.222|
        B        |L2.218|
|L2.42|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x400000
        CBNZ     r5,|L2.72|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.448|
        UDIV     r2,r6,r5
        B        |L2.88|
|L2.72|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.452|
        UDIV     r2,r6,r5
|L2.88|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#4
        LDR      r5,[r5,#0]
        UBFX     r1,r5,#24,#4
        LDR      r5,|L2.444|
        SUBS     r5,r5,#4
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#6,#9
        MULS     r5,r2,r5
        UDIV     r0,r5,r1
        LDR      r5,|L2.444|
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#8,#5
        ADDS     r1,r5,#1
        UDIV     r0,r0,r1
        B        |L2.224|
|L2.130|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x400000
        CBNZ     r5,|L2.160|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.448|
        UDIV     r2,r6,r5
        B        |L2.176|
|L2.160|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.452|
        UDIV     r2,r6,r5
|L2.176|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#8
        LDR      r5,[r5,#0]
        UBFX     r1,r5,#24,#4
        LDR      r5,|L2.444|
        SUBS     r5,r5,#8
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#6,#9
        MULS     r5,r2,r5
        UDIV     r0,r5,r1
        LDR      r5,|L2.444|
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x1f
        ADDS     r1,r5,#1
        UDIV     r0,r0,r1
        B        |L2.224|
|L2.218|
        LDR      r0,|L2.456|
        B        |L2.224|
|L2.222|
        NOP      
|L2.224|
        NOP      
|L2.226|
        CMP      r4,#0x100000
        BNE      |L2.440|
        LDR      r5,|L2.444|
        LDR      r3,[r5,#0]
        AND      r3,r3,#0xc00000
        CBZ      r3,|L2.256|
        CMP      r3,#0x400000
        BEQ      |L2.344|
        CMP      r3,#0x800000
        BNE      |L2.436|
        B        |L2.432|
|L2.256|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x400000
        CBNZ     r5,|L2.286|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.448|
        UDIV     r2,r6,r5
        B        |L2.302|
|L2.286|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.452|
        UDIV     r2,r6,r5
|L2.302|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#4
        LDR      r5,[r5,#0]
        UBFX     r1,r5,#24,#4
        LDR      r5,|L2.444|
        SUBS     r5,r5,#4
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#6,#9
        MULS     r5,r2,r5
        UDIV     r0,r5,r1
        LDR      r5,|L2.444|
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#8,#5
        ADDS     r1,r5,#1
        UDIV     r0,r0,r1
        B        |L2.438|
|L2.344|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x400000
        CBNZ     r5,|L2.374|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.448|
        UDIV     r2,r6,r5
        B        |L2.390|
|L2.374|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#0x88
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x3f
        LDR      r6,|L2.452|
        UDIV     r2,r6,r5
|L2.390|
        LDR      r5,|L2.444|
        SUBS     r5,r5,#8
        LDR      r5,[r5,#0]
        UBFX     r1,r5,#24,#4
        LDR      r5,|L2.444|
        SUBS     r5,r5,#8
        LDR      r5,[r5,#0]
        UBFX     r5,r5,#6,#9
        MULS     r5,r2,r5
        UDIV     r0,r5,r1
        LDR      r5,|L2.444|
        LDR      r5,[r5,#0]
        AND      r5,r5,#0x1f
        ADDS     r1,r5,#1
        UDIV     r0,r0,r1
        B        |L2.438|
|L2.432|
        LDR      r0,|L2.456|
        B        |L2.438|
|L2.436|
        NOP      
|L2.438|
        NOP      
|L2.440|
        POP      {r4-r6,pc}
        ENDP

        DCW      0x0000
|L2.444|
        DCD      0x4002388c
|L2.448|
        DCD      0x00f42400
|L2.452|
        DCD      0x017d7840
|L2.456|
        DCD      0x00bb8000

        AREA ||i.HAL_RCCEx_PeriphCLKConfig||, CODE, READONLY, ALIGN=2

HAL_RCCEx_PeriphCLKConfig PROC
        PUSH     {r3-r9,lr}
        MOV      r4,r0
        MOVS     r6,#0
        MOVS     r5,#0
        MOVS     r7,#0
        MOV      r8,r5
        MOV      r9,r5
        LDRB     r0,[r4,#0]
        AND      r0,r0,#1
        CBZ      r0,|L3.60|
        NOP      
        LDR      r0,|L3.1044|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x800000
        LDR      r1,|L3.1044|
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,[r4,#0x34]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        STR      r0,[r1,#0]
        NOP      
        LDR      r0,[r4,#0x34]
        CBNZ     r0,|L3.60|
        MOV      r8,#1
|L3.60|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x80000
        CMP      r0,#0x80000
        BNE      |L3.112|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x300000
        LDR      r1,[r4,#0x3c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        LDR      r0,[r4,#0x3c]
        CMP      r0,#0x100000
        BNE      |L3.104|
        MOV      r8,#1
|L3.104|
        LDR      r0,[r4,#0x3c]
        CBNZ     r0,|L3.112|
        MOV      r9,#1
|L3.112|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x100000
        CMP      r0,#0x100000
        BNE      |L3.164|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc00000
        LDR      r1,[r4,#0x40]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        LDR      r0,[r4,#0x40]
        CMP      r0,#0x400000
        BNE      |L3.156|
        MOV      r8,#1
|L3.156|
        LDR      r0,[r4,#0x40]
        CBNZ     r0,|L3.164|
        MOV      r9,#1
|L3.164|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x1000000
        CMP      r0,#0x1000000
        BNE      |L3.180|
        MOV      r8,#1
|L3.180|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#0x20
        CMP      r0,#0x20
        BNE      |L3.416|
        NOP      
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x38
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000000
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x38
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x10000000
        STR      r0,[sp,#0]
        NOP      
        NOP      
        LDR      r0,|L3.1048|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x100
        LDR      r1,|L3.1048|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.258|
|L3.242|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BLS      |L3.258|
        MOVS     r0,#3
|L3.254|
        POP      {r3-r9,pc}
|L3.258|
        LDR      r0,|L3.1048|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x100
        CMP      r0,#0
        BEQ      |L3.242|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        AND      r5,r0,#0x300
        CBZ      r5,|L3.380|
        LDRH     r0,[r4,#0x30]
        AND      r0,r0,#0x300
        CMP      r0,r5
        BEQ      |L3.380|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        BIC      r5,r0,#0x300
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000
        STR      r0,[r1,#0]
        MOV      r0,r1
        STR      r5,[r0,#0]
        LDR      r0,[r0,#0]
        AND      r0,r0,#1
        CBZ      r0,|L3.380|
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.366|
|L3.348|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        MOV      r1,#0x1388
        CMP      r0,r1
        BLS      |L3.366|
        MOVS     r0,#3
|L3.364|
        B        |L3.254|
|L3.366|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#1,#1
        CMP      r0,#0
        BEQ      |L3.348|
|L3.380|
        NOP      
        LDRH     r0,[r4,#0x30]
        AND      r0,r0,#0x300
        CMP      r0,#0x300
        BNE      |L3.418|
        LDR      r0,|L3.1044|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1f0000
        LDR      r2,|L3.1052|
        LDR      r1,[r4,#0x30]
        ANDS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        STR      r0,[r1,#0]
        B        |L3.430|
|L3.416|
        B        |L3.452|
|L3.418|
        LDR      r0,|L3.1044|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1f0000
        LDR      r1,|L3.1044|
        STR      r0,[r1,#0]
|L3.430|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x68
        LDR      r0,[r0,#0]
        LDRH     r1,[r4,#0x30]
        UBFX     r1,r1,#0,#12
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x68
        STR      r0,[r1,#0]
        NOP      
|L3.452|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#0x10
        CMP      r0,#0x10
        BNE      |L3.496|
        NOP      
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1000000
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        MOV      r0,r1
        LDR      r0,[r0,#0]
        LDR      r1,[r4,#0x38]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        NOP      
|L3.496|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x4000
        CMP      r0,#0x4000
        BNE      |L3.528|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x30000
        LDR      r1,[r4,#0x64]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.528|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x8000
        CMP      r0,#0x8000
        BNE      |L3.560|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc0000
        LDR      r1,[r4,#0x68]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.560|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x10000
        CMP      r0,#0x10000
        BNE      |L3.592|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x300000
        LDR      r1,[r4,#0x6c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.592|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x20000
        CMP      r0,#0x20000
        BNE      |L3.624|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc00000
        LDR      r1,[r4,#0x70]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.624|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#0x40
        CMP      r0,#0x40
        BNE      |L3.654|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#3
        LDR      r1,[r4,#0x44]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.654|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#0x80
        CMP      r0,#0x80
        BNE      |L3.684|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc
        LDR      r1,[r4,#0x48]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.684|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x100
        CMP      r0,#0x100
        BNE      |L3.716|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x30
        LDR      r1,[r4,#0x4c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.716|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x200
        CMP      r0,#0x200
        BNE      |L3.748|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc0
        LDR      r1,[r4,#0x50]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.748|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x400
        CMP      r0,#0x400
        BNE      |L3.780|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x300
        LDR      r1,[r4,#0x54]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.780|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x800
        CMP      r0,#0x800
        BNE      |L3.812|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc00
        LDR      r1,[r4,#0x58]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.812|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x1000
        CMP      r0,#0x1000
        BNE      |L3.844|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x3000
        LDR      r1,[r4,#0x5c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.844|
        LDRH     r0,[r4,#0]
        AND      r0,r0,#0x2000
        CMP      r0,#0x2000
        BNE      |L3.876|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0xc000
        LDR      r1,[r4,#0x60]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.876|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x400000
        CMP      r0,#0x400000
        BNE      |L3.908|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x4000000
        LDR      r1,[r4,#0x78]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.908|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x200000
        CMP      r0,#0x200000
        BNE      |L3.952|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x8000000
        LDR      r1,[r4,#0x7c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
        LDR      r0,[r4,#0x7c]
        CMP      r0,#0x8000000
        BNE      |L3.952|
        MOV      r9,#1
|L3.952|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#8
        CMP      r0,#8
        BNE      |L3.966|
        MOV      r9,#1
|L3.966|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x40000
        CMP      r0,#0x40000
        BNE      |L3.998|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x3000000
        LDR      r1,[r4,#0x74]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.998|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x800000
        CMP      r0,#0x800000
        BNE      |L3.1032|
        LDR      r0,|L3.1044|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000000
        LDR      r1,[r4,#0x80]
        ORRS     r0,r0,r1
        LDR      r1,|L3.1044|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
|L3.1032|
        CMP      r8,#1
        BEQ      |L3.1062|
        LDR      r0,[r4,#0]
        B        |L3.1056|
        DCW      0x0000
|L3.1044|
        DCD      0x40023808
|L3.1048|
        DCD      0x40007000
|L3.1052|
        DCD      0x0ffffcff
|L3.1056|
        CMP      r0,#0x2000000
        BNE      |L3.1316|
|L3.1062|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x4000000
        LDR      r1,|L3.2080|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.1096|
|L3.1082|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BLS      |L3.1096|
        MOVS     r0,#3
        B        |L3.254|
|L3.1096|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#27,#1
        CMP      r0,#0
        BNE      |L3.1082|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#1
        CBZ      r0,|L3.1240|
        LDR      r0,[r4,#0x34]
        CBNZ     r0,|L3.1240|
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x30000
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r5,r0,r1
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf000000
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#4]
        LSLS     r0,r0,r1
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        MOV      r2,#0x70000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#8]
        B        |L3.1242|
|L3.1240|
        B        |L3.1252|
|L3.1242|
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
|L3.1252|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x80000
        CMP      r0,#0x80000
        BNE      |L3.1272|
        LDR      r0,[r4,#0x3c]
        CMP      r0,#0x100000
        BEQ      |L3.1292|
|L3.1272|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x100000
        CMP      r0,#0x100000
        BNE      |L3.1446|
        LDR      r0,[r4,#0x40]
        CMP      r0,#0x400000
        BNE      |L3.1446|
|L3.1292|
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x30000
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        B        |L3.1318|
|L3.1316|
        B        |L3.1720|
|L3.1318|
        LSR      r5,r0,r1
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x70000000
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#4]
        LSLS     r0,r0,r1
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r2,#0xf000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0xc]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x8c
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x1f
        LDR      r1,[r4,#0x24]
        SUBS     r1,r1,#1
        ORRS     r0,r0,r1
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x8c
        STR      r0,[r1,#0]
|L3.1446|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x1000000
        CMP      r0,#0x1000000
        BNE      |L3.1586|
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf000000
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r5,r0,r1
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x84
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x70000000
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#4]
        LSLS     r0,r0,r1
        MOV      r2,#0x30000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x10]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
|L3.1586|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x2000000
        CMP      r0,#0x2000000
        BNE      |L3.1674|
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#4]
        LSLS     r0,r0,r1
        MOV      r2,#0x30000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x10]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r2,#0xf000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0xc]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r2,#0x70000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#8]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x84
        STR      r0,[r1,#0]
|L3.1674|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x4000000
        LDR      r1,|L3.2080|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.1708|
|L3.1694|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BLS      |L3.1708|
        MOVS     r0,#3
        B        |L3.254|
|L3.1708|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#27,#1
        CMP      r0,#0
        BEQ      |L3.1694|
|L3.1720|
        CMP      r9,#1
        BNE      |L3.1980|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x10000000
        LDR      r1,|L3.2080|
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.1760|
|L3.1746|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BLS      |L3.1760|
        MOVS     r0,#3
        B        |L3.254|
|L3.1760|
        LDR      r0,|L3.2080|
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#29,#1
        CMP      r0,#0
        BNE      |L3.1746|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x80000
        CMP      r0,#0x80000
        BNE      |L3.1788|
        LDR      r0,[r4,#0x3c]
        CBZ      r0,|L3.1804|
|L3.1788|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x100000
        CMP      r0,#0x100000
        BNE      |L3.1958|
        LDR      r0,[r4,#0x40]
        CBNZ     r0,|L3.1928|
|L3.1804|
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x30000
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r5,r0,r1
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x70000000
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#0x14]
        LSLS     r0,r0,r1
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r2,#0xf000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x18]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        B        |L3.1930|
|L3.1928|
        B        |L3.1958|
|L3.1930|
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x88
        STR      r0,[r1,#0]
        ADDS     r0,r1,#4
        LDR      r0,[r0,#0]
        BIC      r1,r0,#0x1f00
        LDR      r0,[r4,#0x28]
        SUBS     r0,r0,#1
        ORR      r0,r1,r0,LSL #8
        LDR      r1,|L3.2080|
        ADDS     r1,r1,#0x8c
        STR      r0,[r1,#0]
|L3.1958|
        LDR      r0,[r4,#0]
        AND      r0,r0,#0x200000
        CMP      r0,#0x200000
        BNE      |L3.2116|
        LDR      r0,[r4,#0x7c]
        CMP      r0,#0x8000000
        BNE      |L3.2116|
        B        |L3.1982|
|L3.1980|
        B        |L3.2318|
|L3.1982|
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf000000
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r5,r0,r1
        LDR      r0,|L3.2080|
        ADDS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x70000000
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#0x14]
        LSLS     r0,r0,r1
        MOV      r2,#0x30000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x20]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        MOV      r1,#0xf000000
        RBIT     r1,r1
        B        |L3.2084|
        DCW      0x0000
|L3.2080|
        DCD      0x40023800
|L3.2084|
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r1,#0x70000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        LDR      r1,|L3.2324|
        STR      r0,[r1,#0]
|L3.2116|
        LDRB     r0,[r4,#0]
        AND      r0,r0,#8
        CMP      r0,#8
        BNE      |L3.2266|
        LDR      r0,|L3.2324|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0xf000000
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r5,r0,r1
        LDR      r0,|L3.2324|
        LDR      r0,[r0,#0]
        AND      r0,r0,#0x30000
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSR      r7,r0,r1
        MOV      r1,#0x7fc0
        RBIT     r1,r1
        CLZ      r1,r1
        LDR      r0,[r4,#0x14]
        LSLS     r0,r0,r1
        MOV      r1,#0x30000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r7,r1
        ORRS     r0,r0,r1
        MOV      r1,#0xf000000
        RBIT     r1,r1
        CLZ      r1,r1
        LSL      r1,r5,r1
        ORRS     r0,r0,r1
        MOV      r2,#0x70000000
        RBIT     r2,r2
        CLZ      r2,r2
        LDR      r1,[r4,#0x1c]
        LSLS     r1,r1,r2
        ORRS     r0,r0,r1
        LDR      r1,|L3.2324|
        STR      r0,[r1,#0]
        ADDS     r0,r1,#4
        LDR      r0,[r0,#0]
        BIC      r0,r0,#0x30000
        LDR      r1,[r4,#0x2c]
        ORRS     r0,r0,r1
        LDR      r1,|L3.2324|
        ADDS     r1,r1,#4
        STR      r0,[r1,#0]
|L3.2266|
        LDR      r0,|L3.2324|
        SUBS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        ORR      r0,r0,#0x10000000
        LDR      r1,|L3.2324|
        SUBS     r1,r1,#0x88
        STR      r0,[r1,#0]
        BL       HAL_GetTick
        MOV      r6,r0
        B        |L3.2304|
|L3.2290|
        BL       HAL_GetTick
        SUBS     r0,r0,r6
        CMP      r0,#0x64
        BLS      |L3.2304|
        MOVS     r0,#3
        B        |L3.364|
|L3.2304|
        LDR      r0,|L3.2324|
        SUBS     r0,r0,#0x88
        LDR      r0,[r0,#0]
        UBFX     r0,r0,#29,#1
        CMP      r0,#0
        BEQ      |L3.2290|
|L3.2318|
        MOVS     r0,#0
        B        |L3.364|
        ENDP

        DCW      0x0000
|L3.2324|
        DCD      0x40023888

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

;*** Start embedded assembler ***

#line 1 "../Drivers/STM32F7xx_HAL_Driver/Src/stm32f7xx_hal_rcc_ex.c"
	AREA ||.rev16_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REV16|
#line 388 "../Drivers/CMSIS/Include/cmsis_armcc.h"
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REV16| PROC
#line 389

 rev16 r0, r0
 bx lr
	ENDP
	AREA ||.revsh_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REVSH|
#line 402
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____REVSH| PROC
#line 403

 revsh r0, r0
 bx lr
	ENDP
	AREA ||.rrx_text||, CODE
	THUMB
	EXPORT |__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____RRX|
#line 587
|__asm___22_stm32f7xx_hal_rcc_ex_c_bed13b44____RRX| PROC
#line 588

 rrx r0, r0
 bx lr
	ENDP

;*** End   embedded assembler ***

        EXPORT HAL_RCCEx_GetPeriphCLKConfig [CODE]
        EXPORT HAL_RCCEx_GetPeriphCLKFreq [CODE]
        EXPORT HAL_RCCEx_PeriphCLKConfig [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT HAL_GetTick [CODE]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,6
        ATTR SETSTRING Tag_conformance,"2.09"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
