-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module1_packet_detect_Pipeline_STREAM_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m0_to_m1_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m0_to_m1_data_empty_n : IN STD_LOGIC;
    m0_to_m1_data_read : OUT STD_LOGIC;
    m0_to_m1_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    m0_to_m1_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    m1_to_m2_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_full_n : IN STD_LOGIC;
    m1_to_m2_data_write : OUT STD_LOGIC;
    m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m1_startOffset_full_n : IN STD_LOGIC;
    m1_startOffset_write : OUT STD_LOGIC;
    m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    detected_out : OUT STD_LOGIC_VECTOR (0 downto 0);
    detected_out_ap_vld : OUT STD_LOGIC;
    startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    startOffset_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of system_top_module1_packet_detect_Pipeline_STREAM_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv31_7FFFFFF0 : STD_LOGIC_VECTOR (30 downto 0) := "1111111111111111111111111110000";
    constant ap_const_lv31_E : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000001110";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_FFE2 : STD_LOGIC_VECTOR (15 downto 0) := "1111111111100010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln51_reg_2992 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal icmp_ln51_reg_2992_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal detected_load_1_reg_3223 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_reg_3227 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_reg_3231 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op512_write_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln51_fu_1004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal m0_to_m1_data_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal m1_to_m2_data_blk_n : STD_LOGIC;
    signal m1_startOffset_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal i_10_reg_2985 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln51_reg_2992_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln51_reg_2992_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln51_fu_1016_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln51_reg_2996_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal rxD_re_fu_1025_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal rxD_re_reg_3005 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal rxD_im_reg_3026 : STD_LOGIC_VECTOR (15 downto 0);
    signal rxD_im_reg_3026_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln65_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln65_reg_3048_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln78_fu_1059_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal icmp_ln87_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_3058_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln93_fu_1069_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter7_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln93_reg_3062_pp0_iter8_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_re_fu_1120_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_re_reg_3067 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln75_fu_1438_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_1_fu_1442_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln75_3_fu_1449_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_fu_1452_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_reg_3088 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_reg_3088_pp0_iter3_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln76_fu_1458_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln76_reg_3093 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln76_reg_3093_pp0_iter3_reg : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln79_1_fu_1464_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln78_1_fu_1471_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln79_fu_1477_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2330_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal cp_re_reg_3120 : STD_LOGIC_VECTOR (15 downto 0);
    signal cp_im_reg_3141 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2354_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal ps_reg_3167 : STD_LOGIC_VECTOR (15 downto 0);
    signal corrSum_re_1_fu_1524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_re_1_reg_3188 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_1_fu_1541_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_1_reg_3193 : STD_LOGIC_VECTOR (31 downto 0);
    signal powSumAcc_3_fu_1983_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal powSumAcc_3_reg_3198 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln89_fu_550_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_reg_3203 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_fu_554_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_reg_3208 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_s_reg_3213 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln91_fu_558_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln91_reg_3218 : STD_LOGIC_VECTOR (53 downto 0);
    signal detected_load_1_load_fu_2232_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_fu_2263_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal startOffset_6_fu_2306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal startOffset_6_reg_3235 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter9_stage0 : STD_LOGIC;
    signal ap_phi_mux_detected_1_phi_fu_536_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_detected_1_reg_533 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_144 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_11_fu_1010_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_10 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal cp_re_buf_fu_148 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_1_fu_152 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_2_fu_156 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_3_fu_160 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_4_fu_164 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_5_fu_168 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_6_fu_172 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_7_fu_176 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_8_fu_180 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_9_fu_184 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_10_fu_188 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_11_fu_192 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_12_fu_196 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_13_fu_200 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_14_fu_204 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_re_buf_15_fu_208 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_fu_212 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_1_fu_216 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_2_fu_220 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_3_fu_224 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_4_fu_228 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_5_fu_232 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_6_fu_236 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_7_fu_240 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_8_fu_244 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_9_fu_248 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_10_fu_252 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_11_fu_256 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_12_fu_260 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_13_fu_264 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_14_fu_268 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal cp_im_buf_15_fu_272 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_fu_276 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_1_fu_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_2_fu_284 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_3_fu_288 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_4_fu_292 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_5_fu_296 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_6_fu_300 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_7_fu_304 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_8_fu_308 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_9_fu_312 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_10_fu_316 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_11_fu_320 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_12_fu_324 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_13_fu_328 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_14_fu_332 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ps_buf_15_fu_336 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal startOffset_fu_340 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal sustainedCount_fu_344 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sustainedCount_3_fu_2274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal detected_fu_348 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal powSumAcc_fu_352 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal powSumAcc_2_fu_2135_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_im_fu_356 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal corrSum_im_2_fu_1825_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrSum_re_fu_360 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal corrSum_re_2_fu_1736_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal delay_line_im_15_fu_364 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1327_state3 : BOOLEAN;
    signal delay_line_im_14_fu_368 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1337_state3 : BOOLEAN;
    signal delay_line_im_13_fu_372 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1346_state3 : BOOLEAN;
    signal delay_line_im_12_fu_376 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1355_state3 : BOOLEAN;
    signal delay_line_im_11_fu_380 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1364_state3 : BOOLEAN;
    signal delay_line_im_10_fu_384 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1373_state3 : BOOLEAN;
    signal delay_line_im_9_fu_388 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1382_state3 : BOOLEAN;
    signal delay_line_im_8_fu_392 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1391_state3 : BOOLEAN;
    signal delay_line_im_7_fu_396 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1400_state3 : BOOLEAN;
    signal delay_line_im_6_fu_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1409_state3 : BOOLEAN;
    signal delay_line_im_5_fu_404 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1418_state3 : BOOLEAN;
    signal delay_line_im_4_fu_408 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1427_state3 : BOOLEAN;
    signal delay_line_im_3_fu_412 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1436_state3 : BOOLEAN;
    signal delay_line_im_2_fu_416 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1445_state3 : BOOLEAN;
    signal delay_line_im_1_fu_420 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1454_state3 : BOOLEAN;
    signal delay_line_im_fu_424 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_predicate_pred1463_state3 : BOOLEAN;
    signal delay_line_re_15_fu_428 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_14_fu_432 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_13_fu_436 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_12_fu_440 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_11_fu_444 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_10_fu_448 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_9_fu_452 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_8_fu_456 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_7_fu_460 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_6_fu_464 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_5_fu_468 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_4_fu_472 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_3_fu_476 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_2_fu_480 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_1_fu_484 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal delay_line_re_fu_488 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal mul_ln89_fu_550_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln89_fu_1994_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_fu_550_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln89_1_fu_554_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln89_1_fu_1999_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln89_1_fu_554_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln91_fu_558_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln91_fu_2224_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln91_fu_558_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln51_fu_1000_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1039_p4 : STD_LOGIC_VECTOR (26 downto 0);
    signal n_fu_1054_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal rx_re_fu_1120_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_im_fu_1239_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal rx_im_fu_1239_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln75_1_fu_1452_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln75_2_fu_1445_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln75_1_fu_1452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln76_fu_1458_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln76_fu_1458_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln78_1_fu_1471_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln78_1_fu_1468_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal mul_ln78_1_fu_1471_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2338_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_2346_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal ps_fu_1504_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_2362_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal shl_ln_fu_1513_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln82_fu_1520_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln7_fu_1530_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln83_fu_1537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_i_fu_1653_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_i_fu_1653_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln9_fu_1724_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln110_fu_1732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_fu_1742_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_i_fu_1742_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln1_fu_1813_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln111_fu_1821_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln8_fu_1972_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln84_fu_1979_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_i_fu_2052_p33 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_24_i_fu_2052_p35 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln2_fu_2123_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln112_fu_2131_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln89_fu_2210_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_1_fu_2242_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln95_1_fu_2251_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal sext_ln95_fu_2259_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal and_ln_fu_2235_p3 : STD_LOGIC_VECTOR (53 downto 0);
    signal empty_fu_2291_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln98_fu_2295_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln98_fu_2301_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2330_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2330_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2338_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2338_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2346_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2354_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2354_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2362_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2362_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2330_ce : STD_LOGIC;
    signal grp_fu_2338_ce : STD_LOGIC;
    signal grp_fu_2346_ce : STD_LOGIC;
    signal grp_fu_2354_ce : STD_LOGIC;
    signal grp_fu_2362_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_2086 : BOOLEAN;
    signal ap_condition_2090 : BOOLEAN;
    signal ap_condition_2094 : BOOLEAN;
    signal ap_condition_2098 : BOOLEAN;
    signal ap_condition_2102 : BOOLEAN;
    signal ap_condition_2106 : BOOLEAN;
    signal ap_condition_2110 : BOOLEAN;
    signal ap_condition_2114 : BOOLEAN;
    signal ap_condition_2118 : BOOLEAN;
    signal ap_condition_2122 : BOOLEAN;
    signal ap_condition_2126 : BOOLEAN;
    signal ap_condition_2130 : BOOLEAN;
    signal ap_condition_2134 : BOOLEAN;
    signal ap_condition_2138 : BOOLEAN;
    signal ap_condition_2142 : BOOLEAN;
    signal ap_condition_2146 : BOOLEAN;
    signal ap_condition_2150 : BOOLEAN;
    signal ap_condition_2154 : BOOLEAN;
    signal ap_condition_2174 : BOOLEAN;
    signal ap_condition_2179 : BOOLEAN;
    signal ap_condition_2183 : BOOLEAN;
    signal ap_condition_2187 : BOOLEAN;
    signal ap_condition_2191 : BOOLEAN;
    signal ap_condition_2195 : BOOLEAN;
    signal ap_condition_2199 : BOOLEAN;
    signal ap_condition_2203 : BOOLEAN;
    signal ap_condition_2207 : BOOLEAN;
    signal ap_condition_2211 : BOOLEAN;
    signal ap_condition_2215 : BOOLEAN;
    signal ap_condition_2219 : BOOLEAN;
    signal ap_condition_2223 : BOOLEAN;
    signal ap_condition_2227 : BOOLEAN;
    signal ap_condition_2231 : BOOLEAN;
    signal ap_condition_2235 : BOOLEAN;
    signal ap_condition_2239 : BOOLEAN;
    signal ap_condition_2243 : BOOLEAN;
    signal ap_condition_2247 : BOOLEAN;
    signal ap_condition_2254 : BOOLEAN;
    signal rx_re_fu_1120_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_re_fu_1120_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal rx_im_fu_1239_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_22_i_fu_1653_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_23_i_fu_1742_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p5 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p7 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p9 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p11 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p13 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p15 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p17 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p19 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p21 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p23 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p25 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p27 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p29 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_24_i_fu_2052_p31 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component system_top_mul_32s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component system_top_sparsemux_33_4_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (3 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (3 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (3 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (3 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (3 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (3 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (3 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (3 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (3 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (3 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (3 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (3 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (3 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (3 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (3 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (3 downto 0);
        din15_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (3 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_mul_16s_16s_28_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component system_top_mul_16s_16s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component system_top_mac_muladd_16s_16s_29s_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component system_top_mac_muladd_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component system_top_mac_mulsub_16s_16s_28s_28_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component system_top_mac_muladd_16s_16s_29ns_29_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (28 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component system_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_54_1_1_U67 : component system_top_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln89_fu_550_p0,
        din1 => mul_ln89_fu_550_p1,
        dout => mul_ln89_fu_550_p2);

    mul_32s_32s_54_1_1_U68 : component system_top_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln89_1_fu_554_p0,
        din1 => mul_ln89_1_fu_554_p1,
        dout => mul_ln89_1_fu_554_p2);

    mul_32s_32s_54_1_1_U69 : component system_top_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln91_fu_558_p0,
        din1 => mul_ln91_fu_558_p1,
        dout => mul_ln91_fu_558_p2);

    sparsemux_33_4_16_1_1_U70 : component system_top_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        CASE13 => "1101",
        din13_WIDTH => 16,
        CASE14 => "1110",
        din14_WIDTH => 16,
        CASE15 => "1111",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => delay_line_re_fu_488,
        din1 => delay_line_re_1_fu_484,
        din2 => delay_line_re_2_fu_480,
        din3 => delay_line_re_3_fu_476,
        din4 => delay_line_re_4_fu_472,
        din5 => delay_line_re_5_fu_468,
        din6 => delay_line_re_6_fu_464,
        din7 => delay_line_re_7_fu_460,
        din8 => delay_line_re_8_fu_456,
        din9 => delay_line_re_9_fu_452,
        din10 => delay_line_re_10_fu_448,
        din11 => delay_line_re_11_fu_444,
        din12 => delay_line_re_12_fu_440,
        din13 => delay_line_re_13_fu_436,
        din14 => delay_line_re_14_fu_432,
        din15 => delay_line_re_15_fu_428,
        def => rx_re_fu_1120_p33,
        sel => trunc_ln51_reg_2996_pp0_iter1_reg,
        dout => rx_re_fu_1120_p35);

    sparsemux_33_4_16_1_1_U71 : component system_top_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000",
        din0_WIDTH => 16,
        CASE1 => "0001",
        din1_WIDTH => 16,
        CASE2 => "0010",
        din2_WIDTH => 16,
        CASE3 => "0011",
        din3_WIDTH => 16,
        CASE4 => "0100",
        din4_WIDTH => 16,
        CASE5 => "0101",
        din5_WIDTH => 16,
        CASE6 => "0110",
        din6_WIDTH => 16,
        CASE7 => "0111",
        din7_WIDTH => 16,
        CASE8 => "1000",
        din8_WIDTH => 16,
        CASE9 => "1001",
        din9_WIDTH => 16,
        CASE10 => "1010",
        din10_WIDTH => 16,
        CASE11 => "1011",
        din11_WIDTH => 16,
        CASE12 => "1100",
        din12_WIDTH => 16,
        CASE13 => "1101",
        din13_WIDTH => 16,
        CASE14 => "1110",
        din14_WIDTH => 16,
        CASE15 => "1111",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => delay_line_im_fu_424,
        din1 => delay_line_im_1_fu_420,
        din2 => delay_line_im_2_fu_416,
        din3 => delay_line_im_3_fu_412,
        din4 => delay_line_im_4_fu_408,
        din5 => delay_line_im_5_fu_404,
        din6 => delay_line_im_6_fu_400,
        din7 => delay_line_im_7_fu_396,
        din8 => delay_line_im_8_fu_392,
        din9 => delay_line_im_9_fu_388,
        din10 => delay_line_im_10_fu_384,
        din11 => delay_line_im_11_fu_380,
        din12 => delay_line_im_12_fu_376,
        din13 => delay_line_im_13_fu_372,
        din14 => delay_line_im_14_fu_368,
        din15 => delay_line_im_15_fu_364,
        def => rx_im_fu_1239_p33,
        sel => trunc_ln51_reg_2996_pp0_iter1_reg,
        dout => rx_im_fu_1239_p35);

    mul_16s_16s_28_1_1_U72 : component system_top_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln75_1_fu_1452_p0,
        din1 => mul_ln75_1_fu_1452_p1,
        dout => mul_ln75_1_fu_1452_p2);

    mul_16s_16s_28_1_1_U73 : component system_top_mul_16s_16s_28_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 28)
    port map (
        din0 => mul_ln76_fu_1458_p0,
        din1 => mul_ln76_fu_1458_p1,
        dout => mul_ln76_fu_1458_p2);

    mul_16s_16s_29_1_1_U74 : component system_top_mul_16s_16s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 29)
    port map (
        din0 => mul_ln78_1_fu_1471_p0,
        din1 => mul_ln78_1_fu_1471_p1,
        dout => mul_ln78_1_fu_1471_p2);

    sparsemux_33_4_16_1_1_U75 : component system_top_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => cp_re_buf_fu_148,
        din1 => cp_re_buf_1_fu_152,
        din2 => cp_re_buf_2_fu_156,
        din3 => cp_re_buf_3_fu_160,
        din4 => cp_re_buf_4_fu_164,
        din5 => cp_re_buf_5_fu_168,
        din6 => cp_re_buf_6_fu_172,
        din7 => cp_re_buf_7_fu_176,
        din8 => cp_re_buf_8_fu_180,
        din9 => cp_re_buf_9_fu_184,
        din10 => cp_re_buf_10_fu_188,
        din11 => cp_re_buf_11_fu_192,
        din12 => cp_re_buf_12_fu_196,
        din13 => cp_re_buf_13_fu_200,
        din14 => cp_re_buf_14_fu_204,
        din15 => cp_re_buf_15_fu_208,
        def => tmp_22_i_fu_1653_p33,
        sel => trunc_ln51_reg_2996_pp0_iter5_reg,
        dout => tmp_22_i_fu_1653_p35);

    sparsemux_33_4_16_1_1_U76 : component system_top_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => cp_im_buf_fu_212,
        din1 => cp_im_buf_1_fu_216,
        din2 => cp_im_buf_2_fu_220,
        din3 => cp_im_buf_3_fu_224,
        din4 => cp_im_buf_4_fu_228,
        din5 => cp_im_buf_5_fu_232,
        din6 => cp_im_buf_6_fu_236,
        din7 => cp_im_buf_7_fu_240,
        din8 => cp_im_buf_8_fu_244,
        din9 => cp_im_buf_9_fu_248,
        din10 => cp_im_buf_10_fu_252,
        din11 => cp_im_buf_11_fu_256,
        din12 => cp_im_buf_12_fu_260,
        din13 => cp_im_buf_13_fu_264,
        din14 => cp_im_buf_14_fu_268,
        din15 => cp_im_buf_15_fu_272,
        def => tmp_23_i_fu_1742_p33,
        sel => trunc_ln51_reg_2996_pp0_iter5_reg,
        dout => tmp_23_i_fu_1742_p35);

    sparsemux_33_4_16_1_1_U77 : component system_top_sparsemux_33_4_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "1111",
        din0_WIDTH => 16,
        CASE1 => "0000",
        din1_WIDTH => 16,
        CASE2 => "0001",
        din2_WIDTH => 16,
        CASE3 => "0010",
        din3_WIDTH => 16,
        CASE4 => "0011",
        din4_WIDTH => 16,
        CASE5 => "0100",
        din5_WIDTH => 16,
        CASE6 => "0101",
        din6_WIDTH => 16,
        CASE7 => "0110",
        din7_WIDTH => 16,
        CASE8 => "0111",
        din8_WIDTH => 16,
        CASE9 => "1000",
        din9_WIDTH => 16,
        CASE10 => "1001",
        din10_WIDTH => 16,
        CASE11 => "1010",
        din11_WIDTH => 16,
        CASE12 => "1011",
        din12_WIDTH => 16,
        CASE13 => "1100",
        din13_WIDTH => 16,
        CASE14 => "1101",
        din14_WIDTH => 16,
        CASE15 => "1110",
        din15_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 4,
        dout_WIDTH => 16)
    port map (
        din0 => ps_buf_fu_276,
        din1 => ps_buf_1_fu_280,
        din2 => ps_buf_2_fu_284,
        din3 => ps_buf_3_fu_288,
        din4 => ps_buf_4_fu_292,
        din5 => ps_buf_5_fu_296,
        din6 => ps_buf_6_fu_300,
        din7 => ps_buf_7_fu_304,
        din8 => ps_buf_8_fu_308,
        din9 => ps_buf_9_fu_312,
        din10 => ps_buf_10_fu_316,
        din11 => ps_buf_11_fu_320,
        din12 => ps_buf_12_fu_324,
        din13 => ps_buf_13_fu_328,
        din14 => ps_buf_14_fu_332,
        din15 => ps_buf_15_fu_336,
        def => tmp_24_i_fu_2052_p33,
        sel => trunc_ln51_reg_2996_pp0_iter6_reg,
        dout => tmp_24_i_fu_2052_p35);

    mac_muladd_16s_16s_29s_29_4_1_U78 : component system_top_mac_muladd_16s_16s_29s_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2330_p0,
        din1 => grp_fu_2330_p1,
        din2 => mul_ln78_1_fu_1471_p2,
        ce => grp_fu_2330_ce,
        dout => grp_fu_2330_p3);

    mac_muladd_16s_16s_28s_28_4_1_U79 : component system_top_mac_muladd_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2338_p0,
        din1 => grp_fu_2338_p1,
        din2 => mul_ln75_1_reg_3088_pp0_iter3_reg,
        ce => grp_fu_2338_ce,
        dout => grp_fu_2338_p3);

    mac_mulsub_16s_16s_28s_28_4_1_U80 : component system_top_mac_mulsub_16s_16s_28s_28_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2346_p0,
        din1 => grp_fu_2346_p1,
        din2 => mul_ln76_reg_3093_pp0_iter3_reg,
        ce => grp_fu_2346_ce,
        dout => grp_fu_2346_p3);

    mac_muladd_16s_16s_29ns_29_4_1_U81 : component system_top_mac_muladd_16s_16s_29ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2354_p0,
        din1 => grp_fu_2354_p1,
        din2 => grp_fu_2330_p3,
        ce => grp_fu_2354_ce,
        dout => grp_fu_2354_p3);

    mac_muladd_16s_16s_29ns_29_4_1_U82 : component system_top_mac_muladd_16s_16s_29ns_29_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 29,
        dout_WIDTH => 29)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2362_p0,
        din1 => grp_fu_2362_p1,
        din2 => grp_fu_2354_p3,
        ce => grp_fu_2362_ce,
        dout => grp_fu_2362_p3);

    flow_control_loop_pipe_sequential_init_U : component system_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage0)) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    corrSum_im_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    corrSum_im_fu_356 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2090)) then 
                    corrSum_im_fu_356 <= corrSum_im_2_fu_1825_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2086)) then 
                    corrSum_im_fu_356 <= corrSum_im_1_fu_1541_p2;
                end if;
            end if; 
        end if;
    end process;

    corrSum_re_fu_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    corrSum_re_fu_360 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2090)) then 
                    corrSum_re_fu_360 <= corrSum_re_2_fu_1736_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2086)) then 
                    corrSum_re_fu_360 <= corrSum_re_1_fu_1524_p2;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_10_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_10_fu_252 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2094)) then 
                    cp_im_buf_10_fu_252 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_11_fu_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_11_fu_256 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2098)) then 
                    cp_im_buf_11_fu_256 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_12_fu_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_12_fu_260 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2102)) then 
                    cp_im_buf_12_fu_260 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_13_fu_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_13_fu_264 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2106)) then 
                    cp_im_buf_13_fu_264 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_14_fu_268_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_14_fu_268 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2110)) then 
                    cp_im_buf_14_fu_268 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_15_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_15_fu_272 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2114)) then 
                    cp_im_buf_15_fu_272 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_1_fu_216 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2118)) then 
                    cp_im_buf_1_fu_216 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_2_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_2_fu_220 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2122)) then 
                    cp_im_buf_2_fu_220 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_3_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_3_fu_224 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2126)) then 
                    cp_im_buf_3_fu_224 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_4_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_4_fu_228 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2130)) then 
                    cp_im_buf_4_fu_228 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_5_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_5_fu_232 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2134)) then 
                    cp_im_buf_5_fu_232 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_6_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_6_fu_236 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2138)) then 
                    cp_im_buf_6_fu_236 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_7_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_7_fu_240 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2142)) then 
                    cp_im_buf_7_fu_240 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_8_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_8_fu_244 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2146)) then 
                    cp_im_buf_8_fu_244 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_9_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_9_fu_248 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2150)) then 
                    cp_im_buf_9_fu_248 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_im_buf_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_im_buf_fu_212 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2154)) then 
                    cp_im_buf_fu_212 <= cp_im_reg_3141;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_10_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_10_fu_188 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2094)) then 
                    cp_re_buf_10_fu_188 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_11_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_11_fu_192 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2098)) then 
                    cp_re_buf_11_fu_192 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_12_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_12_fu_196 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2102)) then 
                    cp_re_buf_12_fu_196 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_13_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_13_fu_200 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2106)) then 
                    cp_re_buf_13_fu_200 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_14_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_14_fu_204 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2110)) then 
                    cp_re_buf_14_fu_204 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_15_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_15_fu_208 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2114)) then 
                    cp_re_buf_15_fu_208 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_1_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_1_fu_152 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2118)) then 
                    cp_re_buf_1_fu_152 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_2_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_2_fu_156 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2122)) then 
                    cp_re_buf_2_fu_156 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_3_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_3_fu_160 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2126)) then 
                    cp_re_buf_3_fu_160 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_4_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_4_fu_164 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2130)) then 
                    cp_re_buf_4_fu_164 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_5_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_5_fu_168 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2134)) then 
                    cp_re_buf_5_fu_168 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_6_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_6_fu_172 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2138)) then 
                    cp_re_buf_6_fu_172 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_7_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_7_fu_176 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2142)) then 
                    cp_re_buf_7_fu_176 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_8_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_8_fu_180 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2146)) then 
                    cp_re_buf_8_fu_180 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_9_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_9_fu_184 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2150)) then 
                    cp_re_buf_9_fu_184 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    cp_re_buf_fu_148_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    cp_re_buf_fu_148 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2154)) then 
                    cp_re_buf_fu_148 <= cp_re_reg_3120;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_10_fu_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_10_fu_384 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1373_state3 = ap_const_boolean_1))) then 
                    delay_line_im_10_fu_384 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_11_fu_380_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_11_fu_380 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1364_state3 = ap_const_boolean_1))) then 
                    delay_line_im_11_fu_380 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_12_fu_376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_12_fu_376 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1355_state3 = ap_const_boolean_1))) then 
                    delay_line_im_12_fu_376 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_13_fu_372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_13_fu_372 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1346_state3 = ap_const_boolean_1))) then 
                    delay_line_im_13_fu_372 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_14_fu_368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_14_fu_368 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1337_state3 = ap_const_boolean_1))) then 
                    delay_line_im_14_fu_368 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_15_fu_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_15_fu_364 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1327_state3 = ap_const_boolean_1))) then 
                    delay_line_im_15_fu_364 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_1_fu_420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_1_fu_420 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1454_state3 = ap_const_boolean_1))) then 
                    delay_line_im_1_fu_420 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_2_fu_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_2_fu_416 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1445_state3 = ap_const_boolean_1))) then 
                    delay_line_im_2_fu_416 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_3_fu_412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_3_fu_412 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1436_state3 = ap_const_boolean_1))) then 
                    delay_line_im_3_fu_412 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_4_fu_408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_4_fu_408 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1427_state3 = ap_const_boolean_1))) then 
                    delay_line_im_4_fu_408 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_5_fu_404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_5_fu_404 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1418_state3 = ap_const_boolean_1))) then 
                    delay_line_im_5_fu_404 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_6_fu_400_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_6_fu_400 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1409_state3 = ap_const_boolean_1))) then 
                    delay_line_im_6_fu_400 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_7_fu_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_7_fu_396 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1400_state3 = ap_const_boolean_1))) then 
                    delay_line_im_7_fu_396 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_8_fu_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_8_fu_392 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1391_state3 = ap_const_boolean_1))) then 
                    delay_line_im_8_fu_392 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_9_fu_388_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_9_fu_388 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1382_state3 = ap_const_boolean_1))) then 
                    delay_line_im_9_fu_388 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_im_fu_424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_im_fu_424 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1463_state3 = ap_const_boolean_1))) then 
                    delay_line_im_fu_424 <= rxD_im_reg_3026;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_10_fu_448_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_10_fu_448 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1373_state3 = ap_const_boolean_1))) then 
                    delay_line_re_10_fu_448 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_11_fu_444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_11_fu_444 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1364_state3 = ap_const_boolean_1))) then 
                    delay_line_re_11_fu_444 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_12_fu_440_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_12_fu_440 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1355_state3 = ap_const_boolean_1))) then 
                    delay_line_re_12_fu_440 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_13_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_13_fu_436 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1346_state3 = ap_const_boolean_1))) then 
                    delay_line_re_13_fu_436 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_14_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_14_fu_432 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1337_state3 = ap_const_boolean_1))) then 
                    delay_line_re_14_fu_432 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_15_fu_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_15_fu_428 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1327_state3 = ap_const_boolean_1))) then 
                    delay_line_re_15_fu_428 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_1_fu_484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_1_fu_484 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1454_state3 = ap_const_boolean_1))) then 
                    delay_line_re_1_fu_484 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_2_fu_480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_2_fu_480 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1445_state3 = ap_const_boolean_1))) then 
                    delay_line_re_2_fu_480 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_3_fu_476_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_3_fu_476 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1436_state3 = ap_const_boolean_1))) then 
                    delay_line_re_3_fu_476 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_4_fu_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_4_fu_472 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1427_state3 = ap_const_boolean_1))) then 
                    delay_line_re_4_fu_472 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_5_fu_468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_5_fu_468 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1418_state3 = ap_const_boolean_1))) then 
                    delay_line_re_5_fu_468 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_6_fu_464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_6_fu_464 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1409_state3 = ap_const_boolean_1))) then 
                    delay_line_re_6_fu_464 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_7_fu_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_7_fu_460 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1400_state3 = ap_const_boolean_1))) then 
                    delay_line_re_7_fu_460 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_8_fu_456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_8_fu_456 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1391_state3 = ap_const_boolean_1))) then 
                    delay_line_re_8_fu_456 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_9_fu_452_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_9_fu_452 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1382_state3 = ap_const_boolean_1))) then 
                    delay_line_re_9_fu_452 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    delay_line_re_fu_488_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    delay_line_re_fu_488 <= ap_const_lv16_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_pred1463_state3 = ap_const_boolean_1))) then 
                    delay_line_re_fu_488 <= rxD_re_reg_3005;
                end if;
            end if; 
        end if;
    end process;

    detected_fu_348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    detected_fu_348 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_2174)) then 
                    detected_fu_348 <= ap_phi_mux_detected_1_phi_fu_536_p8;
                end if;
            end if; 
        end if;
    end process;

    i_fu_144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln51_fu_1004_p2 = ap_const_lv1_1))) then 
                    i_fu_144 <= i_11_fu_1010_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_144 <= ap_const_lv31_0;
                end if;
            end if; 
        end if;
    end process;

    powSumAcc_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    powSumAcc_fu_352 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_2183)) then 
                    powSumAcc_fu_352 <= powSumAcc_2_fu_2135_p2;
                elsif ((ap_const_boolean_1 = ap_condition_2179)) then 
                    powSumAcc_fu_352 <= powSumAcc_3_fu_1983_p2;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_10_fu_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_10_fu_316 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2187)) then 
                    ps_buf_10_fu_316 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_11_fu_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_11_fu_320 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2191)) then 
                    ps_buf_11_fu_320 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_12_fu_324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_12_fu_324 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2195)) then 
                    ps_buf_12_fu_324 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_13_fu_328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_13_fu_328 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2199)) then 
                    ps_buf_13_fu_328 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_14_fu_332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_14_fu_332 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2203)) then 
                    ps_buf_14_fu_332 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_15_fu_336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_15_fu_336 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2207)) then 
                    ps_buf_15_fu_336 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_1_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_1_fu_280 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2211)) then 
                    ps_buf_1_fu_280 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_2_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_2_fu_284 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2215)) then 
                    ps_buf_2_fu_284 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_3_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_3_fu_288 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2219)) then 
                    ps_buf_3_fu_288 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_4_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_4_fu_292 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2223)) then 
                    ps_buf_4_fu_292 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_5_fu_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_5_fu_296 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2227)) then 
                    ps_buf_5_fu_296 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_6_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_6_fu_300 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2231)) then 
                    ps_buf_6_fu_300 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_7_fu_304_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_7_fu_304 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2235)) then 
                    ps_buf_7_fu_304 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_8_fu_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_8_fu_308 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2239)) then 
                    ps_buf_8_fu_308 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_9_fu_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_9_fu_312 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2243)) then 
                    ps_buf_9_fu_312 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    ps_buf_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ps_buf_fu_276 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2247)) then 
                    ps_buf_fu_276 <= ps_reg_3167;
                end if;
            end if; 
        end if;
    end process;

    startOffset_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    startOffset_fu_340 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_condition_2254)) then 
                    startOffset_fu_340 <= startOffset_6_fu_2306_p2;
                end if;
            end if; 
        end if;
    end process;

    sustainedCount_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln95_fu_2263_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
                sustainedCount_fu_344 <= sustainedCount_3_fu_2274_p2;
            elsif ((((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((icmp_ln95_fu_2263_p2 = ap_const_lv1_0) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
                sustainedCount_fu_344 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    ap_predicate_pred1327_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_F));
                    ap_predicate_pred1337_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_E));
                    ap_predicate_pred1346_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_D));
                    ap_predicate_pred1355_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_C));
                    ap_predicate_pred1364_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_B));
                    ap_predicate_pred1373_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_A));
                    ap_predicate_pred1382_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_9));
                    ap_predicate_pred1391_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_8));
                    ap_predicate_pred1400_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_7));
                    ap_predicate_pred1409_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_6));
                    ap_predicate_pred1418_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_5));
                    ap_predicate_pred1427_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_4));
                    ap_predicate_pred1436_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_3));
                    ap_predicate_pred1445_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_2));
                    ap_predicate_pred1454_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_1));
                    ap_predicate_pred1463_state3 <= ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (trunc_ln51_reg_2996 = ap_const_lv4_0));
                i_10_reg_2985 <= ap_sig_allocacmp_i_10;
                icmp_ln51_reg_2992 <= icmp_ln51_fu_1004_p2;
                icmp_ln51_reg_2992_pp0_iter1_reg <= icmp_ln51_reg_2992;
                trunc_ln51_reg_2996 <= trunc_ln51_fu_1016_p1;
                trunc_ln51_reg_2996_pp0_iter1_reg <= trunc_ln51_reg_2996;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln51_reg_2992_pp0_iter2_reg <= icmp_ln51_reg_2992_pp0_iter1_reg;
                icmp_ln51_reg_2992_pp0_iter3_reg <= icmp_ln51_reg_2992_pp0_iter2_reg;
                icmp_ln51_reg_2992_pp0_iter4_reg <= icmp_ln51_reg_2992_pp0_iter3_reg;
                icmp_ln51_reg_2992_pp0_iter5_reg <= icmp_ln51_reg_2992_pp0_iter4_reg;
                icmp_ln51_reg_2992_pp0_iter6_reg <= icmp_ln51_reg_2992_pp0_iter5_reg;
                icmp_ln51_reg_2992_pp0_iter7_reg <= icmp_ln51_reg_2992_pp0_iter6_reg;
                icmp_ln51_reg_2992_pp0_iter8_reg <= icmp_ln51_reg_2992_pp0_iter7_reg;
                icmp_ln51_reg_2992_pp0_iter9_reg <= icmp_ln51_reg_2992_pp0_iter8_reg;
                trunc_ln51_reg_2996_pp0_iter2_reg <= trunc_ln51_reg_2996_pp0_iter1_reg;
                trunc_ln51_reg_2996_pp0_iter3_reg <= trunc_ln51_reg_2996_pp0_iter2_reg;
                trunc_ln51_reg_2996_pp0_iter4_reg <= trunc_ln51_reg_2996_pp0_iter3_reg;
                trunc_ln51_reg_2996_pp0_iter5_reg <= trunc_ln51_reg_2996_pp0_iter4_reg;
                trunc_ln51_reg_2996_pp0_iter6_reg <= trunc_ln51_reg_2996_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                corrSum_im_1_reg_3193 <= corrSum_im_1_fu_1541_p2;
                corrSum_re_1_reg_3188 <= corrSum_re_1_fu_1524_p2;
                cp_im_reg_3141 <= grp_fu_2346_p3(27 downto 12);
                cp_re_reg_3120 <= grp_fu_2338_p3(27 downto 12);
                detected_load_1_reg_3223 <= detected_fu_348;
                icmp_ln65_reg_3048_pp0_iter2_reg <= icmp_ln65_reg_3048;
                icmp_ln65_reg_3048_pp0_iter3_reg <= icmp_ln65_reg_3048_pp0_iter2_reg;
                icmp_ln65_reg_3048_pp0_iter4_reg <= icmp_ln65_reg_3048_pp0_iter3_reg;
                icmp_ln65_reg_3048_pp0_iter5_reg <= icmp_ln65_reg_3048_pp0_iter4_reg;
                icmp_ln65_reg_3048_pp0_iter6_reg <= icmp_ln65_reg_3048_pp0_iter5_reg;
                icmp_ln65_reg_3048_pp0_iter7_reg <= icmp_ln65_reg_3048_pp0_iter6_reg;
                icmp_ln65_reg_3048_pp0_iter8_reg <= icmp_ln65_reg_3048_pp0_iter7_reg;
                icmp_ln65_reg_3048_pp0_iter9_reg <= icmp_ln65_reg_3048_pp0_iter8_reg;
                icmp_ln87_reg_3058_pp0_iter2_reg <= icmp_ln87_reg_3058;
                icmp_ln87_reg_3058_pp0_iter3_reg <= icmp_ln87_reg_3058_pp0_iter2_reg;
                icmp_ln87_reg_3058_pp0_iter4_reg <= icmp_ln87_reg_3058_pp0_iter3_reg;
                icmp_ln87_reg_3058_pp0_iter5_reg <= icmp_ln87_reg_3058_pp0_iter4_reg;
                icmp_ln87_reg_3058_pp0_iter6_reg <= icmp_ln87_reg_3058_pp0_iter5_reg;
                icmp_ln87_reg_3058_pp0_iter7_reg <= icmp_ln87_reg_3058_pp0_iter6_reg;
                icmp_ln87_reg_3058_pp0_iter8_reg <= icmp_ln87_reg_3058_pp0_iter7_reg;
                icmp_ln87_reg_3058_pp0_iter9_reg <= icmp_ln87_reg_3058_pp0_iter8_reg;
                icmp_ln95_reg_3227 <= icmp_ln95_fu_2263_p2;
                icmp_ln97_reg_3231 <= icmp_ln97_fu_2280_p2;
                mul_ln75_1_reg_3088 <= mul_ln75_1_fu_1452_p2;
                mul_ln75_1_reg_3088_pp0_iter3_reg <= mul_ln75_1_reg_3088;
                mul_ln76_reg_3093 <= mul_ln76_fu_1458_p2;
                mul_ln76_reg_3093_pp0_iter3_reg <= mul_ln76_reg_3093;
                mul_ln89_1_reg_3208 <= mul_ln89_1_fu_554_p2;
                mul_ln89_reg_3203 <= mul_ln89_fu_550_p2;
                mul_ln91_reg_3218 <= mul_ln91_fu_558_p2;
                powSumAcc_3_reg_3198 <= powSumAcc_3_fu_1983_p2;
                ps_reg_3167 <= ps_fu_1504_p1(28 downto 13);
                rxD_im_reg_3026_pp0_iter2_reg <= rxD_im_reg_3026;
                rx_re_reg_3067 <= rx_re_fu_1120_p35;
                startOffset_6_reg_3235 <= startOffset_6_fu_2306_p2;
                tmp_s_reg_3213 <= add_ln89_fu_2210_p2(53 downto 22);
                trunc_ln93_reg_3062_pp0_iter2_reg <= trunc_ln93_reg_3062;
                trunc_ln93_reg_3062_pp0_iter3_reg <= trunc_ln93_reg_3062_pp0_iter2_reg;
                trunc_ln93_reg_3062_pp0_iter4_reg <= trunc_ln93_reg_3062_pp0_iter3_reg;
                trunc_ln93_reg_3062_pp0_iter5_reg <= trunc_ln93_reg_3062_pp0_iter4_reg;
                trunc_ln93_reg_3062_pp0_iter6_reg <= trunc_ln93_reg_3062_pp0_iter5_reg;
                trunc_ln93_reg_3062_pp0_iter7_reg <= trunc_ln93_reg_3062_pp0_iter6_reg;
                trunc_ln93_reg_3062_pp0_iter8_reg <= trunc_ln93_reg_3062_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                icmp_ln65_reg_3048 <= icmp_ln65_fu_1048_p2;
                icmp_ln87_reg_3058 <= icmp_ln87_fu_1063_p2;
                rxD_im_reg_3026 <= m0_to_m1_data_dout(31 downto 16);
                rxD_re_reg_3005 <= rxD_re_fu_1025_p1;
                trunc_ln93_reg_3062 <= trunc_ln93_fu_1069_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln89_fu_2210_p2 <= std_logic_vector(unsigned(mul_ln89_reg_3203) + unsigned(mul_ln89_1_reg_3208));
    add_ln98_fu_2301_p2 <= std_logic_vector(unsigned(trunc_ln93_reg_3062_pp0_iter8_reg) + unsigned(xor_ln98_fu_2295_p2));
    and_ln95_1_fu_2251_p3 <= (tmp_1_fu_2242_p4 & ap_const_lv21_0);
    and_ln_fu_2235_p3 <= (tmp_s_reg_3213 & ap_const_lv22_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter10, ap_block_state2_pp0_stage0_iter1_grp1, ap_block_state11_pp0_stage0_iter10_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage0_iter10_grp1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter10_grp1_assign_proc : process(m1_startOffset_full_n, ap_predicate_op512_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_grp1 <= ((m1_startOffset_full_n = ap_const_logic_0) and (ap_predicate_op512_write_state11 = ap_const_boolean_1));
    end process;


    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(m0_to_m1_data_empty_n, m1_to_m2_data_full_n, icmp_ln51_reg_2992)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= (((icmp_ln51_reg_2992 = ap_const_lv1_1) and (m1_to_m2_data_full_n = ap_const_logic_0)) or ((icmp_ln51_reg_2992 = ap_const_lv1_1) and (m0_to_m1_data_empty_n = ap_const_logic_0)));
    end process;


    ap_condition_2086_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg, icmp_ln87_reg_3058_pp0_iter5_reg)
    begin
                ap_condition_2086 <= ((icmp_ln87_reg_3058_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2090_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg, icmp_ln87_reg_3058_pp0_iter5_reg)
    begin
                ap_condition_2090 <= ((icmp_ln87_reg_3058_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2094_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2094 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_A) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2098_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2098 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_B) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2102_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2102 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_C) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2106_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2106 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_D) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2110_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2110 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_E) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2114_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2114 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_F) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2118_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2118 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_1) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2122_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2122 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_2) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2126_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2126 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_3) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2130_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2130 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_4) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2134_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2134 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_5) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2138_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2138 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_6) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2142_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2142 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_7) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2146_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2146 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_8) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2150_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2150 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_9) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2154_assign_proc : process(ap_enable_reg_pp0_iter6, icmp_ln51_reg_2992_pp0_iter5_reg, trunc_ln51_reg_2996_pp0_iter5_reg, icmp_ln65_reg_3048_pp0_iter5_reg)
    begin
                ap_condition_2154 <= ((icmp_ln65_reg_3048_pp0_iter5_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter5_reg = ap_const_lv4_0) and (icmp_ln51_reg_2992_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_condition_2174_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln51_reg_2992_pp0_iter8_reg, icmp_ln65_reg_3048_pp0_iter8_reg, icmp_ln87_reg_3058_pp0_iter8_reg)
    begin
                ap_condition_2174 <= ((icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_2179_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg, icmp_ln87_reg_3058_pp0_iter6_reg)
    begin
                ap_condition_2179 <= ((icmp_ln87_reg_3058_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2183_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg, icmp_ln87_reg_3058_pp0_iter6_reg)
    begin
                ap_condition_2183 <= ((icmp_ln87_reg_3058_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2187_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2187 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_A) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2191_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2191 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_B) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2195_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2195 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_C) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2199_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2199 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_D) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2203_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2203 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_E) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2207_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2207 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_F) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2211_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2211 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_1) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2215_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2215 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_2) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2219_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2219 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_3) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2223_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2223 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_4) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2227_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2227 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_5) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2231_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2231 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_6) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2235_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2235 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_7) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2239_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2239 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_8) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2243_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2243 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_9) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2247_assign_proc : process(ap_enable_reg_pp0_iter7, icmp_ln51_reg_2992_pp0_iter6_reg, trunc_ln51_reg_2996_pp0_iter6_reg, icmp_ln65_reg_3048_pp0_iter6_reg)
    begin
                ap_condition_2247 <= ((icmp_ln65_reg_3048_pp0_iter6_reg = ap_const_lv1_0) and (trunc_ln51_reg_2996_pp0_iter6_reg = ap_const_lv4_0) and (icmp_ln51_reg_2992_pp0_iter6_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1));
    end process;


    ap_condition_2254_assign_proc : process(ap_enable_reg_pp0_iter9, icmp_ln51_reg_2992_pp0_iter8_reg, icmp_ln65_reg_3048_pp0_iter8_reg, icmp_ln87_reg_3058_pp0_iter8_reg, detected_load_1_load_fu_2232_p1, icmp_ln95_fu_2263_p2, icmp_ln97_fu_2280_p2)
    begin
                ap_condition_2254 <= ((icmp_ln97_fu_2280_p2 = ap_const_lv1_1) and (icmp_ln95_fu_2263_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln51_fu_1004_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln51_fu_1004_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter9_stage0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_subdone, icmp_ln51_reg_2992_pp0_iter8_reg)
    begin
        if (((icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter9_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg, ap_done_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_detected_1_phi_fu_536_p8_assign_proc : process(icmp_ln51_reg_2992_pp0_iter8_reg, icmp_ln65_reg_3048_pp0_iter8_reg, icmp_ln87_reg_3058_pp0_iter8_reg, detected_load_1_load_fu_2232_p1, icmp_ln95_fu_2263_p2, icmp_ln97_fu_2280_p2, ap_phi_reg_pp0_iter9_detected_1_reg_533)
    begin
        if ((((icmp_ln97_fu_2280_p2 = ap_const_lv1_0) and (icmp_ln95_fu_2263_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1)) or ((icmp_ln95_fu_2263_p2 = ap_const_lv1_0) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_const_lv1_0;
        elsif ((((detected_load_1_load_fu_2232_p1 = ap_const_lv1_1) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1)) or ((icmp_ln97_fu_2280_p2 = ap_const_lv1_1) and (icmp_ln95_fu_2263_p2 = ap_const_lv1_1) and (detected_load_1_load_fu_2232_p1 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter8_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter8_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_1)))) then 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_const_lv1_1;
        else 
            ap_phi_mux_detected_1_phi_fu_536_p8 <= ap_phi_reg_pp0_iter9_detected_1_reg_533;
        end if; 
    end process;

    ap_phi_reg_pp0_iter9_detected_1_reg_533 <= "X";

    ap_predicate_op512_write_state11_assign_proc : process(icmp_ln51_reg_2992_pp0_iter9_reg, icmp_ln65_reg_3048_pp0_iter9_reg, icmp_ln87_reg_3058_pp0_iter9_reg, detected_load_1_reg_3223, icmp_ln95_reg_3227, icmp_ln97_reg_3231)
    begin
                ap_predicate_op512_write_state11 <= ((detected_load_1_reg_3223 = ap_const_lv1_0) and (icmp_ln87_reg_3058_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln65_reg_3048_pp0_iter9_reg = ap_const_lv1_0) and (icmp_ln51_reg_2992_pp0_iter9_reg = ap_const_lv1_1) and (icmp_ln97_reg_3231 = ap_const_lv1_1) and (icmp_ln95_reg_3227 = ap_const_lv1_1));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_10_assign_proc : process(ap_CS_fsm_pp0_stage0, i_fu_144, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_10 <= ap_const_lv31_0;
        else 
            ap_sig_allocacmp_i_10 <= i_fu_144;
        end if; 
    end process;

    corrSum_im_1_fu_1541_p2 <= std_logic_vector(unsigned(corrSum_im_fu_356) + unsigned(sext_ln83_fu_1537_p1));
    corrSum_im_2_fu_1825_p2 <= std_logic_vector(signed(corrSum_im_1_fu_1541_p2) - signed(sext_ln111_fu_1821_p1));
    corrSum_re_1_fu_1524_p2 <= std_logic_vector(unsigned(corrSum_re_fu_360) + unsigned(sext_ln82_fu_1520_p1));
    corrSum_re_2_fu_1736_p2 <= std_logic_vector(signed(corrSum_re_1_fu_1524_p2) - signed(sext_ln110_fu_1732_p1));
    detected_load_1_load_fu_2232_p1 <= detected_fu_348;
    detected_out <= detected_fu_348;

    detected_out_ap_vld_assign_proc : process(icmp_ln51_reg_2992_pp0_iter8_reg, ap_block_pp0_stage0_11001_grp1, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            detected_out_ap_vld <= ap_const_logic_1;
        else 
            detected_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_2291_p1 <= sustainedCount_fu_344(16 - 1 downto 0);

    grp_fu_2330_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            grp_fu_2330_ce <= ap_const_logic_1;
        else 
            grp_fu_2330_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2330_p0 <= sext_ln78_fu_1059_p1(16 - 1 downto 0);
    grp_fu_2330_p1 <= sext_ln78_fu_1059_p1(16 - 1 downto 0);

    grp_fu_2338_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2338_ce <= ap_const_logic_1;
        else 
            grp_fu_2338_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2338_p0 <= sext_ln75_fu_1438_p1(16 - 1 downto 0);
    grp_fu_2338_p1 <= sext_ln75_1_fu_1442_p1(16 - 1 downto 0);

    grp_fu_2346_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2346_ce <= ap_const_logic_1;
        else 
            grp_fu_2346_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2346_p0 <= sext_ln75_fu_1438_p1(16 - 1 downto 0);
    grp_fu_2346_p1 <= sext_ln75_3_fu_1449_p1(16 - 1 downto 0);

    grp_fu_2354_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2354_ce <= ap_const_logic_1;
        else 
            grp_fu_2354_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2354_p0 <= sext_ln79_1_fu_1464_p1(16 - 1 downto 0);
    grp_fu_2354_p1 <= sext_ln79_1_fu_1464_p1(16 - 1 downto 0);

    grp_fu_2362_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2362_ce <= ap_const_logic_1;
        else 
            grp_fu_2362_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2362_p0 <= sext_ln79_fu_1477_p1(16 - 1 downto 0);
    grp_fu_2362_p1 <= sext_ln79_fu_1477_p1(16 - 1 downto 0);
    i_11_fu_1010_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_10) + unsigned(ap_const_lv31_1));
    icmp_ln51_fu_1004_p2 <= "1" when (signed(zext_ln51_fu_1000_p1) < signed(p_read)) else "0";
    icmp_ln65_fu_1048_p2 <= "1" when (tmp_fu_1039_p4 = ap_const_lv27_0) else "0";
    icmp_ln87_fu_1063_p2 <= "1" when (unsigned(n_fu_1054_p2) > unsigned(ap_const_lv31_E)) else "0";
    icmp_ln95_fu_2263_p2 <= "1" when (signed(sext_ln95_fu_2259_p1) < signed(and_ln_fu_2235_p3)) else "0";
    icmp_ln97_fu_2280_p2 <= "1" when (signed(sustainedCount_3_fu_2274_p2) > signed(ap_const_lv32_17)) else "0";

    m0_to_m1_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m0_to_m1_data_empty_n, icmp_ln51_reg_2992, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln51_reg_2992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            m0_to_m1_data_blk_n <= m0_to_m1_data_empty_n;
        else 
            m0_to_m1_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m0_to_m1_data_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln51_reg_2992, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln51_reg_2992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            m0_to_m1_data_read <= ap_const_logic_1;
        else 
            m0_to_m1_data_read <= ap_const_logic_0;
        end if; 
    end process;


    m1_startOffset_blk_n_assign_proc : process(ap_enable_reg_pp0_iter10, m1_startOffset_full_n, ap_predicate_op512_write_state11, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_predicate_op512_write_state11 = ap_const_boolean_1))) then 
            m1_startOffset_blk_n <= m1_startOffset_full_n;
        else 
            m1_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m1_startOffset_din <= startOffset_6_reg_3235;

    m1_startOffset_write_assign_proc : process(ap_enable_reg_pp0_iter10, ap_predicate_op512_write_state11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_predicate_op512_write_state11 = ap_const_boolean_1))) then 
            m1_startOffset_write <= ap_const_logic_1;
        else 
            m1_startOffset_write <= ap_const_logic_0;
        end if; 
    end process;


    m1_to_m2_data_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m1_to_m2_data_full_n, icmp_ln51_reg_2992, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln51_reg_2992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            m1_to_m2_data_blk_n <= m1_to_m2_data_full_n;
        else 
            m1_to_m2_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m1_to_m2_data_din <= m0_to_m1_data_dout;

    m1_to_m2_data_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln51_reg_2992, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln51_reg_2992 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            m1_to_m2_data_write <= ap_const_logic_1;
        else 
            m1_to_m2_data_write <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln75_1_fu_1452_p0 <= sext_ln75_2_fu_1445_p1(16 - 1 downto 0);
    mul_ln75_1_fu_1452_p1 <= sext_ln75_3_fu_1449_p1(16 - 1 downto 0);
    mul_ln76_fu_1458_p0 <= sext_ln75_2_fu_1445_p1(16 - 1 downto 0);
    mul_ln76_fu_1458_p1 <= sext_ln75_1_fu_1442_p1(16 - 1 downto 0);
    mul_ln78_1_fu_1471_p0 <= sext_ln78_1_fu_1468_p1(16 - 1 downto 0);
    mul_ln78_1_fu_1471_p1 <= sext_ln78_1_fu_1468_p1(16 - 1 downto 0);
    mul_ln89_1_fu_554_p0 <= sext_ln89_1_fu_1999_p1(32 - 1 downto 0);
    mul_ln89_1_fu_554_p1 <= sext_ln89_1_fu_1999_p1(32 - 1 downto 0);
    mul_ln89_fu_550_p0 <= sext_ln89_fu_1994_p1(32 - 1 downto 0);
    mul_ln89_fu_550_p1 <= sext_ln89_fu_1994_p1(32 - 1 downto 0);
    mul_ln91_fu_558_p0 <= sext_ln91_fu_2224_p1(32 - 1 downto 0);
    mul_ln91_fu_558_p1 <= sext_ln91_fu_2224_p1(32 - 1 downto 0);
    n_fu_1054_p2 <= std_logic_vector(unsigned(i_10_reg_2985) + unsigned(ap_const_lv31_7FFFFFF0));
    powSumAcc_2_fu_2135_p2 <= std_logic_vector(signed(powSumAcc_3_fu_1983_p2) - signed(sext_ln112_fu_2131_p1));
    powSumAcc_3_fu_1983_p2 <= std_logic_vector(unsigned(powSumAcc_fu_352) + unsigned(sext_ln84_fu_1979_p1));
    ps_fu_1504_p1 <= grp_fu_2362_p3;
    rxD_re_fu_1025_p1 <= m0_to_m1_data_dout(16 - 1 downto 0);
    rx_im_fu_1239_p33 <= "XXXXXXXXXXXXXXXX";
    rx_re_fu_1120_p33 <= "XXXXXXXXXXXXXXXX";
        sext_ln110_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln9_fu_1724_p3),32));

        sext_ln111_fu_1821_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1_fu_1813_p3),32));

        sext_ln112_fu_2131_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln2_fu_2123_p3),32));

        sext_ln75_1_fu_1442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_re_reg_3005),28));

        sext_ln75_2_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_im_fu_1239_p35),28));

        sext_ln75_3_fu_1449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_im_reg_3026),28));

        sext_ln75_fu_1438_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_re_fu_1120_p35),28));

        sext_ln78_1_fu_1468_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_im_reg_3026_pp0_iter2_reg),29));

        sext_ln78_fu_1059_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rxD_re_fu_1025_p1),29));

        sext_ln79_1_fu_1464_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_im_fu_1239_p35),29));

        sext_ln79_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rx_re_reg_3067),29));

        sext_ln82_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_1513_p3),32));

        sext_ln83_fu_1537_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln7_fu_1530_p3),32));

        sext_ln84_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln8_fu_1972_p3),32));

        sext_ln89_1_fu_1999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrSum_im_1_reg_3193),54));

        sext_ln89_fu_1994_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(corrSum_re_1_reg_3188),54));

        sext_ln91_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(powSumAcc_3_reg_3198),54));

        sext_ln95_fu_2259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(and_ln95_1_fu_2251_p3),54));

    shl_ln1_fu_1813_p3 <= (tmp_23_i_fu_1742_p35 & ap_const_lv10_0);
    shl_ln2_fu_2123_p3 <= (tmp_24_i_fu_2052_p35 & ap_const_lv10_0);
    shl_ln7_fu_1530_p3 <= (cp_im_reg_3141 & ap_const_lv10_0);
    shl_ln8_fu_1972_p3 <= (ps_reg_3167 & ap_const_lv10_0);
    shl_ln9_fu_1724_p3 <= (tmp_22_i_fu_1653_p35 & ap_const_lv10_0);
    shl_ln_fu_1513_p3 <= (cp_re_reg_3120 & ap_const_lv10_0);
    startOffset_6_fu_2306_p2 <= std_logic_vector(unsigned(add_ln98_fu_2301_p2) + unsigned(ap_const_lv16_FFE2));
    startOffset_out <= startOffset_fu_340;

    startOffset_out_ap_vld_assign_proc : process(icmp_ln51_reg_2992_pp0_iter8_reg, ap_block_pp0_stage0_11001_grp1, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((icmp_ln51_reg_2992_pp0_iter8_reg = ap_const_lv1_0) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            startOffset_out_ap_vld <= ap_const_logic_1;
        else 
            startOffset_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sustainedCount_3_fu_2274_p2 <= std_logic_vector(unsigned(sustainedCount_fu_344) + unsigned(ap_const_lv32_1));
    tmp_1_fu_2242_p4 <= mul_ln91_reg_3218(53 downto 22);
    tmp_22_i_fu_1653_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_23_i_fu_1742_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_24_i_fu_2052_p33 <= "XXXXXXXXXXXXXXXX";
    tmp_fu_1039_p4 <= i_10_reg_2985(30 downto 4);
    trunc_ln51_fu_1016_p1 <= ap_sig_allocacmp_i_10(4 - 1 downto 0);
    trunc_ln93_fu_1069_p1 <= i_10_reg_2985(16 - 1 downto 0);
    xor_ln98_fu_2295_p2 <= (empty_fu_2291_p1 xor ap_const_lv16_FFFF);
    zext_ln51_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_10),32));
end behav;
