Project Information                            c:\max2work\pt5201\videogen.rpt

MAX+plus II Compiler Report File
Version 9.5 2/8/2000
Compiled: 05/15/2000 10:07:34

Copyright (C) 1988-2000 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

videogen  EPM3256AQC208-10 63       70       20     204     197         79 %

User Pins:                 63       70       20 



Project Information                            c:\max2work\pt5201\videogen.rpt

** PROJECT COMPILATION MESSAGES **

Warning: GLOBAL primitive on node 'RESET' feeds logic -- non-global signal usage may result
Warning: Flipflop '|lcntr:26|hclr' stuck at GND
Warning: Primitive 'SRAMOE' is stuck at GND
Info: Reserved unused input pin 'KLP' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM15' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM14' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM13' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'DM10' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'KLP2' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H11' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'ALE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WRH' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H10' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H9' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H8' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H7' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H6' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H5' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H4' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H3' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H1' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H0' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'MRES' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H15' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H14' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H13' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'H12' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'FH_G' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'FH_M' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Warning: Node 'LINE7' has assignments but doesn't exist or is a primitive array -- edit the project's ACF to fix the problem


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3256AQC208-10 are preliminary


Project Information                            c:\max2work\pt5201\videogen.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock
INFO: Signal 'RESET' chosen for auto global Clear


Project Information                            c:\max2work\pt5201\videogen.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

videogen@39                       ADDR
videogen                          |addr5201b:73|d0
videogen                          |addr5201b:73|d1
videogen                          |addr5201b:73|d2
videogen                          |addr5201b:73|d3
videogen                          |addr5201b:73|d4
videogen@145                      ADIN
videogen@96                       ADR0
videogen@97                       ADR1
videogen@98                       ADR2
videogen@99                       ADR3
videogen@100                      ADR4
videogen@101                      ADR5
videogen@102                      ADR6
videogen@109                      ADR7
videogen@110                      ADR8
videogen@111                      ADR9
videogen@112                      ADR10
videogen@113                      ADR11
videogen@114                      ADR12
videogen@115                      ADR13
videogen@117                      ADR14
videogen@37                       ALE
videogen@198                      AM0
videogen@199                      AM1
videogen@201                      AM2
videogen@202                      AM3
videogen@203                      AM4
videogen@204                      AM5
videogen@205                      AM6
videogen@206                      AM7
videogen@3                        AM8
videogen@4                        AM9
videogen@7                        AM10
videogen@8                        AM11
videogen@9                        AM12
videogen@10                       AM13
videogen@11                       AM14
videogen@12                       AM15
videogen@13                       AM16
videogen@15                       AM17
videogen@16                       AM18
videogen@90                       BBRESET
videogen@35                       BOOT
videogen@166                      CB0
videogen@167                      CB1
videogen@168                      CB2
videogen@169                      CB3
videogen@170                      CB4
videogen@171                      CB5
videogen@172                      CB6
videogen@173                      CB7
videogen@24                       CEBOOT
videogen@20                       CEPROM
videogen@184                      CLK
videogen@175                      CLKCB
videogen@153                      COLORRESET
videogen@136                      CONFDONE
videogen@36                       CTS
videogen@131                      CTSIN
videogen@138                      DATA
videogen@133                      DCD
videogen@137                      DCLK
videogen@65                       DM0
videogen@64                       DM1
videogen@62                       DM2
videogen@61                       DM3
videogen@60                       DM4
videogen@59                       DM5
videogen@58                       DM6
videogen@57                       DM7
videogen@56                       DM8
videogen@55                       DM9
videogen@49                       DM10
videogen@48                       DM11
videogen@47                       DM12
videogen@46                       DM13
videogen@45                       DM14
videogen@44                       DM15
videogen@132                      DSR
videogen@135                      DTR
videogen@164                      EDHON
videogen@159                      ENBUTTON
videogen@161                      ENGAIN
videogen@160                      ENLED
videogen@151                      FH_G
videogen@149                      FH_M
videogen@140                      FLASHPRG
videogen@148                      F4_M
videogen@150                      F8_G
videogen@154                      HCB
videogen@147                      HINT
videogen@17                       HOFFSET
videogen@66                       H0
videogen@67                       H1
videogen@68                       H2
videogen@69                       H3
videogen@70                       H4
videogen@71                       H5
videogen@73                       H6
videogen@76                       H7
videogen@77                       H8
videogen@78                       H9
videogen@79                       H10
videogen@80                       H11
videogen@81                       H12
videogen@86                       H13
videogen@87                       H14
videogen@88                       H15
videogen@144                      KLP
videogen@31                       KLP2
videogen@144     ---------        LINE7
videogen@33                       MRES
videogen@139                      nCONFIG
videogen@181                      nSTATUS
videogen@25                       NVRAMEN
videogen@22                       OEBOOT
videogen@19                       OEPROM
videogen@197                      PDX0
videogen@196                      PDX1
videogen@195                      PDX2
videogen@194                      PDX3
videogen@193                      PDX4
videogen@192                      PDX5
videogen@188                      PDX6
videogen@187                      PDX7
videogen@178                      PDX8
videogen@177                      PDX9
videogen@141                      PLDIDONE
videogen@27                       PSEN
videogen@26                       RAMEN
videogen@183                      RD
videogen@182                      RESET
videogen@130                      RTS
videogen@118                      SD0
videogen@119                      SD1
videogen@120                      SD2
videogen@121                      SD3
videogen@122                      SD4
videogen@123                      SD5
videogen@124                      SD6
videogen@126                      SD7
videogen@128                      SD8
videogen@129                      SD9
videogen@43                       SOUND
videogen@91                       SPGBBPRG
videogen@89                       SPGRESET
videogen@92                       SRAMEN
videogen@93                       SRAMOE
videogen@95                       SRAMWE
videogen@34                       START
videogen@163                      TESTLED1
videogen@162                      TESTLED2
videogen@146                      VINT
videogen@21                       WEBOOT
videogen@18                       WEPROM
videogen@29                       WRH
videogen@28                       WRL
videogen@42                       3OR4


Project Information                            c:\max2work\pt5201\videogen.rpt

** FILE HIERARCHY **



|hdcd:22|
|colorrst:23|
|videogv1:24|
|videogv1:24|lpm_add_sub:chkadd|
|videogv1:24|lpm_add_sub:chkadd|addcore:adder|
|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder1|
|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|
|videogv1:24|lpm_add_sub:chkadd|altshift:result_ext_latency_ffs|
|videogv1:24|lpm_add_sub:chkadd|altshift:carry_ext_latency_ffs|
|videogv1:24|lpm_add_sub:chkadd|altshift:oflow_ext_latency_ffs|
|videogv1:24|lpm_add_sub:yadd|
|videogv1:24|lpm_add_sub:yadd|addcore:adder|
|videogv1:24|lpm_add_sub:yadd|altshift:result_ext_latency_ffs|
|videogv1:24|lpm_add_sub:yadd|altshift:carry_ext_latency_ffs|
|videogv1:24|lpm_add_sub:yadd|altshift:oflow_ext_latency_ffs|
|lcntr:26|
|syssel:27|
|lport:32|
|tribuf:52|
|addr5201b:73|
|ramadrb3:75|
|3dffs:97|
|3dffs:93|
|3dffs:84|
|3dffs:85|
|tribuf9:89|
|tribuf9:99|


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

***** Logic for device 'videogen' compiled without errors.




Device: EPM3256AQC208-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** ERROR SUMMARY **

Info: Chip 'videogen' in device 'EPM3256AQC208-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                                                                         
                                                                                                                         
                                                                                                          T T     E      
                                                                      n                                   E E     N      
                                                            V         S   V                               S S E   B      
                                                  V         C       R T   C       C                   V E T T N E U      
                N N                   P P P P P P C   # P P C       E A   C P P # L                   C D L L G N T N N  
                . . A A A A A A G A A D D D D D D C G T D D I G C   S T G I D D T K G C C C C C C C C C H E E A L T . .  
                C C M M M M M M N M M X X X X X X I N D X X N N L R E U N N X X D C N B B B B B B B B I O D D I E O C C  
                . . 7 6 5 4 3 2 D 1 0 0 1 2 3 4 5 O D O 6 7 T D K D T S D T 8 9 I B D 7 6 5 4 3 2 1 0 O N 1 2 N D N . .  
              ----------------------------------------------------------------------------------------------------------_ 
             / 208 206 204 202 200 198 196 194 192 190 188 186 184 182 180 178 176 174 172 170 168 166 164 162 160 158   |_ 
            /    207 205 203 201 199 197 195 193 191 189 187 185 183 181 179 177 175 173 171 169 167 165 163 161 159 157    | 
      N.C. |  1                                                                                                         156 | N.C. 
      N.C. |  2                                                                                                         155 | N.C. 
       AM8 |  3                                                                                                         154 | HCB 
       AM9 |  4                                                                                                         153 | COLORRESET 
     VCCIO |  5                                                                                                         152 | GND 
       GND |  6                                                                                                         151 | FH_G 
      AM10 |  7                                                                                                         150 | F8_G 
      AM11 |  8                                                                                                         149 | FH_M 
      AM12 |  9                                                                                                         148 | F4_M 
      AM13 | 10                                                                                                         147 | HINT 
      AM14 | 11                                                                                                         146 | VINT 
      AM15 | 12                                                                                                         145 | ADIN 
      AM16 | 13                                                                                                         144 | KLP 
       GND | 14                                                                                                         143 | VCCIO 
      AM17 | 15                                                                                                         142 | GND 
      AM18 | 16                                                                                                         141 | PLDIDONE 
   HOFFSET | 17                                                                                                         140 | FLASHPRG 
    WEPROM | 18                                                                                                         139 | nCONFIG 
    OEPROM | 19                                                                                                         138 | DATA 
    CEPROM | 20                                                                                                         137 | DCLK 
    WEBOOT | 21                                                                                                         136 | CONFDONE 
    OEBOOT | 22                                                                                                         135 | DTR 
     VCCIO | 23                                                                                                         134 | GND 
    CEBOOT | 24                                                                                                         133 | DCD 
   NVRAMEN | 25                                                                                                         132 | DSR 
     RAMEN | 26                                                                                                         131 | CTSIN 
      PSEN | 27                                            EPM3256AQC208-10                                             130 | RTS 
       WRL | 28                                                                                                         129 | SD9 
       WRH | 29                                                                                                         128 | SD8 
      #TCK | 30                                                                                                         127 | #TMS 
      KLP2 | 31                                                                                                         126 | SD7 
       GND | 32                                                                                                         125 | VCCIO 
      MRES | 33                                                                                                         124 | SD6 
     START | 34                                                                                                         123 | SD5 
      BOOT | 35                                                                                                         122 | SD4 
       CTS | 36                                                                                                         121 | SD3 
       ALE | 37                                                                                                         120 | SD2 
  RESERVED | 38                                                                                                         119 | SD1 
      ADDR | 39                                                                                                         118 | SD0 
       GND | 40                                                                                                         117 | ADR14 
     VCCIO | 41                                                                                                         116 | GND 
      3OR4 | 42                                                                                                         115 | ADR13 
     SOUND | 43                                                                                                         114 | ADR12 
      DM15 | 44                                                                                                         113 | ADR11 
      DM14 | 45                                                                                                         112 | ADR10 
      DM13 | 46                                                                                                         111 | ADR9 
      DM12 | 47                                                                                                         110 | ADR8 
      DM11 | 48                                                                                                         109 | ADR7 
      DM10 | 49                                                                                                         108 | GND 
       GND | 50                                                                                                         107 | VCCIO 
      N.C. | 51                                                                                                         106 | N.C. 
      N.C. | 52                                                                                                         105 | N.C. 
           |      54  56  58  60  62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104  _| 
            \   53  55  57  59  61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103   | 
             \----------------------------------------------------------------------------------------------------------- 
                N N D D D D D D D D V D D H H H H H H G H V G H H H H H H G V G V H H H S B S S S G S A A A A A A A N N  
                . . M M M M M M M M C M M 0 1 2 3 4 5 N 6 C N 7 8 9 1 1 1 N C N C 1 1 1 P B P R R N R D D D D D D D . .  
                C C 9 8 7 6 5 4 3 2 C 1 0             D   C D       0 1 2 D C D C 3 4 5 G R G A A D A R R R R R R R C C  
                . .                 I                     I                 I   I       R E B M M   M 0 1 2 3 4 5 6 . .  
                                    O                     N                 N   O       E S B E O   W                    
                                                          T                 T           S E P N E   E                    
                                                                                        E T R                            
                                                                                        T   G                            
                                                                                                                         
                                                                                                                         


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    12/16( 75%)  10/10(100%)  16/16(100%)  36/36(100%) 
B:    LC17 - LC32    13/16( 81%)   9/ 9(100%)  16/16(100%)  30/36( 83%) 
C:    LC33 - LC48     9/16( 56%)   9/ 9(100%)   1/16(  6%)  29/36( 80%) 
D:    LC49 - LC64    11/16( 68%)  10/10(100%)  16/16(100%)  36/36(100%) 
E:    LC65 - LC80    16/16(100%)  10/10(100%)  16/16(100%)  34/36( 94%) 
F:    LC81 - LC96    13/16( 81%)  10/10(100%)  12/16( 75%)  31/36( 86%) 
G:   LC97 - LC112    14/16( 87%)  10/10(100%)  16/16(100%)  32/36( 88%) 
H:  LC113 - LC128    15/16( 93%)   9/ 9(100%)  13/16( 81%)  30/36( 83%) 
I:  LC129 - LC144    12/16( 75%)   9/ 9(100%)  16/16(100%)  35/36( 97%) 
J:  LC145 - LC160    14/16( 87%)  10/10(100%)  16/16(100%)  32/36( 88%) 
K:  LC161 - LC176    16/16(100%)   9/10( 90%)   1/16(  6%)  21/36( 58%) 
L:  LC177 - LC192    14/16( 87%)  10/10(100%)  16/16(100%)  20/36( 55%) 
M:  LC193 - LC208    16/16(100%)  10/10(100%)  16/16(100%)  33/36( 91%) 
N:  LC209 - LC224    13/16( 81%)   9/ 9(100%)  16/16(100%)  35/36( 97%) 
O:  LC225 - LC240     4/16( 25%)   9/ 9(100%)  16/16(100%)  34/36( 94%) 
P:  LC241 - LC256    12/16( 75%)  10/10(100%)  16/16(100%)  33/36( 91%) 


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                           153/154    ( 99%)
Total logic cells used:                        204/256    ( 79%)
Total shareable expanders used:                197/256    ( 76%)
Total Turbo logic cells used:                  204/256    ( 79%)
Total shareable expanders not available (n/a):  22/256    (  8%)
Average fan-in:                                  8.01
Total fan-in:                                  1635

Total input pins required:                      63
Total output pins required:                     70
Total bidirectional pins required:              20
Total reserved pins required                     4
Total logic cells required:                    204
Total flipflops required:                      121
Total product terms required:                  681
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:         158

Synthesized logic cells:                        18/ 256   (  7%)



Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 145   (22)  (B)      INPUT               0      0   0    0    0   24   13  ADIN
  37  (163)  (K)      INPUT               0      0   0    0    0    0    0  ALE
 198  (208)  (M)      INPUT               0      0   0    0    0   18   12  AM0
 199  (206)  (M)      INPUT               0      0   0    0    0   25   13  AM1
 201  (205)  (M)      INPUT               0      0   0    0    0   25   13  AM2
 202  (203)  (M)      INPUT               0      0   0    0    0   25   13  AM3
 203  (201)  (M)      INPUT               0      0   0    0    0    2    0  AM4
 204  (200)  (M)      INPUT               0      0   0    0    0    2    0  AM5
 205  (198)  (M)      INPUT               0      0   0    0    0    2    0  AM6
 206  (197)  (M)      INPUT               0      0   0    0    0    2    0  AM7
   3  (195)  (M)      INPUT               0      0   0    0    0    2    0  AM8
   4  (193)  (M)      INPUT               0      0   0    0    0    2    0  AM9
   7  (222)  (N)      INPUT               0      0   0    0    0    2    0  AM10
   8  (221)  (N)      INPUT               0      0   0    0    0    2    0  AM11
   9  (219)  (N)      INPUT               0      0   0    0    0    2    0  AM12
  10  (217)  (N)      INPUT               0      0   0    0    0    2    0  AM13
  11  (216)  (N)      INPUT               0      0   0    0    0    2    0  AM14
  12  (214)  (N)      INPUT               0      0   0    0    0    4    0  AM15
  13  (213)  (N)      INPUT               0      0   0    0    0   21    1  AM16
  15  (211)  (N)      INPUT               0      0   0    0    0   22    1  AM17
  16  (209)  (N)      INPUT               0      0   0    0    0   47    2  AM18
  35  (166)  (K)      INPUT               0      0   0    0    0   50   14  BOOT
 184      -   -       INPUT  G            0      0   0    0    0    0    0  CLK
 136   (89)  (F)      INPUT               0      0   0    0    0    1    0  CONFDONE
 131   (83)  (F)      INPUT               0      0   0    0    0    1    0  CTSIN
 133   (86)  (F)      INPUT               0      0   0    0    0    1    0  DCD
  65    241    P      BIDIR               0      0   0   11    0    5    1  DM0
  64    243    P      BIDIR               0      0   0   11    0    5    1  DM1
  62    245    P      BIDIR               0      0   0   10    0    3    1  DM2
  61    246    P      BIDIR               0      0   0    8    0    1    1  DM3
  60    248    P      BIDIR               0      0   0    8    0    1    1  DM4
  59    249    P      BIDIR               0      0   0    8    0    1    1  DM5
  58    251    P      BIDIR               0      0   0    8    0    1    1  DM6
  57    253    P      BIDIR               0      0   0    8    0    1    1  DM7
  56    254    P      BIDIR               0      0   0    8    0    1    1  DM8
  55    256    P      BIDIR               0      0   0    8    0    1    1  DM9
  49  (225)  (O)      INPUT               0      0   0    0    0    0    0  DM10
  48  (227)  (O)      INPUT               0      0   0    0    0    0    1  DM11
  47  (229)  (O)      INPUT               0      0   0    0    0    0    1  DM12
  46  (230)  (O)      INPUT               0      0   0    0    0    0    0  DM13
  45  (232)  (O)      INPUT               0      0   0    0    0    0    0  DM14
  44  (233)  (O)      INPUT               0      0   0    0    0    0    0  DM15
 132   (85)  (F)      INPUT               0      0   0    0    0    1    0  DSR
 151   (32)  (B)      INPUT               0      0   0    0    0    0    0  FH_G
 149   (29)  (B)      INPUT               0      0   0    0    0    0    0  FH_M
 148   (27)  (B)      INPUT               0      0   0    0    0    1    0  F4_M
 150   (30)  (B)      INPUT               0      0   0    0    0    1    0  F8_G
  66  (192)  (L)      INPUT               0      0   0    0    0    0    0  H0
  67  (190)  (L)      INPUT               0      0   0    0    0    0    0  H1
  68  (189)  (L)      INPUT               0      0   0    0    0    0    1  H2
  69  (187)  (L)      INPUT               0      0   0    0    0    0    0  H3
  70  (185)  (L)      INPUT               0      0   0    0    0    0    0  H4
  71  (184)  (L)      INPUT               0      0   0    0    0    0    0  H5
  73  (182)  (L)      INPUT               0      0   0    0    0    0    0  H6
  76  (181)  (L)      INPUT               0      0   0    0    0    0    0  H7
  77  (179)  (L)      INPUT               0      0   0    0    0    0    0  H8
  78  (177)  (L)      INPUT               0      0   0    0    0    0    0  H9
  79  (113)  (H)      INPUT               0      0   0    0    0    0    0  H10
  80  (115)  (H)      INPUT               0      0   0    0    0    0    0  H11
  81  (117)  (H)      INPUT               0      0   0    0    0    0    0  H12
  86  (120)  (H)      INPUT               0      0   0    0    0    0    0  H13
  87  (121)  (H)      INPUT               0      0   0    0    0    0    0  H14
  88  (123)  (H)      INPUT               0      0   0    0    0    0    0  H15
 144   (21)  (B)      INPUT               0      0   0    0    0    0    0  KLP
  31  (171)  (K)      INPUT               0      0   0    0    0    0    0  KLP2
  33  (169)  (K)      INPUT               0      0   0    0    0    0    0  MRES
 181      -   -       INPUT               0      0   0    0    0    1    0  nSTATUS
 141   (17)  (B)      INPUT               0      0   0    0    0    1    0  PLDIDONE
  27  (145)  (J)      INPUT               0      0   0    0    0   44   14  PSEN
 183      -   -       INPUT               0      0   0    0    0   14    1  RD
 182      -   -       INPUT  G            0      0   0    0    0    2    5  RESET
 118     48    C      BIDIR               0      0   0    0    1    0    1  SD0
 119     97    G      BIDIR               0      0   0    0    1    0    1  SD1
 120     99    G      BIDIR               0      0   0    0    1    0    1  SD2
 121    101    G      BIDIR               0      0   0    0    1    0    1  SD3
 122    102    G      BIDIR               0      0   0    0    1    0    1  SD4
 123    104    G      BIDIR               0      0   0    0    1    0    1  SD5
 124    105    G      BIDIR               0      0   0    0    1    0    1  SD6
 126    107    G      BIDIR               0      0   0    0    1    0    1  SD7
 128    110    G      BIDIR               0      0   0    0    1    0    1  SD8
 129    112    G      BIDIR               0      0   0    0    1    0    1  SD9
  29  (174)  (K)      INPUT               0      0   0    0    0    0    0  WRH
  28  (176)  (K)      INPUT               0      0   0    0    0   17   12  WRL


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  39    240    O     OUTPUT      t        0      0   0   14    0    0    0  ADDR
  96     54    D     OUTPUT      t        1      1   0    6    4    0    0  ADR0
  97     56    D     OUTPUT      t        1      1   0    6    4    0    0  ADR1
  98     57    D     OUTPUT      t        1      1   0    6    4    0    0  ADR2
  99     59    D     OUTPUT      t        1      1   0    6    4    0    0  ADR3
 100     61    D     OUTPUT      t        1      1   0    6    4    0    0  ADR4
 101     62    D     OUTPUT      t        1      1   0    6    4    0    0  ADR5
 102     64    D     OUTPUT      t        1      1   0    6    4    0    0  ADR6
 109     35    C     OUTPUT      t        1      1   0    6    4    0    0  ADR7
 110     37    C     OUTPUT      t        1      1   0    6    4    0    0  ADR8
 111     38    C     OUTPUT      t        1      1   0    6    4    0    0  ADR9
 112     40    C     OUTPUT      t        1      1   0    6    4    0    0  ADR10
 113     41    C     OUTPUT      t        1      1   0    6    4    0    0  ADR11
 114     43    C     OUTPUT      t        1      1   0    6    3    0    0  ADR12
 115     45    C     OUTPUT      t        1      1   0    6    3    0    0  ADR13
 117     46    C     OUTPUT      t        1      1   0    6    3    0    0  ADR14
  90    126    H         FF      t        2      2   0    9    1    0    0  BBRESET
 166     14    A         FF   +  t        0      0   0    0    3    0    0  CB0
 167     16    A         FF   +  t        0      0   0    0    4    0    0  CB1
 168     65    E         FF   +  t        0      0   0    0    5    0    0  CB2
 169     67    E         FF   +  t        1      0   0    0    6    0    0  CB3
 170     69    E         FF   +  t        0      0   0    0    4    0    0  CB4
 171     70    E         FF   +  t        0      0   0    0    4    0    0  CB5
 172     72    E         FF   +  t        0      0   0    0    4    0    0  CB6
 173     73    E         FF   +  t        0      0   0    0    4    0    0  CB7
  24    150    J     OUTPUT      t        1      0   0    8    0    0    0  CEBOOT
  20    155    J     OUTPUT      t        0      0   0    2    0    0    0  CEPROM
 175     75    E         FF   +  t        0      0   0    0    0   11   46  CLKCB
 153      1    A         FF   +  t        0      0   0    0    2    0    0  COLORRESET
  36    165    K     OUTPUT      t        0      0   0    2    5    0    0  CTS
 138     93    F         FF      t        2      2   0    9    1    0    0  DATA
 137     91    F         FF      t        2      2   0    9    1    0    0  DCLK
  65    241    P        TRI      t        0      0   0   11    0    5    1  DM0
  64    243    P        TRI      t        0      0   0   11    0    5    1  DM1
  62    245    P        TRI      t        0      0   0   10    0    3    1  DM2
  61    246    P        TRI      t        0      0   0    8    0    1    1  DM3
  60    248    P        TRI      t        0      0   0    8    0    1    1  DM4
  59    249    P        TRI      t        0      0   0    8    0    1    1  DM5
  58    251    P        TRI      t        0      0   0    8    0    1    1  DM6
  57    253    P        TRI      t        0      0   0    8    0    1    1  DM7
  56    254    P        TRI      t        0      0   0    8    0    1    1  DM8
  55    256    P        TRI      t        0      0   0    8    0    1    1  DM9
 135     88    F         FF      t        2      2   0    9    1    0    0  DTR
 164     13    A         FF      t        0      0   0    0    2    0    0  EDHON
 159      5    A     OUTPUT      t        0      0   0    9    0    0    0  ENBUTTON
 161      8    A     OUTPUT      t        0      0   0    9    0    0    0  ENGAIN
 160      6    A     OUTPUT      t        0      0   0    9    0    0    0  ENLED
 140     96    F     OUTPUT      t        0      0   0    5    1    0    0  FLASHPRG
 154      3    A         FF   +  t        0      0   0    0   11    0    0  HCB
 147     25    B         FF   +  t        0      0   0    0   11    0    0  HINT
  17    160    J     OUTPUT      t        0      0   0    8    0    0    0  HOFFSET
 139     94    F         FF      t        2      2   0    9    1    0    0  nCONFIG
  25    149    J     OUTPUT      t        0      0   0    5    0    0    0  NVRAMEN
  22    152    J     OUTPUT      t        0      0   0    4    0    0    0  OEBOOT
  19    157    J     OUTPUT      t        0      0   0    3    0    0    0  OEPROM
 197    129    I         FF   +  t        0      0   0    0    3    0    0  PDX0
 196    131    I         FF   +  t        0      0   0    0    3    0    0  PDX1
 195    133    I         FF   +  t        0      0   0    0    3    0    0  PDX2
 194    134    I         FF   +  t        0      0   0    0    3    0    0  PDX3
 193    136    I         FF   +  t        0      0   0    0    3    0    0  PDX4
 192    137    I         FF   +  t        0      0   0    0    3    0    0  PDX5
 188    142    I         FF   +  t        0      0   0    0    3    0    0  PDX6
 187    144    I         FF   +  t        0      0   0    0    3    0    0  PDX7
 178     80    E         FF   +  t        0      0   0    0    3    0    0  PDX8
 177     78    E         FF   +  t        0      0   0    0    3    0    0  PDX9
  26    147    J     OUTPUT      t        0      0   0    3    0    0    0  RAMEN
 130     81    F         FF      t        2      2   0    9    1    0    0  RTS
 118     48    C        TRI      t        0      0   0    0    1    0    1  SD0
 119     97    G        TRI      t        0      0   0    0    1    0    1  SD1
 120     99    G        TRI      t        0      0   0    0    1    0    1  SD2
 121    101    G        TRI      t        0      0   0    0    1    0    1  SD3
 122    102    G        TRI      t        0      0   0    0    1    0    1  SD4
 123    104    G        TRI      t        0      0   0    0    1    0    1  SD5
 124    105    G        TRI      t        0      0   0    0    1    0    1  SD6
 126    107    G        TRI      t        0      0   0    0    1    0    1  SD7
 128    110    G        TRI      t        0      0   0    0    1    0    1  SD8
 129    112    G        TRI      t        0      0   0    0    1    0    1  SD9
  43    235    O         FF      t        0      0   0    0    2    0   22  SOUND
  91    128    H         FF      t        2      2   0    9    1    0    0  SPGBBPRG
  89    125    H         FF      t        2      2   0    9    1    0    0  SPGRESET
  92     49    D     OUTPUT      t        0      0   0    1    0    0    0  SRAMEN
  93     51    D     OUTPUT      t        0      0   0    0    0    0    0  SRAMOE
  95     53    D     OUTPUT      t        0      0   0    6    1    0    0  SRAMWE
  34    168    K     OUTPUT      t        0      0   0    1    0    0    0  START
 163     11    A         FF      t        2      2   0    9    1    0    0  TESTLED1
 162      9    A         FF      t        2      2   0    9    1    0    0  TESTLED2
 146     24    B     OUTPUT      t        0      0   0    2    1    0    0  VINT
  21    153    J     OUTPUT      t        0      0   0    6    1    0    0  WEBOOT
  18    158    J     OUTPUT      t        0      0   0    3    0    0    0  WEPROM
  42    237    O         FF      t        0      0   0    0    2    0    7  3OR4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
   -    172    K       DFFE   +  t        0      0   0    1    5    1    5  |addr5201b:73|d0
 (31)   171    K       DFFE   +  t        0      0   0    1    5    1    5  |addr5201b:73|d1
   -    103    G       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:73|d2
   -    111    G       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:73|d3
   -    100    G       TFFE   +  t        0      0   0    1    5    1    5  |addr5201b:73|d4
 (80)   115    H       SOFT    s t        2      0   0    8    0    0    0  DM9~1
 (76)   181    L       DFFE   +  t        0      0   0    0   12    0    2  |hdcd:22|pause
   -    191    L       DFFE   +  t        0      0   0    0   12    0    1  |hdcd:22|pause1
(202)   203    M       DFFE   +  t        1      0   0    0   15   15    0  |hdcd:22|:56
 (70)   185    L       DFFE   +  t        0      0   0    0   11    8    0  |hdcd:22|:57
 (67)   190    L       DFFE   +  t        0      0   0    0   11    4   18  |hdcd:22|:58
 (69)   187    L       DFFE   +  t        0      0   0    0   13    0    9  |hdcd:22|:59
   -    180    L       DFFE   +  t        0      0   0    0   12   10    0  |hdcd:22|:60
(131)    83    F       DFFE   +  t        3      0   0    0   13    0   12  |hdcd:22|:61
(205)   198    M       DFFE   +  t       15      0   0    0   18    0   24  |hdcd:22|:62
   -     82    F       SOFT    s t        1      0   1    0    6    0    1  |hdcd:22|~389~1
 (71)   184    L       TFFE   +  t        0      0   0    0   11    3   36  |lcntr:26|:52
 (73)   182    L       TFFE   +  t        0      0   0    0   11    3   41  |lcntr:26|:53
 (78)   177    L       TFFE   +  t        0      0   0    0    8    3   42  |lcntr:26|:54
   -    183    L       TFFE   +  t        0      0   0    0   11    3   37  |lcntr:26|:55
(150)    30    B       DFFE   +  t        1      0   0    0   11    3   38  |lcntr:26|:56
 (68)   189    L       TFFE   +  t        0      0   0    0   12    3   38  |lcntr:26|:57
   -    178    L       TFFE   +  t        0      0   0    0   12    3   44  |lcntr:26|:58
   -     31    B       DFFE   +  t        1      0   0    0   12    3   44  |lcntr:26|:59
(148)    27    B       DFFE   +  t        1      0   0    1   12    3   44  |lcntr:26|:60
   -      2    A       DFFE   +  t        0      0   0    0    2    3   45  |lcntr:26|:61
(133)    86    F       DFFE      t        1      1   0    8    1    0    1  |lport:32|din0
(132)    85    F       DFFE      t        1      1   0    8    1    0    1  |lport:32|din1
   -    124    H       DFFE      t        1      1   0    8    1    0    1  |lport:32|din2
 (16)   209    N       DFFE      t        1      1   0    8    1    0    1  |lport:32|din3
   -    215    N       DFFE      t        1      1   0    8    1    0    1  |lport:32|din4
   -    223    N       DFFE      t        1      1   0    8    1    0    1  |lport:32|din5
   -    220    N       DFFE      t        1      1   0    8    1    0    1  |lport:32|din6
   -    210    N       DFFE      t        1      1   0    8    1    1    0  |lport:32|din7
   -    218    N       DFFE      t        1      1   0    8    1    1    0  |lport:32|din8
  (9)   219    N       DFFE      t        1      1   0    8    1    0    1  |lport:32|din9
 (13)   213    N       DFFE      t        1      1   0    9    0    1    0  |lport:32|din11
   -    202    M       DFFE      t        0      0   0    0    2    0    9  |lport:32|:57
  (3)   195    M       DFFE      t        0      0   0    0    2    0   10  |lport:32|:58
(201)   205    M       DFFE      t        0      0   0    0    2    1    2  |lport:32|:59
(199)   206    M       DFFE      t        0      0   0    0    2    1    2  |lport:32|:60
   -    207    M       DFFE      t        0      0   0    0    2    1    2  |lport:32|:61
(198)   208    M       DFFE      t        0      0   0    0    2    1    2  |lport:32|:62
  (8)   221    N       DFFE      t        0      0   0    0    2    1    4  |lport:32|:63
   -    127    H       DFFE      t        0      0   0    0    2    1    0  |lport:32|:66
 (12)   214    N       DFFE      t        1      1   0    9    0   18    1  |lport:32|:69
 (38)   161    K       TFFE   +  t        0      0   0    0    2    1   11  |ramadrb3:75|hsound0
   -    170    K       TFFE   +  t        0      0   0    0    3    1   10  |ramadrb3:75|hsound1
 (30)   173    K       TFFE   +  t        0      0   0    0    4    1    9  |ramadrb3:75|hsound2
   -    162    K       TFFE   +  t        0      0   0    0    5    1    8  |ramadrb3:75|hsound3
 (29)   174    K       TFFE   +  t        0      0   0    0    6    1    7  |ramadrb3:75|hsound4
   -    167    K       TFFE   +  t        0      0   0    0    7    1    6  |ramadrb3:75|hsound5
 (33)   169    K       TFFE   +  t        0      0   0    0    8    1    5  |ramadrb3:75|hsound6
 (28)   176    K       TFFE   +  t        0      0   0    0    9    1    4  |ramadrb3:75|hsound7
 (35)   166    K       TFFE   +  t        1      0   1    0   14    1    4  |ramadrb3:75|hsound8
   -    164    K       TFFE   +  t        0      0   0    0   11    1    3  |ramadrb3:75|hsound9
   -    175    K       TFFE   +  t        0      0   0    0   12    1    2  |ramadrb3:75|hsound10
 (37)   163    K       TFFE   +  t        0      0   0    0   14    1    2  |ramadrb3:75|hsound11
 (27)   145    J       SOFT    s t        0      0   0    5    1    0    0  SD9~1
   -     60    D       DFFE   +  t       15      4   0    0   14    1    5  |videogv1:24|hd0
 (11)   216    N       DFFE   +  t       15      4   0    0   14    1    4  |videogv1:24|hd1
   -    242    P       DFFE   +  t       15      6   0    0   18    5    6  |videogv1:24|hd2
   -    226    O       DFFE   +  t       16      6   0    0   17    4    5  |videogv1:24|hd3
   -    186    L       DFFE   +  t       16      5   0    0   16    3    8  |videogv1:24|hd4
   -    146    J       DFFE   +  t       12      5   0    0   17    2    7  |videogv1:24|hd5
   -    108    G       DFFE   +  t       15      3   0    0   17    2    6  |videogv1:24|hd6
   -     66    E       DFFE   +  t       13      5   0    0   16    2    5  |videogv1:24|hd7
   -    130    I       DFFE   +  t       13      3   0    0   15    2    3  |videogv1:24|hd8
   -     10    A       DFFE   +  t       14      3   0    0   18    2    1  |videogv1:24|hd9
(151)    32    B       SOFT      t        6      5   1    0    9    0    1  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
 (88)   123    H       SOFT      t        2      2   0    0    6    0    1  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
 (81)   117    H       SOFT      t        4      4   0    0    8    0    5  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
   -    114    H       SOFT      t        2      1   0    0    4    0    1  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
(144)    21    B       SOFT      t        4      3   0    0    7    0    1  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6
(141)    17    B       SOFT      t        6      5   1    0    9    0    1  |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
   -     68    E       SOFT      t        0      0   0    0    4    1    1  |videogv1:24|lpm_add_sub:yadd|addcore:adder|g4
   -     76    E       SOFT      t        0      0   0    0    3    1    0  |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node5
   -     74    E       SOFT      t        0      0   0    0    7    1    0  |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node6
   -     79    E       SOFT      t        0      0   0    0    8    1    0  |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node7
 (77)   179    L       DFFE   +  t        0      0   0    0    1    0    1  |videogv1:24|sd0
 (10)   217    N       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:24|sd1
   -    196    M       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:24|sd2
   -    194    M       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:24|sd3
(204)   200    M       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:24|sd4
(203)   201    M       DFFE   +  t        0      0   0    0    1    0    3  |videogv1:24|sd5
   -    199    M       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:24|sd6
  (4)   193    M       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:24|sd7
   -    204    M       DFFE   +  t        0      0   0    0    1    0    2  |videogv1:24|sd8
(206)   197    M       DFFE   +  t        0      0   0    0    1    0    4  |videogv1:24|sd9
 (79)   113    H       TFFE   +  t        0      0   0    0    3    1    4  |videogv1:24|sum0
   -     18    B       DFFE   +  t        0      0   0    0    3    1    4  |videogv1:24|sum1
   -    116    H       DFFE   +  t        4      2   1    0    8    1    3  |videogv1:24|sum2
   -    118    H       DFFE   +  t        2      2   0    0    5    1    2  |videogv1:24|sum3
   -     26    B       DFFE   +  t        2      1   0    0    5    1    5  |videogv1:24|sum4
   -     28    B       DFFE   +  t        4      2   1    0    7    1    4  |videogv1:24|sum5
 (87)   121    H       DFFE   +  t        0      0   0    0    3    1    3  |videogv1:24|sum6
   -    122    H       DFFE   +  t        0      0   0    0    3    1    2  |videogv1:24|sum7
   -    119    H       DFFE   +  t        1      0   1    0    5    2    1  |videogv1:24|sum8
   -    212    N       DFFE   +  t        0      0   0    0   15    0   12  |videogv1:24|:165
(176)    77    E       SOFT    s t        1      0   1    0   17    0    1  |videogv1:24|~720~1
   -     71    E       SOFT    s t        1      0   1    0   12    0    1  |videogv1:24|~720~2
   -    244    P       SOFT    s t        1      0   1    0   15    0    1  |videogv1:24|~722~1
   -    132    I       SOFT    s t        1      0   1    0   16    0    1  |videogv1:24|~724~1
   -    148    J       SOFT    s t        1      0   1    0   15    0    1  |videogv1:24|~726~1
   -    151    J       SOFT    s t        1      0   1    0    9    0    1  |videogv1:24|~726~2
   -     23    B       SOFT    s t        1      0   1    0   14    0    1  |videogv1:24|~728~1
(149)    29    B       SOFT    s t        1      0   1    0    9    0    1  |videogv1:24|~728~2
   -    106    G       SOFT    s t        1      0   1    0    8    0    1  |videogv1:24|~728~3
   -    159    J       SOFT    s t        1      0   1    0   14    0    1  |videogv1:24|~730~1
(189)   141    I       SOFT    s t        1      0   1    0   15    0    1  |videogv1:24|~732~1
   -    135    I       SOFT    s t        1      0   1    0   12    0    1  |videogv1:24|~734~1
   -     90    F       SOFT    s t        1      0   1    0    9    0    1  |videogv1:24|~734~2
(136)    89    F       SOFT    s t        1      0   1    0    9    0    1  |videogv1:24|~734~3
   -     84    F       SOFT    s t        1      0   1    0    9    0    1  |videogv1:24|~734~4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                 Logic cells placed in LAB 'A'
        +----------------------- LC14 CB0
        | +--------------------- LC16 CB1
        | | +------------------- LC1 COLORRESET
        | | | +----------------- LC13 EDHON
        | | | | +--------------- LC5 ENBUTTON
        | | | | | +------------- LC8 ENGAIN
        | | | | | | +----------- LC6 ENLED
        | | | | | | | +--------- LC3 HCB
        | | | | | | | | +------- LC2 |lcntr:26|:61
        | | | | | | | | | +----- LC11 TESTLED1
        | | | | | | | | | | +--- LC9 TESTLED2
        | | | | | | | | | | | +- LC10 |videogv1:24|hd9
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'A':
LC2  -> - - - - - - - * * - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61

Pin
145  -> - - - - * * * - - * * - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - - - - * * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - - - - * * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - - - * * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - - - * * * - - * * - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> - - - - * * * - - * * - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> - - - - * * * - - * * - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> - - - - * * * - - * * - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - - - - * - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> - - - - - * * - - * * - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> * * - - - - - * * - - * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC241-> - - - - - - - - - * - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> - - - - - - - - - - * - | * - - - - * * * - - - - - - - - | <-- DM1
LC185-> * * - - - - - - - - - - | * - - - * - - - - - - - - - - - | <-- |hdcd:22|:57
LC190-> - - * * - - - - - - - - | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC198-> - - - - - - - - - - - * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - * - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - * - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - * - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - * - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC213-> - - - * - - - - - - - - | * - - - - - - - - - - - - - - - | <-- |lport:32|din11
LC127-> - - * - - - - - - - - - | * - - - - - - - - - - - - - - - | <-- |lport:32|:66
LC235-> - - - - - - - - - - - * | * * - * * * * - * * - * * * * * | <-- SOUND
LC242-> * * - - - - - - - - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd2
LC226-> - * - - - - - - - - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd3
LC197-> - - - - - - - - - - - * | * - - - - * - - - - - - - - - - | <-- |videogv1:24|sd9
LC135-> - - - - - - - - - - - * | * - - - - - - - - - - - - - - - | <-- |videogv1:24|~734~1
LC90 -> - - - - - - - - - - - * | * - - - - - - - - - - - - - - - | <-- |videogv1:24|~734~2
LC89 -> - - - - - - - - - - - * | * - - - - - - - - - - - - - - - | <-- |videogv1:24|~734~3
LC84 -> - - - - - - - - - - - * | * - - - - - - - - - - - - - - - | <-- |videogv1:24|~734~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                   Logic cells placed in LAB 'B'
        +------------------------- LC25 HINT
        | +----------------------- LC30 |lcntr:26|:56
        | | +--------------------- LC31 |lcntr:26|:59
        | | | +------------------- LC27 |lcntr:26|:60
        | | | | +----------------- LC32 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
        | | | | | +--------------- LC21 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6
        | | | | | | +------------- LC17 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
        | | | | | | | +----------- LC18 |videogv1:24|sum1
        | | | | | | | | +--------- LC26 |videogv1:24|sum4
        | | | | | | | | | +------- LC28 |videogv1:24|sum5
        | | | | | | | | | | +----- LC23 |videogv1:24|~728~1
        | | | | | | | | | | | +--- LC29 |videogv1:24|~728~2
        | | | | | | | | | | | | +- LC24 VINT
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'B':
LC30 -> * * * * - - - - - - * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC31 -> * * * * - - - - - - * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> * * * * - - - - - - * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC26 -> - - - - * * * - * * - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum4
LC28 -> - - - - * * * - - * - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum5

Pin
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
148  -> - - - - - - - - - - - - * | - * - - - - - - - - - - - - - - | <-- F4_M
150  -> - - - - - - - - - - - - * | - * - - - - - - - - - - - - - - | <-- F8_G
68   -> - - - * - - - - - - - - - | - * - - - - - - - - - - - - - - | <-- H2
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> * * * * - - - - - - * * - | * * - * * * * - * * - * * * * * | <-- CLKCB
LC190-> - - - - - - - * * * - - - | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC187-> - - - - - - - * * * - - - | - * - - - - - * - - - - - - - - | <-- |hdcd:22|:59
LC198-> - - - - - - - - - - * * - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> * * * * - - - - - - * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> * * * * - - - - - - * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> * * * * - - - - - - * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> * * * * - - - - - - * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC189-> * * * * - - - - - - * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> * * * * - - - - - - * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC2  -> * * * * - - - - - - * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC221-> - - * * - - - - - - - - * | - * - - - - - - - - - * - - - - | <-- |lport:32|:63
LC235-> - - - - - - - - - - * * - | * * - * * * * - * * - * * * * * | <-- SOUND
LC186-> - - - - * * * - * * - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd4
LC146-> - - - - * * * - - * - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd5
LC108-> - - - - * * * - - - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd6
LC66 -> - - - - * - * - - - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd7
LC117-> - - - - * * * - * * - - - | - * - - - - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
LC114-> - - - - - - - * - - - - - | - * - - - - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
LC199-> - - - - - - - - - - * * - | - * - - - - * - - - - - - - - - | <-- |videogv1:24|sd6
LC121-> - - - - * * * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum6
LC122-> - - - - * - * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                           Logic cells placed in LAB 'C'
        +----------------- LC35 ADR7
        | +--------------- LC37 ADR8
        | | +------------- LC38 ADR9
        | | | +----------- LC40 ADR10
        | | | | +--------- LC41 ADR11
        | | | | | +------- LC43 ADR12
        | | | | | | +----- LC45 ADR13
        | | | | | | | +--- LC46 ADR14
        | | | | | | | | +- LC48 SD0
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'C':

Pin
206  -> * - - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM7
3    -> - * - - - - - - - | - - * - - - - - - - - - - - * - | <-- AM8
4    -> - - * - - - - - - | - - * - - - - - - - - - - - * - | <-- AM9
7    -> - - - * - - - - - | - - * - - - - - - - - - - - * - | <-- AM10
8    -> - - - - * - - - - | - - * - - - - - - - - - - - * - | <-- AM11
9    -> - - - - - * - - - | - - * - - - - - - - - - - - * - | <-- AM12
10   -> - - - - - - * - - | - - * - - - - - - - - - - - * - | <-- AM13
11   -> - - - - - - - * - | - - * - - - - - - - - - - - * - | <-- AM14
13   -> * * * * * * * * - | - - * * - * - - - * - - - - * - | <-- AM16
15   -> * * * * * * * * - | - - * * - * - - - * - - - - * - | <-- AM17
16   -> * * * * * * * * - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * * * * * * - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * * * * * * * * - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC241-> - - - - - - - - * | * - * - - * - * - - - - - - - - | <-- DM0
LC203-> * * * * * * * * - | - - * * - - - - - - - - - - - - | <-- |hdcd:22|:56
LC184-> - - - * - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - * - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - * - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> * - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC205-> - - - - * - - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:59
LC206-> - - - - - * - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:60
LC207-> - - - - - - * - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:61
LC208-> - - - - - - - * - | - - * - - - - - - - - - * - - - | <-- |lport:32|:62
LC214-> * * * * * * * * - | - - * * - * - - - * - - - - - - | <-- |lport:32|:69
LC176-> * - - - - - - - - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound7
LC166-> - * - - - - - - - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound8
LC164-> - - * - - - - - - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound9
LC175-> - - - * - - - - - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound10
LC163-> - - - - * - - - - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound11


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                               Logic cells placed in LAB 'D'
        +--------------------- LC54 ADR0
        | +------------------- LC56 ADR1
        | | +----------------- LC57 ADR2
        | | | +--------------- LC59 ADR3
        | | | | +------------- LC61 ADR4
        | | | | | +----------- LC62 ADR5
        | | | | | | +--------- LC64 ADR6
        | | | | | | | +------- LC49 SRAMEN
        | | | | | | | | +----- LC51 SRAMOE
        | | | | | | | | | +--- LC53 SRAMWE
        | | | | | | | | | | +- LC60 |videogv1:24|hd0
        | | | | | | | | | | | 
        | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'D':

Pin
198  -> * - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - * - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - - * - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
203  -> - - - - * - - - - - - | - - - * - - - - - - - - - - * - | <-- AM4
204  -> - - - - - * - - - - - | - - - * - - - - - - - - - - * - | <-- AM5
205  -> - - - - - - * - - - - | - - - * - - - - - - - - - - * - | <-- AM6
13   -> * * * * * * * - - * - | - - * * - * - - - * - - - - * - | <-- AM16
15   -> * * * * * * * - - * - | - - * * - * - - - * - - - - * - | <-- AM17
16   -> * * * * * * * - - * - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * * * * * * - * - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * * * * * * * - - * - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> - - - - - - - - - * - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> * - - - - - - - - - * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC203-> * * * * * * * - - - - | - - * * - - - - - - - - - - - - | <-- |hdcd:22|:56
LC198-> - - - - - - - - - - * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - - - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - * - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - * - - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - * - - - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - * - - - - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - * - - - - - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - * - - - - - - - - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC214-> * * * * * * * - - * - | - - * * - * - - - * - - - - - - | <-- |lport:32|:69
LC161-> * - - - - - - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound0
LC170-> - * - - - - - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound1
LC173-> - - * - - - - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound2
LC162-> - - - * - - - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound3
LC174-> - - - - * - - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound4
LC167-> - - - - - * - - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound5
LC169-> - - - - - - * - - - - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound6
LC235-> - - - - - - - - - - * | * * - * * * * - * * - * * * * * | <-- SOUND
LC179-> - - - - - - - - - - * | - - - * - - - - - - - - - - - - | <-- |videogv1:24|sd0


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                         Logic cells placed in LAB 'E'
        +------------------------------- LC65 CB2
        | +----------------------------- LC67 CB3
        | | +--------------------------- LC69 CB4
        | | | +------------------------- LC70 CB5
        | | | | +----------------------- LC72 CB6
        | | | | | +--------------------- LC73 CB7
        | | | | | | +------------------- LC75 CLKCB
        | | | | | | | +----------------- LC80 PDX8
        | | | | | | | | +--------------- LC78 PDX9
        | | | | | | | | | +------------- LC66 |videogv1:24|hd7
        | | | | | | | | | | +----------- LC68 |videogv1:24|lpm_add_sub:yadd|addcore:adder|g4
        | | | | | | | | | | | +--------- LC76 |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node5
        | | | | | | | | | | | | +------- LC74 |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node6
        | | | | | | | | | | | | | +----- LC79 |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node7
        | | | | | | | | | | | | | | +--- LC77 |videogv1:24|~720~1
        | | | | | | | | | | | | | | | +- LC71 |videogv1:24|~720~2
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'E':
LC75 -> * * * * * * * - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC66 -> - - - * - - - - - - - * * * - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd7
LC68 -> - - * - - - - - - - - * - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:yadd|addcore:adder|g4
LC76 -> - - - * - - - - - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node5
LC74 -> - - - - * - - - - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node6
LC79 -> - - - - - * - - - - - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node7

Pin
184  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC185-> * * * * * * - - - - - - - - - - | * - - - * - - - - - - - - - - - | <-- |hdcd:22|:57
LC180-> - - - - - - - * * - - - - - - - | - - - - * - - - * - - - - - - - | <-- |hdcd:22|:60
LC198-> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - - * - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - - * - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - - * - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - - * - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - - * - - - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - - * - - - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC202-> - - - - - - - - - - - - - - * * | - - - - * - - - * - - * - - * * | <-- |lport:32|:57
LC195-> - - - - - - - - - * - - - - * * | - - - - * - - - - * - - - - * * | <-- |lport:32|:58
LC235-> - - - - - - - - - * - - - - * * | * * - * * * * - * * - * * * * * | <-- SOUND
LC242-> * * - - - - - - - - * - * * - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd2
LC226-> * * - - - - - - - - * - * * - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd3
LC186-> * * - - - - - - - - * - * * - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd4
LC146-> - * - - - - - - - - * - * * - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd5
LC108-> - - * - - - - - - - - * * * - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd6
LC130-> - - - - * - - * - - - - * * - - | - - - - * - - * - - - - - - - - | <-- |videogv1:24|hd8
LC10 -> - - - - - * - - * - - - - * - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|hd9
LC196-> - - - - - - - - - - - - - - * * | - - - - * - - - - - - - - * - * | <-- |videogv1:24|sd2
LC193-> - - - - - - - - - * - - - - - - | - - - - * - - - - * - - - - - - | <-- |videogv1:24|sd7
LC119-> - - - - - - - * * - - - - - - - | - - - - * - - * - - - - - - - - | <-- |videogv1:24|sum8
LC159-> - - - - - - - - - * - - - - - - | - - - - * - - - - - - - - - - - | <-- |videogv1:24|~730~1
LC237-> - - - - - - - - - - - - - - * * | - - - - * * - - * - - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                   Logic cells placed in LAB 'F'
        +------------------------- LC93 DATA
        | +----------------------- LC91 DCLK
        | | +--------------------- LC88 DTR
        | | | +------------------- LC96 FLASHPRG
        | | | | +----------------- LC83 |hdcd:22|:61
        | | | | | +--------------- LC82 |hdcd:22|~389~1
        | | | | | | +------------- LC86 |lport:32|din0
        | | | | | | | +----------- LC85 |lport:32|din1
        | | | | | | | | +--------- LC94 nCONFIG
        | | | | | | | | | +------- LC81 RTS
        | | | | | | | | | | +----- LC90 |videogv1:24|~734~2
        | | | | | | | | | | | +--- LC89 |videogv1:24|~734~3
        | | | | | | | | | | | | +- LC84 |videogv1:24|~734~4
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'F':

Pin
145  -> * * * - - - * * * * - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * * * - - - * * * * - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * - - - * * * * - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * - - - * * * * - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * - - - * * * * - - - | * - - * - * - * - * - - - * - * | <-- AM3
13   -> - - - * - - - - - - - - - | - - * * - * - - - * - - - - * - | <-- AM16
15   -> - - - * - - - - - - - - - | - - * * - * - - - * - - - - * - | <-- AM17
16   -> * * * * - - - - * * - - - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * * - - * * * * - - - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * * * * - - * * * * - - - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> * * * - - - * * * * - - - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> - - - - * * - - - - * * * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC241-> - - * - - - * - * - - - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> * - - - - - - * - * - - - | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - * - - - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC181-> - - - - - * - - - - - - - | - - - - - * - - - - - - * - - - | <-- |hdcd:22|pause
LC198-> - - - - - - - - - - * * * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - * - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - * * - - - - * * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - * - - - - - * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - * - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - * * - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - * * - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - * - - - - - * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - * - - - - - * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - * - - - - - * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - * * - - - - * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC214-> - - - * - - - - - - - - - | - - * * - * - - - * - - - - - - | <-- |lport:32|:69
LC235-> - - - - * - - - - - - - * | * * - * * * * - * * - * * * * * | <-- SOUND
LC197-> - - - - - - - - - - * * * | * - - - - * - - - - - - - - - - | <-- |videogv1:24|sd9
LC237-> - - - - * - - - - - - - - | - - - - * * - - * - - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                     Logic cells placed in LAB 'G'
        +--------------------------- LC103 |addr5201b:73|d2
        | +------------------------- LC111 |addr5201b:73|d3
        | | +----------------------- LC100 |addr5201b:73|d4
        | | | +--------------------- LC97 SD1
        | | | | +------------------- LC99 SD2
        | | | | | +----------------- LC101 SD3
        | | | | | | +--------------- LC102 SD4
        | | | | | | | +------------- LC104 SD5
        | | | | | | | | +----------- LC105 SD6
        | | | | | | | | | +--------- LC107 SD7
        | | | | | | | | | | +------- LC110 SD8
        | | | | | | | | | | | +----- LC112 SD9
        | | | | | | | | | | | | +--- LC108 |videogv1:24|hd6
        | | | | | | | | | | | | | +- LC106 |videogv1:24|~728~3
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'G':
LC103-> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d2
LC111-> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d3
LC100-> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d4
LC106-> - - - - - - - - - - - - * - | - - - - - - * - - - - - - - - - | <-- |videogv1:24|~728~3

Pin
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC172-> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d0
LC171-> * * * - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d1
LC75 -> - - - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC243-> - - - * - - - - - - - - - - | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - - - - * - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC246-> - - - - - * - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM3
LC248-> - - - - - - * - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM4
LC249-> - - - - - - - * - - - - - - | - - - - - - * - - - - - - * - - | <-- DM5
LC251-> - - - - - - - - * - - - - - | - - - - - - * - - - - - - * - - | <-- DM6
LC253-> - - - - - - - - - * - - - - | - - - - - - * - - - - - - * - - | <-- DM7
LC254-> - - - - - - - - - - * - - - | - - - - - - * - - - - - - * - - | <-- DM8
LC256-> - - - - - - - - - - - * - - | - - - - - - * - - - - - - * - - | <-- DM9
LC198-> - - - - - - - - - - - - * * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - - - - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - - - - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - - - - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC235-> - - - - - - - - - - - - * - | * * - * * * * - * * - * * * * * | <-- SOUND
LC199-> - - - - - - - - - - - - * * | - * - - - - * - - - - - - - - - | <-- |videogv1:24|sd6
LC23 -> - - - - - - - - - - - - * - | - - - - - - * - - - - - - - - - | <-- |videogv1:24|~728~1
LC29 -> - - - - - - - - - - - - * - | - - - - - - * - - - - - - - - - | <-- |videogv1:24|~728~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                       Logic cells placed in LAB 'H'
        +----------------------------- LC126 BBRESET
        | +--------------------------- LC115 DM9~1
        | | +------------------------- LC124 |lport:32|din2
        | | | +----------------------- LC127 |lport:32|:66
        | | | | +--------------------- LC128 SPGBBPRG
        | | | | | +------------------- LC125 SPGRESET
        | | | | | | +----------------- LC123 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
        | | | | | | | +--------------- LC117 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4
        | | | | | | | | +------------- LC114 |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1
        | | | | | | | | | +----------- LC113 |videogv1:24|sum0
        | | | | | | | | | | +--------- LC116 |videogv1:24|sum2
        | | | | | | | | | | | +------- LC118 |videogv1:24|sum3
        | | | | | | | | | | | | +----- LC121 |videogv1:24|sum6
        | | | | | | | | | | | | | +--- LC122 |videogv1:24|sum7
        | | | | | | | | | | | | | | +- LC119 |videogv1:24|sum8
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'H':
LC123-> - - - - - - - - - - - * - - - | - - - - - - - * - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2
LC113-> - - - - - - * * * * * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum0
LC116-> - - - - - - * * - - * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum2
LC118-> - - - - - - - * - - - * - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum3
LC119-> - - - - - - - - - - - - - - * | - - - - * - - * - - - - - - - - | <-- |videogv1:24|sum8

Pin
145  -> * * * - * * - - - - - - - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * - * - * * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * - * * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * - * * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * - * * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> * * - - * * - - - - - - - - - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * - * * - - - - - - - - - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * * * - * * - - - - - - - - - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - * - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> * - * - * * - - - - - - - - - | * - - * - * - * - * - - - * - - | <-- WRL
LC241-> - - - - - * - - - - - - - - - | * - * - - * - * - - - - - - - - | <-- DM0
LC243-> * - - - - - - - - - - - - - - | * - - - - * * * - - - - - - - - | <-- DM1
LC245-> - - * - * - - - - - - - - - - | - - - - - * * * - - - - - - - - | <-- DM2
LC190-> - - - * - - - - - * * * * * * | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC187-> - - - - - - - - - * * * * * * | - * - - - - - * - - - - - - - - | <-- |hdcd:22|:59
LC219-> - - - * - - - - - - - - - - - | - - - - - - - * - - - - - - - - | <-- |lport:32|din9
LC60 -> - - - - - - * * * * * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|hd0
LC216-> - - - - - - * * * - * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|hd1
LC242-> - - - - - - * * - - * - - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd2
LC226-> - - - - - - - * - - - * - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd3
LC130-> - - - - - - - - - - - - - - * | - - - - * - - * - - - - - - - - | <-- |videogv1:24|hd8
LC32 -> - - - - - - - - - - - - - - * | - - - - - - - * - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node
LC21 -> - - - - - - - - - - - - * - - | - - - - - - - * - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6
LC17 -> - - - - - - - - - - - - - * - | - - - - - - - * - - - - - - - - | <-- |videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7
LC18 -> - - - - - - * * * - * - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'I':

                                 Logic cells placed in LAB 'I'
        +----------------------- LC129 PDX0
        | +--------------------- LC131 PDX1
        | | +------------------- LC133 PDX2
        | | | +----------------- LC134 PDX3
        | | | | +--------------- LC136 PDX4
        | | | | | +------------- LC137 PDX5
        | | | | | | +----------- LC142 PDX6
        | | | | | | | +--------- LC144 PDX7
        | | | | | | | | +------- LC130 |videogv1:24|hd8
        | | | | | | | | | +----- LC132 |videogv1:24|~724~1
        | | | | | | | | | | +--- LC141 |videogv1:24|~732~1
        | | | | | | | | | | | +- LC135 |videogv1:24|~734~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'I'
LC      | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'I':
LC141-> - - - - - - - - * - - - | - - - - - - - - * - - - - - - - | <-- |videogv1:24|~732~1

Pin
184  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC180-> * * * * * * * * - - - - | - - - - * - - - * - - - - - - - | <-- |hdcd:22|:60
LC198-> - - - - - - - - * * * - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - * * * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - * * * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - * * * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - * * * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - * * * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC202-> - - - - - - - - * * * - | - - - - * - - - * - - * - - * * | <-- |lport:32|:57
LC235-> - - - - - - - - - * * * | * * - * * * * - * * - * * * * * | <-- SOUND
LC60 -> * - - - - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|hd0
LC216-> - * - - - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|hd1
LC242-> - - * - - - - - - - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd2
LC226-> - - - * - - - - - - - - | * - - - * - - * * - - - - - - - | <-- |videogv1:24|hd3
LC186-> - - - - * - - - - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd4
LC146-> - - - - - * - - - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd5
LC108-> - - - - - - * - - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd6
LC66 -> - - - - - - - * - - - - | - * - - * - - - * - - - - - - - | <-- |videogv1:24|hd7
LC200-> - - - - - - - - - * - - | - - - - - - - - * - - * - - - - | <-- |videogv1:24|sd4
LC204-> - - - - - - - - * - * - | - - - - - - - - * - - - - - - - | <-- |videogv1:24|sd8
LC113-> * - - - - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum0
LC18 -> - * - - - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum1
LC116-> - - * - - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum2
LC118-> - - - * - - - - - - - - | - - - - - - - * * - - - - - - - | <-- |videogv1:24|sum3
LC26 -> - - - - * - - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum4
LC28 -> - - - - - * - - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum5
LC121-> - - - - - - * - - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum6
LC122-> - - - - - - - * - - - - | - * - - - - - - * - - - - - - - | <-- |videogv1:24|sum7
LC237-> - - - - - - - - - * - - | - - - - * * - - * - - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'J':

                                     Logic cells placed in LAB 'J'
        +--------------------------- LC150 CEBOOT
        | +------------------------- LC155 CEPROM
        | | +----------------------- LC160 HOFFSET
        | | | +--------------------- LC149 NVRAMEN
        | | | | +------------------- LC152 OEBOOT
        | | | | | +----------------- LC157 OEPROM
        | | | | | | +--------------- LC147 RAMEN
        | | | | | | | +------------- LC145 SD9~1
        | | | | | | | | +----------- LC146 |videogv1:24|hd5
        | | | | | | | | | +--------- LC148 |videogv1:24|~726~1
        | | | | | | | | | | +------- LC151 |videogv1:24|~726~2
        | | | | | | | | | | | +----- LC159 |videogv1:24|~730~1
        | | | | | | | | | | | | +--- LC153 WEBOOT
        | | | | | | | | | | | | | +- LC158 WEPROM
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'J'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'J':
LC148-> - - - - - - - - * - - - - - | - - - - - - - - - * - - - - - - | <-- |videogv1:24|~726~1
LC151-> - - - - - - - - * - - - - - | - - - - - - - - - * - - - - - - | <-- |videogv1:24|~726~2

Pin
145  -> - - * - - - - - - - - - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> - - * - - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> - - * - - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> - - * - - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> - - * - - - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM3
12   -> * - - * - - - - - - - - * - | - - - - - - - - - * - - - - * - | <-- AM15
13   -> * - - * - - - * - - - - * - | - - * * - * - - - * - - - - * - | <-- AM16
15   -> * - - * - - * * - - - - * - | - - * * - * - - - * - - - - * - | <-- AM17
16   -> * * - * * - * * - - - - * * | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * * * * * * - - - - * * | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * - * - * * - * - - - - - - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> * - - - * * - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> * - * - - - - - - - - - * * | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> - - - - - - - - * * * * - - | * * - * * * * - * * - * * * * * | <-- CLKCB
LC198-> - - - - - - - - * * * * - - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - * * - * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - * * - * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - * * * * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - * * - * - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - * * - * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - * * - * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - * * * * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - * * * * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - * * * * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - * * * * - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC195-> - - - - - - - - * * * * - - | - - - - * - - - - * - - - - * * | <-- |lport:32|:58
LC214-> - - - - - - - * - - - - * - | - - * * - * - - - * - - - - - - | <-- |lport:32|:69
LC235-> - - - - - - - - * * - - - - | * * - * * * * - * * - * * * * * | <-- SOUND
LC201-> - - - - - - - - * * * - - - | - - - - - - - - - * - - - - - - | <-- |videogv1:24|sd5
LC193-> - - - - - - - - - - - * - - | - - - - * - - - - * - - - - - - | <-- |videogv1:24|sd7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'K':

                                         Logic cells placed in LAB 'K'
        +------------------------------- LC172 |addr5201b:73|d0
        | +----------------------------- LC171 |addr5201b:73|d1
        | | +--------------------------- LC165 CTS
        | | | +------------------------- LC161 |ramadrb3:75|hsound0
        | | | | +----------------------- LC170 |ramadrb3:75|hsound1
        | | | | | +--------------------- LC173 |ramadrb3:75|hsound2
        | | | | | | +------------------- LC162 |ramadrb3:75|hsound3
        | | | | | | | +----------------- LC174 |ramadrb3:75|hsound4
        | | | | | | | | +--------------- LC167 |ramadrb3:75|hsound5
        | | | | | | | | | +------------- LC169 |ramadrb3:75|hsound6
        | | | | | | | | | | +----------- LC176 |ramadrb3:75|hsound7
        | | | | | | | | | | | +--------- LC166 |ramadrb3:75|hsound8
        | | | | | | | | | | | | +------- LC164 |ramadrb3:75|hsound9
        | | | | | | | | | | | | | +----- LC175 |ramadrb3:75|hsound10
        | | | | | | | | | | | | | | +--- LC163 |ramadrb3:75|hsound11
        | | | | | | | | | | | | | | | +- LC168 START
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'K'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'K':
LC172-> * * * - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d0
LC171-> * * * - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d1
LC161-> - - - * * * * * * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound0
LC170-> - - - - * * * * * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound1
LC173-> - - - - - * * * * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound2
LC162-> - - - - - - * * * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound3
LC174-> - - - - - - - * * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound4
LC167-> - - - - - - - - * * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound5
LC169-> - - - - - - - - - * * * * * * - | - - - * - - - - - - * - - - - - | <-- |ramadrb3:75|hsound6
LC176-> - - - - - - - - - - * * * * * - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound7
LC166-> - - - - - - - - - - - * * * * - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound8
LC164-> - - - - - - - - - - - * * * * - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound9
LC175-> - - - - - - - - - - - * - * * - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound10
LC163-> - - - - - - - - - - - * - - * - | - - * - - - - - - - * - - - - - | <-- |ramadrb3:75|hsound11

Pin
184  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
131  -> - - * - - - - - - - - - - - - - | - - - - - - - - - - * - - - - - | <-- CTSIN
181  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> * * * - - - - - - - - - - - - * | - - - - - - * - - - * - - - - - | <-- RESET
LC103-> * * * - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d2
LC111-> * * * - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d3
LC100-> * * * - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- |addr5201b:73|d4
LC83 -> - - - * * * * * * * * * * * * - | - - - - - - - - - - * - - - - - | <-- |hdcd:22|:61
LC212-> - - - * * * * * * * * * * * * - | - - - - - - - - - - * - - - - - | <-- |videogv1:24|:165


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'L':

                                     Logic cells placed in LAB 'L'
        +--------------------------- LC181 |hdcd:22|pause
        | +------------------------- LC191 |hdcd:22|pause1
        | | +----------------------- LC185 |hdcd:22|:57
        | | | +--------------------- LC190 |hdcd:22|:58
        | | | | +------------------- LC187 |hdcd:22|:59
        | | | | | +----------------- LC180 |hdcd:22|:60
        | | | | | | +--------------- LC184 |lcntr:26|:52
        | | | | | | | +------------- LC182 |lcntr:26|:53
        | | | | | | | | +----------- LC177 |lcntr:26|:54
        | | | | | | | | | +--------- LC183 |lcntr:26|:55
        | | | | | | | | | | +------- LC189 |lcntr:26|:57
        | | | | | | | | | | | +----- LC178 |lcntr:26|:58
        | | | | | | | | | | | | +--- LC186 |videogv1:24|hd4
        | | | | | | | | | | | | | +- LC179 |videogv1:24|sd0
        | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | |   that feed LAB 'L'
LC      | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'L':
LC191-> - - - - * - - - - - - - - - | - - - - - - - - - - - * - - - - | <-- |hdcd:22|pause1
LC184-> * * * * * * * * - * * * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> * * * * * * * * - * * * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> * * * * * * * * * * * * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> * * * * * * * * * * * * * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC189-> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58

Pin
184  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- CLKCB
LC198-> - - - - - - - - - - - - * - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC30 -> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC31 -> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> * * * * * * * * * * * * * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC202-> - - - - - - - - - - - - * - | - - - - * - - - * - - * - - * * | <-- |lport:32|:57
LC221-> - - - - - - - - - - * * - - | - * - - - - - - - - - * - - - - | <-- |lport:32|:63
LC48 -> - - - - - - - - - - - - - * | - - - - - - - - - - - * - - - - | <-- SD0
LC235-> - - - - * - - - - - - - * - | * * - * * * * - * * - * * * * * | <-- SOUND
LC200-> - - - - - - - - - - - - * - | - - - - - - - - * - - * - - - - | <-- |videogv1:24|sd4
LC132-> - - - - - - - - - - - - * - | - - - - - - - - - - - * - - - - | <-- |videogv1:24|~724~1
LC237-> * * - - - * - - - - - - - - | - - - - * * - - * - - * - - - - | <-- 3OR4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'M':

                                         Logic cells placed in LAB 'M'
        +------------------------------- LC203 |hdcd:22|:56
        | +----------------------------- LC198 |hdcd:22|:62
        | | +--------------------------- LC202 |lport:32|:57
        | | | +------------------------- LC195 |lport:32|:58
        | | | | +----------------------- LC205 |lport:32|:59
        | | | | | +--------------------- LC206 |lport:32|:60
        | | | | | | +------------------- LC207 |lport:32|:61
        | | | | | | | +----------------- LC208 |lport:32|:62
        | | | | | | | | +--------------- LC196 |videogv1:24|sd2
        | | | | | | | | | +------------- LC194 |videogv1:24|sd3
        | | | | | | | | | | +----------- LC200 |videogv1:24|sd4
        | | | | | | | | | | | +--------- LC201 |videogv1:24|sd5
        | | | | | | | | | | | | +------- LC199 |videogv1:24|sd6
        | | | | | | | | | | | | | +----- LC193 |videogv1:24|sd7
        | | | | | | | | | | | | | | +--- LC204 |videogv1:24|sd8
        | | | | | | | | | | | | | | | +- LC197 |videogv1:24|sd9
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'M'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'M':
LC205-> * * - - - - - - - - - - - - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:59
LC206-> * * - - - - - - - - - - - - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:60
LC207-> * * - - - - - - - - - - - - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:61
LC208-> * * - - - - - - - - - - - - - - | - - * - - - - - - - - - * - - - | <-- |lport:32|:62

Pin
184  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- CLKCB
LC181-> - * - - - - - - - - - - - - - - | - - - - - * - - - - - - * - - - | <-- |hdcd:22|pause
LC190-> - - * * * * * * - - - - - - - - | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC82 -> - * - - - - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |hdcd:22|~389~1
LC184-> * * - - - - - - - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> * * - - - - - - - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> * * - - - - - - - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> * * - - - - - - - - - - - - - - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> * * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC86 -> - - * - - - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din0
LC85 -> - - - * - - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din1
LC124-> - - - - * - - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din2
LC209-> - - - - - * - - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din3
LC215-> - - - - - - * - - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din4
LC223-> - - - - - - - * - - - - - - - - | - - - - - - - - - - - - * - - - | <-- |lport:32|din5
LC99 -> - - - - - - - - * - - - - - - - | - - - - - - - - - - - - * - - - | <-- SD2
LC101-> - - - - - - - - - * - - - - - - | - - - - - - - - - - - - * - - - | <-- SD3
LC102-> - - - - - - - - - - * - - - - - | - - - - - - - - - - - - * - - - | <-- SD4
LC104-> - - - - - - - - - - - * - - - - | - - - - - - - - - - - - * - - - | <-- SD5
LC105-> - - - - - - - - - - - - * - - - | - - - - - - - - - - - - * - - - | <-- SD6
LC107-> - - - - - - - - - - - - - * - - | - - - - - - - - - - - - * - - - | <-- SD7
LC110-> - - - - - - - - - - - - - - * - | - - - - - - - - - - - - * - - - | <-- SD8
LC112-> - - - - - - - - - - - - - - - * | - - - - - - - - - - - - * - - - | <-- SD9
LC235-> - * - - - - - - - - - - - - - - | * * - * * * * - * * - * * * * * | <-- SOUND


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'N':

                                   Logic cells placed in LAB 'N'
        +------------------------- LC209 |lport:32|din3
        | +----------------------- LC215 |lport:32|din4
        | | +--------------------- LC223 |lport:32|din5
        | | | +------------------- LC220 |lport:32|din6
        | | | | +----------------- LC210 |lport:32|din7
        | | | | | +--------------- LC218 |lport:32|din8
        | | | | | | +------------- LC219 |lport:32|din9
        | | | | | | | +----------- LC213 |lport:32|din11
        | | | | | | | | +--------- LC221 |lport:32|:63
        | | | | | | | | | +------- LC214 |lport:32|:69
        | | | | | | | | | | +----- LC216 |videogv1:24|hd1
        | | | | | | | | | | | +--- LC217 |videogv1:24|sd1
        | | | | | | | | | | | | +- LC212 |videogv1:24|:165
        | | | | | | | | | | | | | 
        | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | |   that feed LAB 'N'
LC      | | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'N':
LC220-> - - - - - - - - * - - - - | - - - - - - - - - - - - - * - - | <-- |lport:32|din6
LC217-> - - - - - - - - - - * - * | - - - - - - - - - - - - - * - - | <-- |videogv1:24|sd1

Pin
145  -> * * * * * * * * - * - - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * * * * * * * * - * - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * * * * * * - * - - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * * * * * * - * - - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * * * * * * - * - - - | * - - * - * - * - * - - - * - * | <-- AM3
35   -> * * * * * * * * - * - - - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
48   -> - - - - - - - * - - - - - | - - - - - - - - - - - - - * - - | <-- DM11
47   -> - - - - - - - - - * - - - | - - - - - - - - - - - - - * - - | <-- DM12
181  -> - - - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
27   -> * * * * * * * * - * - - - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> - - - - - - - - - - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
28   -> * * * * * * * * - * - - - | * - - * - * - * - * - - - * - - | <-- WRL
LC75 -> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC246-> * - - - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM3
LC248-> - * - - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM4
LC249-> - - * - - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM5
LC251-> - - - * - - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM6
LC253-> - - - - * - - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM7
LC254-> - - - - - * - - - - - - - | - - - - - - * - - - - - - * - - | <-- DM8
LC256-> - - - - - - * - - - - - - | - - - - - - * - - - - - - * - - | <-- DM9
LC190-> - - - - - - - - * - - - * | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC198-> - - - - - - - - - - * - - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - - - * - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - - - * - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - - - * - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - - - * - * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC97 -> - - - - - - - - - - - * - | - - - - - - - - - - - - - * - - | <-- SD1
LC235-> - - - - - - - - - - * - * | * * - * * * * - * * - * * * * * | <-- SOUND
LC196-> - - - - - - - - - - - - * | - - - - * - - - - - - - - * - * | <-- |videogv1:24|sd2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'O':

                 Logic cells placed in LAB 'O'
        +------- LC240 ADDR
        | +----- LC235 SOUND
        | | +--- LC226 |videogv1:24|hd3
        | | | +- LC237 3OR4
        | | | | 
        | | | |   Other LABs fed by signals
        | | | |   that feed LAB 'O'
LC      | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'O':
LC235-> - - * - | * * - * * * * - * * - * * * * * | <-- SOUND

Pin
203  -> * - - - | - - - * - - - - - - - - - - * - | <-- AM4
204  -> * - - - | - - - * - - - - - - - - - - * - | <-- AM5
205  -> * - - - | - - - * - - - - - - - - - - * - | <-- AM6
206  -> * - - - | - - * - - - - - - - - - - - * - | <-- AM7
3    -> * - - - | - - * - - - - - - - - - - - * - | <-- AM8
4    -> * - - - | - - * - - - - - - - - - - - * - | <-- AM9
7    -> * - - - | - - * - - - - - - - - - - - * - | <-- AM10
8    -> * - - - | - - * - - - - - - - - - - - * - | <-- AM11
9    -> * - - - | - - * - - - - - - - - - - - * - | <-- AM12
10   -> * - - - | - - * - - - - - - - - - - - * - | <-- AM13
11   -> * - - - | - - * - - - - - - - - - - - * - | <-- AM14
12   -> * - - - | - - - - - - - - - * - - - - * - | <-- AM15
13   -> * - - - | - - * * - * - - - * - - - - * - | <-- AM16
15   -> * - - - | - - * * - * - - - * - - - - * - | <-- AM17
184  -> - - - - | - - - - - - - - - - - - - - - - | <-- CLK
181  -> - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
183  -> - - - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> - - * - | * * - * * * * - * * - * * * * * | <-- CLKCB
LC190-> - * - * | * * - - - - - * - - - - * * * - | <-- |hdcd:22|:58
LC198-> - - * - | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - * - | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - * - | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC210-> - * - - | - - - - - - - - - - - - - - * - | <-- |lport:32|din7
LC218-> - - - * | - - - - - - - - - - - - - - * - | <-- |lport:32|din8
LC202-> - - * - | - - - - * - - - * - - * - - * * | <-- |lport:32|:57
LC195-> - - * - | - - - - * - - - - * - - - - * * | <-- |lport:32|:58
LC194-> - - * - | - - - - - - - - - - - - - - * * | <-- |videogv1:24|sd3
LC244-> - - * - | - - - - - - - - - - - - - - * - | <-- |videogv1:24|~722~1


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'P':

                                 Logic cells placed in LAB 'P'
        +----------------------- LC241 DM0
        | +--------------------- LC243 DM1
        | | +------------------- LC245 DM2
        | | | +----------------- LC246 DM3
        | | | | +--------------- LC248 DM4
        | | | | | +------------- LC249 DM5
        | | | | | | +----------- LC251 DM6
        | | | | | | | +--------- LC253 DM7
        | | | | | | | | +------- LC254 DM8
        | | | | | | | | | +----- LC256 DM9
        | | | | | | | | | | +--- LC242 |videogv1:24|hd2
        | | | | | | | | | | | +- LC244 |videogv1:24|~722~1
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'P'
LC      | | | | | | | | | | | | | A B C D E F G H I J K L M N O P |     Logic cells that feed LAB 'P':

Pin
145  -> * * * * * * * * * * - - | * - - - - * - * - * - - - * - * | <-- ADIN
198  -> * * * - - - - - - - - - | * - - * - * - * - * - - - * - * | <-- AM0
199  -> * * * * * * * * * * - - | * - - * - * - * - * - - - * - * | <-- AM1
201  -> * * * * * * * * * * - - | * - - * - * - * - * - - - * - * | <-- AM2
202  -> * * * * * * * * * * - - | * - - * - * - * - * - - - * - * | <-- AM3
16   -> * * * * * * * * * * - - | * - * * - * - * - * - - - - - * | <-- AM18
35   -> * * * * * * * * * * - - | * - * * - * - * - * - - - * - * | <-- BOOT
184  -> - - - - - - - - - - - - | - - - - - - - - - - - - - - - - | <-- CLK
136  -> - - * - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- CONFDONE
133  -> - * - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- DCD
132  -> * - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- DSR
181  -> - * - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- nSTATUS
141  -> * - - - - - - - - - - - | - - - - - - - - - - - - - - - * | <-- PLDIDONE
27   -> * * * * * * * * * * - - | * - * * - * - * - * - - - * - * | <-- PSEN
183  -> * * * * * * * * * * - - | * - - - - - - * - * - - - - - * | <-- RD
182  -> - - - - - - - - - - - - | - - - - - - * - - - * - - - - - | <-- RESET
LC75 -> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- CLKCB
LC198-> - - - - - - - - - - * * | * * - * * * * - * * - * - * * * | <-- |hdcd:22|:62
LC184-> - - - - - - - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:52
LC182-> - - - - - - - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:53
LC177-> - - - - - - - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:54
LC183-> - - - - - - - - - - * * | * * * * * * * - * * - * * * * * | <-- |lcntr:26|:55
LC30 -> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:56
LC189-> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:57
LC178-> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:58
LC31 -> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:59
LC27 -> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:60
LC2  -> - - - - - - - - - - * * | * * - * * * * - * * - * * * * * | <-- |lcntr:26|:61
LC202-> - - - - - - - - - - * * | - - - - * - - - * - - * - - * * | <-- |lport:32|:57
LC195-> - - - - - - - - - - * * | - - - - * - - - - * - - - - * * | <-- |lport:32|:58
LC235-> - - - - - - - - - - * - | * * - * * * * - * * - * * * * * | <-- SOUND
LC196-> - - - - - - - - - - * - | - - - - * - - - - - - - - * - * | <-- |videogv1:24|sd2
LC194-> - - - - - - - - - - - * | - - - - - - - - - - - - - - * * | <-- |videogv1:24|sd3
LC77 -> - - - - - - - - - - * - | - - - - - - - - - - - - - - - * | <-- |videogv1:24|~720~1
LC71 -> - - - - - - - - - - * - | - - - - - - - - - - - - - - - * | <-- |videogv1:24|~720~2


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                   c:\max2work\pt5201\videogen.rpt
videogen

** EQUATIONS **

ADIN     : INPUT;
ALE      : INPUT;
AM0      : INPUT;
AM1      : INPUT;
AM2      : INPUT;
AM3      : INPUT;
AM4      : INPUT;
AM5      : INPUT;
AM6      : INPUT;
AM7      : INPUT;
AM8      : INPUT;
AM9      : INPUT;
AM10     : INPUT;
AM11     : INPUT;
AM12     : INPUT;
AM13     : INPUT;
AM14     : INPUT;
AM15     : INPUT;
AM16     : INPUT;
AM17     : INPUT;
AM18     : INPUT;
BOOT     : INPUT;
CLK      : INPUT;
CONFDONE : INPUT;
CTSIN    : INPUT;
DCD      : INPUT;
DM10     : INPUT;
DM11     : INPUT;
DM12     : INPUT;
DM13     : INPUT;
DM14     : INPUT;
DM15     : INPUT;
DSR      : INPUT;
FH_G     : INPUT;
FH_M     : INPUT;
F4_M     : INPUT;
F8_G     : INPUT;
H0       : INPUT;
H1       : INPUT;
H2       : INPUT;
H3       : INPUT;
H4       : INPUT;
H5       : INPUT;
H6       : INPUT;
H7       : INPUT;
H8       : INPUT;
H9       : INPUT;
H10      : INPUT;
H11      : INPUT;
H12      : INPUT;
H13      : INPUT;
H14      : INPUT;
H15      : INPUT;
KLP      : INPUT;
KLP2     : INPUT;
MRES     : INPUT;
nSTATUS  : INPUT;
PLDIDONE : INPUT;
PSEN     : INPUT;
RD       : INPUT;
RESET    : INPUT;
WRH      : INPUT;
WRL      : INPUT;

-- Node name is 'ADDR' 
-- Equation name is 'ADDR', location is LC240, type is output.
 ADDR    = LCELL( _EQ001 $  GND);
  _EQ001 = !AM4 & !AM5 & !AM6 & !AM7 & !AM8 & !AM9 & !AM10 & !AM11 &  AM12 & 
             !AM13 &  AM14 & !AM15 &  AM16 &  AM17;

-- Node name is 'ADR0' 
-- Equation name is 'ADR0', location is LC054, type is output.
 ADR0    = LCELL( _EQ002 $  GND);
  _EQ002 =  AM0 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  CLKCB &  _LC203 &  _X001
         #  _LC161 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR1' 
-- Equation name is 'ADR1', location is LC056, type is output.
 ADR1    = LCELL( _EQ003 $  GND);
  _EQ003 =  AM1 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC002 &  _LC203 &  _X001
         #  _LC170 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR2' 
-- Equation name is 'ADR2', location is LC057, type is output.
 ADR2    = LCELL( _EQ004 $  GND);
  _EQ004 =  AM2 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC027 &  _LC203 &  _X001
         #  _LC173 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR3' 
-- Equation name is 'ADR3', location is LC059, type is output.
 ADR3    = LCELL( _EQ005 $  GND);
  _EQ005 =  AM3 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC031 &  _LC203 &  _X001
         #  _LC162 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR4' 
-- Equation name is 'ADR4', location is LC061, type is output.
 ADR4    = LCELL( _EQ006 $  GND);
  _EQ006 =  AM4 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC178 &  _LC203 &  _X001
         #  _LC174 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR5' 
-- Equation name is 'ADR5', location is LC062, type is output.
 ADR5    = LCELL( _EQ007 $  GND);
  _EQ007 =  AM5 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC189 &  _LC203 &  _X001
         #  _LC167 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR6' 
-- Equation name is 'ADR6', location is LC064, type is output.
 ADR6    = LCELL( _EQ008 $  GND);
  _EQ008 =  AM6 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC030 &  _LC203 &  _X001
         #  _LC169 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR7' 
-- Equation name is 'ADR7', location is LC035, type is output.
 ADR7    = LCELL( _EQ009 $  GND);
  _EQ009 =  AM7 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC183 &  _LC203 &  _X001
         #  _LC176 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR8' 
-- Equation name is 'ADR8', location is LC037, type is output.
 ADR8    = LCELL( _EQ010 $  GND);
  _EQ010 =  AM8 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC177 &  _LC203 &  _X001
         #  _LC166 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR9' 
-- Equation name is 'ADR9', location is LC038, type is output.
 ADR9    = LCELL( _EQ011 $  GND);
  _EQ011 =  AM9 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC182 &  _LC203 &  _X001
         #  _LC164 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR10' 
-- Equation name is 'ADR10', location is LC040, type is output.
 ADR10   = LCELL( _EQ012 $  GND);
  _EQ012 =  AM10 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC184 &  _LC203 &  _X001
         #  _LC175 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR11' 
-- Equation name is 'ADR11', location is LC041, type is output.
 ADR11   = LCELL( _EQ013 $  GND);
  _EQ013 =  AM11 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC203 &  _LC205 &  _X001
         #  _LC163 & !_LC203 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR12' 
-- Equation name is 'ADR12', location is LC043, type is output.
 ADR12   = LCELL( _EQ014 $  GND);
  _EQ014 =  AM12 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC203 &  _LC206 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR13' 
-- Equation name is 'ADR13', location is LC045, type is output.
 ADR13   = LCELL( _EQ015 $  GND);
  _EQ015 =  AM13 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC203 &  _LC207 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'ADR14' 
-- Equation name is 'ADR14', location is LC046, type is output.
 ADR14   = LCELL( _EQ016 $  GND);
  _EQ016 =  AM14 & !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN
         #  _LC203 &  _LC208 &  _X001;
  _X001  = EXP(!AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN);

-- Node name is 'BBRESET' = '|3dffs:84|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'BBRESET', type is output 
 BBRESET = DFFE( DM1 $  GND,  _EQ017,  VCC,  VCC,  VCC);
  _EQ017 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'CB0' = '|videogv1:24|:164' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB0', type is output 
 CB0     = DFFE( _EQ018 $  _LC242, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 = !CLKCB &  _LC185;

-- Node name is 'CB1' = '|videogv1:24|:163' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB1', type is output 
 CB1     = DFFE( _EQ019 $  _LC226, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ019 = !CLKCB &  _LC185 &  _LC242;

-- Node name is 'CB2' = '|videogv1:24|:162' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB2', type is output 
 CB2     = DFFE( _EQ020 $  _LC186, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 = !CLKCB &  _LC185 &  _LC226 &  _LC242;

-- Node name is 'CB3' = '|videogv1:24|:161' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB3', type is output 
 CB3     = DFFE( _EQ021 $  _LC146, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 = !CLKCB &  _LC185 &  _X004;
  _X004  = EXP( _LC186 &  _LC226 &  _LC242);

-- Node name is 'CB4' = '|videogv1:24|:160' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB4', type is output 
 CB4     = DFFE( _EQ022 $  _LC108, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 = !CLKCB &  _LC068 &  _LC185;

-- Node name is 'CB5' = '|videogv1:24|:159' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB5', type is output 
 CB5     = DFFE( _EQ023 $  _LC066, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ023 = !CLKCB & !_LC066 &  _LC076 &  _LC185
         # !CLKCB &  _LC066 & !_LC076 &  _LC185;

-- Node name is 'CB6' = '|videogv1:24|:158' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB6', type is output 
 CB6     = DFFE( _EQ024 $  _LC130, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 = !CLKCB &  _LC074 & !_LC130 &  _LC185
         # !CLKCB & !_LC074 &  _LC130 &  _LC185;

-- Node name is 'CB7' = '|videogv1:24|:157' from file "videogv1.tdf" line 15, column 34
-- Equation name is 'CB7', type is output 
 CB7     = DFFE( _EQ025 $  _LC010, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 = !CLKCB & !_LC010 &  _LC079 &  _LC185
         # !CLKCB &  _LC010 & !_LC079 &  _LC185;

-- Node name is 'CEBOOT' 
-- Equation name is 'CEBOOT', location is LC150, type is output.
 CEBOOT  = LCELL( _EQ026 $  VCC);
  _EQ026 = !AM15 & !AM16 & !AM17 & !AM18 & !BOOT & !PSEN
         #  AM18 &  BOOT &  RD & !WRL &  _X005
         #  AM18 &  BOOT & !RD &  WRL &  _X005;
  _X005  = EXP(!AM15 & !AM16 & !AM17);

-- Node name is 'CEPROM' 
-- Equation name is 'CEPROM', location is LC155, type is output.
 CEPROM  = LCELL(!AM18 $  BOOT);

-- Node name is 'CLKCB' = '|lcntr:26|:62' from file "lcntr.tdf" line 8, column 3
-- Equation name is 'CLKCB', type is output 
 CLKCB   = TFFE( VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is 'COLORRESET' = '|colorrst:23|:31' from file "colorrst.tdf" line 7, column 5
-- Equation name is 'COLORRESET', type is output 
 COLORRESET = DFFE( _EQ027 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  _LC127 &  _LC190;

-- Node name is 'CTS' 
-- Equation name is 'CTS', location is LC165, type is output.
 CTS     = LCELL( _EQ028 $  VCC);
  _EQ028 = !CTSIN &  _LC100 &  _LC103 &  _LC111 &  _LC171 &  _LC172 &  RESET;

-- Node name is 'DATA' = '|3dffs:93|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'DATA', type is output 
 DATA    = DFFE( DM1 $  GND,  _EQ029,  VCC,  VCC,  VCC);
  _EQ029 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'DCLK' = '|3dffs:93|:36' from file "3dffs.tdf" line 7, column 8
-- Equation name is 'DCLK', type is output 
 DCLK    = DFFE( DM2 $  GND,  _EQ030,  VCC,  VCC,  VCC);
  _EQ030 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'DM0' 
-- Equation name is 'DM0', location is LC241, type is bidir.
DM0      = TRI(_LC241,  _LC115);
_LC241   = LCELL( _EQ031 $  VCC);
  _EQ031 =  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !DSR &  PSEN & 
             !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !DSR &  PSEN & 
             !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !PLDIDONE & 
              PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !PLDIDONE & 
              PSEN & !RD;

-- Node name is 'DM1' 
-- Equation name is 'DM1', location is LC243, type is bidir.
DM1      = TRI(_LC243,  _LC115);
_LC243   = LCELL( _EQ032 $  VCC);
  _EQ032 =  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !DCD &  PSEN & 
             !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !DCD &  PSEN & 
             !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !nSTATUS & 
              PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !nSTATUS & 
              PSEN & !RD;

-- Node name is 'DM2' 
-- Equation name is 'DM2', location is LC245, type is bidir.
DM2      = TRI(_LC245,  _LC115);
_LC245   = LCELL( _EQ033 $  VCC);
  _EQ033 =  ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT & !CONFDONE & 
              PSEN & !RD
         #  ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT & !CONFDONE & 
              PSEN & !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM3' 
-- Equation name is 'DM3', location is LC246, type is bidir.
DM3      = TRI(_LC246,  _LC115);
_LC246   = LCELL( _EQ034 $  VCC);
  _EQ034 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM4' 
-- Equation name is 'DM4', location is LC248, type is bidir.
DM4      = TRI(_LC248,  _LC115);
_LC248   = LCELL( _EQ035 $  VCC);
  _EQ035 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM5' 
-- Equation name is 'DM5', location is LC249, type is bidir.
DM5      = TRI(_LC249,  _LC115);
_LC249   = LCELL( _EQ036 $  VCC);
  _EQ036 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM6' 
-- Equation name is 'DM6', location is LC251, type is bidir.
DM6      = TRI(_LC251,  _LC115);
_LC251   = LCELL( _EQ037 $  VCC);
  _EQ037 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM7' 
-- Equation name is 'DM7', location is LC253, type is bidir.
DM7      = TRI(_LC253,  _LC115);
_LC253   = LCELL( _EQ038 $  VCC);
  _EQ038 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM8' 
-- Equation name is 'DM8', location is LC254, type is bidir.
DM8      = TRI(_LC254,  _LC115);
_LC254   = LCELL( _EQ039 $  VCC);
  _EQ039 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DM9~1' 
-- Equation name is 'DM9~1', location is LC115, type is buried.
-- synthesized logic cell 
_LC115   = LCELL( _EQ040 $  GND);
  _EQ040 =  ADIN &  AM1 &  AM2 &  AM3 &  PSEN & !RD &  _X008 &  _X009;
  _X008  = EXP(!AM18 & !BOOT);
  _X009  = EXP( AM18 &  BOOT);

-- Node name is 'DM9' 
-- Equation name is 'DM9', location is LC256, type is bidir.
DM9      = TRI(_LC256,  _LC115);
_LC256   = LCELL( _EQ041 $  VCC);
  _EQ041 =  ADIN &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'DTR' = '|3dffs:97|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'DTR', type is output 
 DTR     = DFFE( DM0 $  GND,  _EQ042,  VCC,  VCC,  VCC);
  _EQ042 =  _X010 &  _X011;
  _X010  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X011  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'EDHON' = '|lport:32|:68' from file "lport.tdf" line 12, column 45
-- Equation name is 'EDHON', type is output 
 EDHON   = DFFE( _LC213 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is 'ENBUTTON' 
-- Equation name is 'ENBUTTON', location is LC005, type is output.
 ENBUTTON = LCELL( _EQ043 $  VCC);
  _EQ043 =  ADIN & !AM0 & !AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !RD
         #  ADIN & !AM0 & !AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !RD;

-- Node name is 'ENGAIN' 
-- Equation name is 'ENGAIN', location is LC008, type is output.
 ENGAIN  = LCELL( _EQ044 $  GND);
  _EQ044 =  ADIN & !AM0 & !AM1 &  AM2 & !AM3 &  AM18 & !BOOT &  PSEN & !WRL
         #  ADIN & !AM0 & !AM1 &  AM2 & !AM3 & !AM18 &  BOOT &  PSEN & !WRL;

-- Node name is 'ENLED' 
-- Equation name is 'ENLED', location is LC006, type is output.
 ENLED   = LCELL( _EQ045 $  VCC);
  _EQ045 =  ADIN & !AM0 &  AM1 &  AM2 & !AM3 &  AM18 & !BOOT &  PSEN & !WRL
         #  ADIN & !AM0 &  AM1 &  AM2 & !AM3 & !AM18 &  BOOT &  PSEN & !WRL;

-- Node name is 'FLASHPRG' 
-- Equation name is 'FLASHPRG', location is LC096, type is output.
 FLASHPRG = LCELL( _EQ046 $  VCC);
  _EQ046 = !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN;

-- Node name is 'HCB' = '|hdcd:22|:55' from file "hdcd.tdf" line 14, column 40
-- Equation name is 'HCB', type is output 
 HCB     = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ047,  VCC,  _EQ048);
  _EQ047 = !CLKCB & !_LC002 & !_LC027 &  _LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 & !_LC183 &  _LC184 & !_LC189;
  _EQ048 = !CLKCB & !_LC002 &  _LC027 &  _LC030 & !_LC031 & !_LC177 &  _LC178 & 
              _LC182 & !_LC183 &  _LC184 & !_LC189;

-- Node name is 'HINT' = '|hdcd:22|hint' from file "hdcd.tdf" line 14, column 29
-- Equation name is 'HINT', type is output 
 HINT    = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ049,  VCC,  _EQ050);
  _EQ049 = !CLKCB & !_LC002 & !_LC027 &  _LC030 & !_LC031 &  _LC177 &  _LC178 & 
             !_LC182 & !_LC183 &  _LC184 &  _LC189;
  _EQ050 = !CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189;

-- Node name is 'HOFFSET' 
-- Equation name is 'HOFFSET', location is LC160, type is output.
 HOFFSET = LCELL( _EQ051 $  VCC);
  _EQ051 =  ADIN & !AM0 &  AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL;

-- Node name is 'nCONFIG' = '|3dffs:93|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'nCONFIG', type is output 
 nCONFIG = DFFE( DM0 $  GND,  _EQ052,  VCC,  VCC,  VCC);
  _EQ052 =  _X006 &  _X007;
  _X006  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X007  = EXP( ADIN & !AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'NVRAMEN' 
-- Equation name is 'NVRAMEN', location is LC149, type is output.
 NVRAMEN = LCELL( _EQ053 $  VCC);
  _EQ053 = !AM15 & !AM16 & !AM17 &  AM18 &  BOOT;

-- Node name is 'OEBOOT' 
-- Equation name is 'OEBOOT', location is LC152, type is output.
 OEBOOT  = LCELL( _EQ054 $  VCC);
  _EQ054 =  AM18 &  BOOT & !RD
         # !AM18 & !BOOT & !PSEN;

-- Node name is 'OEPROM' 
-- Equation name is 'OEPROM', location is LC157, type is output.
 OEPROM  = LCELL( _EQ055 $  PSEN);
  _EQ055 = !BOOT &  PSEN & !RD;

-- Node name is 'PDX0' = '|videogv1:24|:156' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX0', type is output 
 PDX0    = DFFE( _EQ056 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ056 =  _LC113 &  _LC180
         #  _LC060 & !_LC180;

-- Node name is 'PDX1' = '|videogv1:24|:155' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX1', type is output 
 PDX1    = DFFE( _EQ057 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ057 =  _LC018 &  _LC180
         # !_LC180 &  _LC216;

-- Node name is 'PDX2' = '|videogv1:24|:154' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX2', type is output 
 PDX2    = DFFE( _EQ058 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ058 =  _LC116 &  _LC180
         # !_LC180 &  _LC242;

-- Node name is 'PDX3' = '|videogv1:24|:153' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX3', type is output 
 PDX3    = DFFE( _EQ059 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ059 =  _LC118 &  _LC180
         # !_LC180 &  _LC226;

-- Node name is 'PDX4' = '|videogv1:24|:152' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX4', type is output 
 PDX4    = DFFE( _EQ060 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ060 =  _LC026 &  _LC180
         # !_LC180 &  _LC186;

-- Node name is 'PDX5' = '|videogv1:24|:151' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX5', type is output 
 PDX5    = DFFE( _EQ061 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ061 =  _LC028 &  _LC180
         #  _LC146 & !_LC180;

-- Node name is 'PDX6' = '|videogv1:24|:150' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX6', type is output 
 PDX6    = DFFE( _EQ062 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ062 =  _LC121 &  _LC180
         #  _LC108 & !_LC180;

-- Node name is 'PDX7' = '|videogv1:24|:149' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX7', type is output 
 PDX7    = DFFE( _EQ063 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ063 =  _LC122 &  _LC180
         #  _LC066 & !_LC180;

-- Node name is 'PDX8' = '|videogv1:24|:148' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX8', type is output 
 PDX8    = DFFE( _EQ064 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ064 =  _LC119 &  _LC180
         #  _LC130 & !_LC180;

-- Node name is 'PDX9' = '|videogv1:24|:147' from file "videogv1.tdf" line 15, column 16
-- Equation name is 'PDX9', type is output 
 PDX9    = DFFE( _EQ065 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ065 = !_LC119 &  _LC180
         #  _LC010 & !_LC180;

-- Node name is 'RAMEN' 
-- Equation name is 'RAMEN', location is LC147, type is output.
 RAMEN   = LCELL( _EQ066 $  GND);
  _EQ066 = !AM17 & !AM18 &  BOOT;

-- Node name is 'RTS' = '|3dffs:97|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'RTS', type is output 
 RTS     = DFFE( DM1 $  GND,  _EQ067,  VCC,  VCC,  VCC);
  _EQ067 =  _X010 &  _X011;
  _X010  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X011  = EXP( ADIN &  AM0 &  AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SD0' 
-- Equation name is 'SD0', location is LC048, type is bidir.
SD0      = TRI(_LC048,  _LC145);
_LC048   = LCELL( DM0 $  GND);

-- Node name is 'SD1' 
-- Equation name is 'SD1', location is LC097, type is bidir.
SD1      = TRI(_LC097,  _LC145);
_LC097   = LCELL( DM1 $  GND);

-- Node name is 'SD2' 
-- Equation name is 'SD2', location is LC099, type is bidir.
SD2      = TRI(_LC099,  _LC145);
_LC099   = LCELL( DM2 $  GND);

-- Node name is 'SD3' 
-- Equation name is 'SD3', location is LC101, type is bidir.
SD3      = TRI(_LC101,  _LC145);
_LC101   = LCELL( DM3 $  GND);

-- Node name is 'SD4' 
-- Equation name is 'SD4', location is LC102, type is bidir.
SD4      = TRI(_LC102,  _LC145);
_LC102   = LCELL( DM4 $  GND);

-- Node name is 'SD5' 
-- Equation name is 'SD5', location is LC104, type is bidir.
SD5      = TRI(_LC104,  _LC145);
_LC104   = LCELL( DM5 $  GND);

-- Node name is 'SD6' 
-- Equation name is 'SD6', location is LC105, type is bidir.
SD6      = TRI(_LC105,  _LC145);
_LC105   = LCELL( DM6 $  GND);

-- Node name is 'SD7' 
-- Equation name is 'SD7', location is LC107, type is bidir.
SD7      = TRI(_LC107,  _LC145);
_LC107   = LCELL( DM7 $  GND);

-- Node name is 'SD8' 
-- Equation name is 'SD8', location is LC110, type is bidir.
SD8      = TRI(_LC110,  _LC145);
_LC110   = LCELL( DM8 $  GND);

-- Node name is 'SD9~1' 
-- Equation name is 'SD9~1', location is LC145, type is buried.
-- synthesized logic cell 
_LC145   = LCELL( _EQ068 $  GND);
  _EQ068 = !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN;

-- Node name is 'SD9' 
-- Equation name is 'SD9', location is LC112, type is bidir.
SD9      = TRI(_LC112,  _LC145);
_LC112   = LCELL( DM9 $  GND);

-- Node name is 'SOUND' = '|lport:32|:64' from file "lport.tdf" line 12, column 24
-- Equation name is 'SOUND', type is output 
 SOUND   = DFFE( _LC210 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is 'SPGBBPRG' = '|3dffs:84|:36' from file "3dffs.tdf" line 7, column 8
-- Equation name is 'SPGBBPRG', type is output 
 SPGBBPRG = DFFE( DM2 $  GND,  _EQ069,  VCC,  VCC,  VCC);
  _EQ069 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SPGRESET' = '|3dffs:84|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'SPGRESET', type is output 
 SPGRESET = DFFE( DM0 $  GND,  _EQ070,  VCC,  VCC,  VCC);
  _EQ070 =  _X002 &  _X003;
  _X002  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X003  = EXP( ADIN & !AM0 & !AM1 &  AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'SRAMEN' 
-- Equation name is 'SRAMEN', location is LC049, type is output.
 SRAMEN  = LCELL(!BOOT $  GND);

-- Node name is 'SRAMOE' 
-- Equation name is 'SRAMOE', location is LC051, type is output.
 SRAMOE  = LCELL( GND $  GND);

-- Node name is 'SRAMWE' 
-- Equation name is 'SRAMWE', location is LC053, type is output.
 SRAMWE  = LCELL( _EQ071 $  VCC);
  _EQ071 = !AM16 &  AM17 & !AM18 &  BOOT &  _LC214 &  PSEN & !WRL;

-- Node name is 'START' 
-- Equation name is 'START', location is LC168, type is output.
 START   = LCELL( RESET $  GND);

-- Node name is 'TESTLED1' = '|3dffs:85|:34' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'TESTLED1', type is output 
 TESTLED1 = DFFE( DM0 $  GND,  _EQ072,  VCC,  VCC,  VCC);
  _EQ072 =  _X012 &  _X013;
  _X012  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X013  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'TESTLED2' = '|3dffs:85|:35' from file "3dffs.tdf" line 7, column 5
-- Equation name is 'TESTLED2', type is output 
 TESTLED2 = DFFE( DM1 $  GND,  _EQ073,  VCC,  VCC,  VCC);
  _EQ073 =  _X012 &  _X013;
  _X012  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 & !AM18 &  BOOT &  PSEN & !WRL);
  _X013  = EXP( ADIN & !AM0 &  AM1 & !AM2 &  AM3 &  AM18 & !BOOT &  PSEN & !WRL);

-- Node name is 'VINT' 
-- Equation name is 'VINT', location is LC024, type is output.
 VINT    = LCELL( _EQ074 $  GND);
  _EQ074 =  F4_M &  _LC221
         #  F8_G & !_LC221;

-- Node name is 'WEBOOT' 
-- Equation name is 'WEBOOT', location is LC153, type is output.
 WEBOOT  = LCELL( _EQ075 $ !BOOT);
  _EQ075 = !AM15 & !AM16 & !AM17 &  BOOT & !_LC214
         #  BOOT &  WRL
         # !AM18 &  BOOT;

-- Node name is 'WEPROM' 
-- Equation name is 'WEPROM', location is LC158, type is output.
 WEPROM  = LCELL( _EQ076 $  VCC);
  _EQ076 =  AM18 & !BOOT & !WRL;

-- Node name is '3OR4' = '|lport:32|:65' from file "lport.tdf" line 12, column 30
-- Equation name is '3OR4', type is output 
 3OR4    = DFFE( _LC218 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|addr5201b:73|d0' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC172', type is buried 
_LC172   = DFFE( _EQ077 $ !RESET, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ077 =  _LC100 &  _LC103 &  _LC111 &  _LC171 &  _LC172 &  RESET
         # !_LC172;

-- Node name is '|addr5201b:73|d1' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC171', type is buried 
_LC171   = DFFE( _EQ078 $  GND, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ078 =  _LC100 &  _LC103 &  _LC111 &  _LC171 &  _LC172
         # !_LC171 &  _LC172 &  RESET
         #  _LC171 & !_LC172 &  RESET
         #  _LC171 & !RESET;

-- Node name is '|addr5201b:73|d2' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( _EQ079, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ079 =  _LC103 & !_LC111 &  _LC171 &  _LC172 &  RESET
         # !_LC100 &  _LC103 &  _LC171 &  _LC172 &  RESET
         # !_LC103 &  _LC171 &  _LC172 &  RESET;

-- Node name is '|addr5201b:73|d3' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( _EQ080, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ080 = !_LC100 &  _LC103 &  _LC111 &  _LC171 &  _LC172 &  RESET
         #  _LC103 & !_LC111 &  _LC171 &  _LC172 &  RESET;

-- Node name is '|addr5201b:73|d4' from file "addr5201b.tdf" line 18, column 3
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( _EQ081, GLOBAL( CLK), GLOBAL( RESET),  VCC,  VCC);
  _EQ081 = !_LC100 &  _LC103 &  _LC111 &  _LC171 &  _LC172 &  RESET;

-- Node name is '|hdcd:22|pause' from file "hdcd.tdf" line 13, column 17
-- Equation name is '_LC181', type is buried 
_LC181   = DFFE( _EQ082 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ082 = !CLKCB &  _LC002 & !_LC027 &  _LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 &  3OR4
         # !CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 & !3OR4;

-- Node name is '|hdcd:22|pause1' from file "hdcd.tdf" line 13, column 23
-- Equation name is '_LC191', type is buried 
_LC191   = DFFE( _EQ083 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ083 = !CLKCB & !_LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 &  3OR4
         # !CLKCB & !_LC002 & !_LC027 &  _LC030 & !_LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 & !3OR4;

-- Node name is '|hdcd:22|:56' from file "hdcd.tdf" line 14, column 2
-- Equation name is '_LC203', type is buried 
_LC203   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ084,  VCC,  _EQ085);
  _EQ084 =  CLKCB &  _LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189;
  _EQ085 = !CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 & !_LC177 & !_LC178 & 
             !_LC182 & !_LC183 & !_LC184 & !_LC189 &  _X014;
  _X014  = EXP(!_LC205 & !_LC206 & !_LC207 & !_LC208);

-- Node name is '|hdcd:22|:57' from file "hdcd.tdf" line 14, column 34
-- Equation name is '_LC185', type is buried 
_LC185   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ086,  VCC,  _EQ087);
  _EQ086 =  CLKCB &  _LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189;
  _EQ087 = !CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 & !_LC177 & !_LC178 & 
             !_LC182 & !_LC183 & !_LC184 & !_LC189;

-- Node name is '|hdcd:22|:58' from file "hdcd.tdf" line 13, column 2
-- Equation name is '_LC190', type is buried 
_LC190   = DFFE( _EQ088 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ088 =  CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189;

-- Node name is '|hdcd:22|:59' from file "hdcd.tdf" line 14, column 5
-- Equation name is '_LC187', type is buried 
_LC187   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC191,  VCC,  _EQ089);
  _EQ089 =  CLKCB &  _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND;

-- Node name is '|hdcd:22|:60' from file "hdcd.tdf" line 13, column 8
-- Equation name is '_LC180', type is buried 
_LC180   = DFFE( _EQ090 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ090 = !CLKCB &  _LC002 & !_LC027 &  _LC030 &  _LC031 &  _LC177 &  _LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 &  3OR4
         # !CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 & !_LC189 & !3OR4;

-- Node name is '|hdcd:22|:61' from file "hdcd.tdf" line 14, column 15
-- Equation name is '_LC083', type is buried 
_LC083   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ091,  VCC,  _EQ092);
  _EQ091 =  CLKCB & !_LC002 &  _LC030 &  _LC031 &  _LC177 & !_LC182 &  _LC183 & 
              _LC184 & !_LC189 &  _X015 &  _X016 &  _X017;
  _X015  = EXP( _LC027 &  _LC178);
  _X016  = EXP(!_LC178 &  3OR4);
  _X017  = EXP(!_LC027 & !3OR4);
  _EQ092 = !CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND;

-- Node name is '|hdcd:22|:62' from file "hdcd.tdf" line 14, column 21
-- Equation name is '_LC198', type is buried 
_LC198   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ093,  VCC,  _EQ094);
  _EQ093 = !_LC082 &  _X018 &  _X019 &  _X020 &  _X021 &  _X022 &  _X023;
  _X018  = EXP(!_LC027 & !_LC181);
  _X019  = EXP(!_LC031 & !_LC181);
  _X020  = EXP(!_LC178 & !_LC181);
  _X021  = EXP(!_LC181 & !_LC183);
  _X022  = EXP(!_LC177 & !_LC181);
  _X023  = EXP(!_LC181 & !_LC184);
  _EQ094 = !CLKCB & !_LC030 &  _LC031 &  _LC183 &  _LC184 &  _LC189 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031 & 
              _X032;
  _X024  = EXP( _LC002 & !_LC205 & !_LC206 & !_LC207 & !_LC208);
  _X025  = EXP( _LC002 & !_LC182);
  _X026  = EXP( _LC027 &  _LC177);
  _X027  = EXP( _LC177 &  _LC178);
  _X028  = EXP( _LC177 &  _LC182);
  _X029  = EXP( _LC177 & !SOUND);
  _X030  = EXP( _LC002 & !_LC027);
  _X031  = EXP( _LC002 & !_LC178);
  _X032  = EXP(!_LC002 & !_LC177);

-- Node name is '|hdcd:22|~389~1' from file "hdcd.tdf" line 63, column 15
-- Equation name is '_LC082', type is buried 
-- synthesized logic cell 
_LC082   = LCELL( _EQ095 $  GND);
  _EQ095 =  CLKCB & !_LC181
         #  _LC002 & !_LC181
         # !_LC181 &  _LC189
         #  _LC030 & !_LC181
         # !_LC181 &  _LC182;

-- Node name is '|lcntr:26|:52' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC184', type is buried 
_LC184   = TFFE( _EQ096, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ096 =  CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189
         #  CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC189;

-- Node name is '|lcntr:26|:53' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC182', type is buried 
_LC182   = TFFE( _EQ097, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ097 =  CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189
         #  CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC177 &  _LC178 & 
              _LC183 &  _LC189;

-- Node name is '|lcntr:26|:54' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC177', type is buried 
_LC177   = TFFE( _EQ098, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ098 =  CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC178 &  _LC183 & 
              _LC189;

-- Node name is '|lcntr:26|:55' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC183', type is buried 
_LC183   = TFFE( _EQ099, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ099 =  CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189
         #  CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC178 &  _LC189;

-- Node name is '|lcntr:26|:56' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC030', type is buried 
_LC030   = DFFE( _EQ100 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ100 =  CLKCB &  _LC002 &  _LC027 &  _LC030 &  _LC031 &  _LC178 &  _LC189
         # !_LC030 & !_LC177 &  _LC182 &  _LC183 &  _LC184
         # !_LC030 &  _X033;
  _X033  = EXP( CLKCB &  _LC002 &  _LC027 &  _LC031 &  _LC178 &  _LC189);

-- Node name is '|lcntr:26|:57' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC189', type is buried 
_LC189   = TFFE( _EQ101, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ101 =  CLKCB &  _LC002 &  _LC027 & !_LC030 & !_LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 & !_LC189 &  _LC221
         #  CLKCB &  _LC002 &  _LC027 &  _LC031 &  _LC178;

-- Node name is '|lcntr:26|:58' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC178', type is buried 
_LC178   = TFFE( _EQ102, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ102 =  CLKCB &  _LC002 &  _LC027 & !_LC030 & !_LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 & !_LC189 &  _LC221
         #  CLKCB &  _LC002 &  _LC027 &  _LC031;

-- Node name is '|lcntr:26|:59' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC031', type is buried 
_LC031   = DFFE( _EQ103 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ103 = !_LC030 & !_LC031 & !_LC177 &  _LC178 &  _LC182 &  _LC183 & 
              _LC184 & !_LC189 &  _LC221
         #  CLKCB &  _LC002 &  _LC027 &  _LC031
         # !_LC031 &  _X034;
  _X034  = EXP( CLKCB &  _LC002 &  _LC027);

-- Node name is '|lcntr:26|:60' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( _EQ104 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ104 =  CLKCB &  _LC002 & !_LC030 & !_LC031 & !_LC177 &  _LC178 &  _LC182 & 
              _LC183 &  _LC184 & !_LC189 &  _LC221
         #  H2 &  _LC027 & !_LC030 & !_LC031 & !_LC177 &  _LC178 &  _LC182 & 
              _LC183 &  _LC184 & !_LC189 &  _LC221
         #  CLKCB &  _LC002 & !_LC027
         #  _LC027 &  _X035;
  _X035  = EXP( CLKCB &  _LC002);

-- Node name is '|lcntr:26|:61' from file "lcntr.tdf" line 8, column 3
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( _EQ105 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ105 =  CLKCB &  _LC002
         # !CLKCB & !_LC002;

-- Node name is '|lport:32|din0' from file "lport.tdf" line 14, column 2
-- Equation name is '_LC086', type is buried 
_LC086   = DFFE( DM0 $  GND,  _EQ106,  VCC,  VCC,  VCC);
  _EQ106 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din1' from file "lport.tdf" line 14, column 7
-- Equation name is '_LC085', type is buried 
_LC085   = DFFE( DM1 $  GND,  _EQ107,  VCC,  VCC,  VCC);
  _EQ107 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din2' from file "lport.tdf" line 14, column 12
-- Equation name is '_LC124', type is buried 
_LC124   = DFFE( DM2 $  GND,  _EQ108,  VCC,  VCC,  VCC);
  _EQ108 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din3' from file "lport.tdf" line 14, column 17
-- Equation name is '_LC209', type is buried 
_LC209   = DFFE( DM3 $  GND,  _EQ109,  VCC,  VCC,  VCC);
  _EQ109 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din4' from file "lport.tdf" line 14, column 22
-- Equation name is '_LC215', type is buried 
_LC215   = DFFE( DM4 $  GND,  _EQ110,  VCC,  VCC,  VCC);
  _EQ110 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din5' from file "lport.tdf" line 14, column 27
-- Equation name is '_LC223', type is buried 
_LC223   = DFFE( DM5 $  GND,  _EQ111,  VCC,  VCC,  VCC);
  _EQ111 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din6' from file "lport.tdf" line 14, column 32
-- Equation name is '_LC220', type is buried 
_LC220   = DFFE( DM6 $  GND,  _EQ112,  VCC,  VCC,  VCC);
  _EQ112 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din7' from file "lport.tdf" line 14, column 37
-- Equation name is '_LC210', type is buried 
_LC210   = DFFE( DM7 $  GND,  _EQ113,  VCC,  VCC,  VCC);
  _EQ113 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din8' from file "lport.tdf" line 14, column 42
-- Equation name is '_LC218', type is buried 
_LC218   = DFFE( DM8 $  GND,  _EQ114,  VCC,  VCC,  VCC);
  _EQ114 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din9' from file "lport.tdf" line 14, column 47
-- Equation name is '_LC219', type is buried 
_LC219   = DFFE( DM9 $  GND,  _EQ115,  VCC,  VCC,  VCC);
  _EQ115 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|din11' from file "lport.tdf" line 14, column 58
-- Equation name is '_LC213', type is buried 
_LC213   = DFFE( DM11 $  GND,  _EQ116,  VCC,  VCC,  VCC);
  _EQ116 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|lport:32|:57' from file "lport.tdf" line 12, column 2
-- Equation name is '_LC202', type is buried 
_LC202   = DFFE( _LC086 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:58' from file "lport.tdf" line 12, column 5
-- Equation name is '_LC195', type is buried 
_LC195   = DFFE( _LC085 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:59' from file "lport.tdf" line 12, column 8
-- Equation name is '_LC205', type is buried 
_LC205   = DFFE( _LC124 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:60' from file "lport.tdf" line 12, column 11
-- Equation name is '_LC206', type is buried 
_LC206   = DFFE( _LC209 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:61' from file "lport.tdf" line 12, column 14
-- Equation name is '_LC207', type is buried 
_LC207   = DFFE( _LC215 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:62' from file "lport.tdf" line 13, column 2
-- Equation name is '_LC208', type is buried 
_LC208   = DFFE( _LC223 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:63' from file "lport.tdf" line 12, column 17
-- Equation name is '_LC221', type is buried 
_LC221   = DFFE( _LC220 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:66' from file "lport.tdf" line 12, column 35
-- Equation name is '_LC127', type is buried 
_LC127   = DFFE( _LC219 $  GND,  _LC190,  VCC,  VCC,  VCC);

-- Node name is '|lport:32|:69' from file "lport.tdf" line 13, column 5
-- Equation name is '_LC214', type is buried 
_LC214   = DFFE( DM12 $  GND,  _EQ117,  VCC,  VCC,  VCC);
  _EQ117 =  _X036;
  _X036  = EXP( ADIN & !AM0 & !AM1 & !AM2 & !AM3 &  BOOT &  PSEN & !WRL);

-- Node name is '|ramadrb3:75|hsound0' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC161', type is buried 
_LC161   = TFFE( _LC083, GLOBAL( CLK), !_LC212,  VCC,  VCC);

-- Node name is '|ramadrb3:75|hsound1' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC170', type is buried 
_LC170   = TFFE( _EQ118, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ118 =  _LC083 &  _LC161;

-- Node name is '|ramadrb3:75|hsound2' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC173', type is buried 
_LC173   = TFFE( _EQ119, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ119 =  _LC083 &  _LC161 &  _LC170;

-- Node name is '|ramadrb3:75|hsound3' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC162', type is buried 
_LC162   = TFFE( _EQ120, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ120 =  _LC083 &  _LC161 &  _LC170 &  _LC173;

-- Node name is '|ramadrb3:75|hsound4' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC174', type is buried 
_LC174   = TFFE( _EQ121, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ121 =  _LC083 &  _LC161 &  _LC162 &  _LC170 &  _LC173;

-- Node name is '|ramadrb3:75|hsound5' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC167', type is buried 
_LC167   = TFFE( _EQ122, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ122 =  _LC083 &  _LC161 &  _LC162 &  _LC170 &  _LC173 &  _LC174;

-- Node name is '|ramadrb3:75|hsound6' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC169', type is buried 
_LC169   = TFFE( _EQ123, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ123 =  _LC083 &  _LC161 &  _LC162 &  _LC167 &  _LC170 &  _LC173 & 
              _LC174;

-- Node name is '|ramadrb3:75|hsound7' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC176', type is buried 
_LC176   = TFFE( _EQ124, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ124 =  _LC083 &  _LC161 &  _LC162 &  _LC167 &  _LC169 &  _LC170 & 
              _LC173 &  _LC174;

-- Node name is '|ramadrb3:75|hsound8' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC166', type is buried 
_LC166   = TFFE( _EQ125, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ125 =  _LC083 &  _LC161 &  _LC162 &  _LC164 & !_LC166 &  _LC167 & 
              _LC169 &  _LC170 &  _LC173 &  _LC174 &  _LC176
         #  _LC083 &  _LC161 &  _LC162 & !_LC166 &  _LC167 &  _LC169 & 
              _LC170 &  _LC173 &  _LC174 &  _LC175 &  _LC176
         #  _LC083 &  _LC161 &  _LC162 & !_LC163 & !_LC166 &  _LC167 & 
              _LC169 &  _LC170 &  _LC173 &  _LC174 &  _LC176
         #  _LC083 &  _LC161 &  _LC162 &  _LC166 &  _LC167 &  _LC169 & 
              _LC170 &  _LC173 &  _LC174 &  _LC176;

-- Node name is '|ramadrb3:75|hsound9' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC164', type is buried 
_LC164   = TFFE( _EQ126, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ126 =  _LC083 &  _LC161 &  _LC162 &  _LC166 &  _LC167 &  _LC169 & 
              _LC170 &  _LC173 &  _LC174 &  _LC176;

-- Node name is '|ramadrb3:75|hsound10' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC175', type is buried 
_LC175   = TFFE( _EQ127, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ127 =  _LC083 &  _LC161 &  _LC162 &  _LC164 &  _LC166 &  _LC167 & 
              _LC169 &  _LC170 &  _LC173 &  _LC174 &  _LC176;

-- Node name is '|ramadrb3:75|hsound11' from file "ramadrb3.tdf" line 13, column 8
-- Equation name is '_LC163', type is buried 
_LC163   = TFFE( _EQ128, GLOBAL( CLK), !_LC212,  VCC,  VCC);
  _EQ128 =  _LC083 &  _LC161 &  _LC162 &  _LC163 & !_LC164 & !_LC166 & 
              _LC167 &  _LC169 &  _LC170 &  _LC173 &  _LC174 & !_LC175 & 
              _LC176
         #  _LC083 &  _LC161 &  _LC162 &  _LC164 &  _LC166 &  _LC167 & 
              _LC169 &  _LC170 &  _LC173 &  _LC174 &  _LC175 &  _LC176;

-- Node name is '|videogv1:24|hd0' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( _EQ129 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ129 =  _X037 &  _X038 &  _X039 &  _X040 &  _X041 &  _X042 &  _X043 & 
              _X044 &  _X045 &  _X046 &  _X047 &  _X048 &  _X049 &  _X050 & 
              _X051;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X038  = EXP( _LC179 & !_LC189 &  _LC198);
  _X039  = EXP( _LC177 &  _LC178 &  _LC179 &  _LC198);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X041  = EXP( _LC179 & !_LC183 &  _LC198);
  _X042  = EXP( _LC179 & !_LC184 &  _LC198);
  _X043  = EXP( _LC030 &  _LC179 &  _LC198);
  _X044  = EXP(!_LC177 &  _LC179 & !_LC182 &  _LC198);
  _X045  = EXP(!_LC027 &  _LC179 &  _LC182 &  _LC198);
  _X046  = EXP(!_LC031 &  _LC179 &  _LC182 &  _LC198);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X048  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC179 &  _LC198);
  _X049  = EXP( _LC002 &  _LC031 &  _LC177 &  _LC179 &  _LC198);
  _X050  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC179 &  _LC198);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);

-- Node name is '|videogv1:24|hd1' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC216', type is buried 
_LC216   = DFFE( _EQ130 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ130 =  _X037 &  _X040 &  _X047 &  _X051 &  _X052 &  _X053 &  _X054 & 
              _X055 &  _X056 &  _X057 &  _X058 &  _X059 &  _X060 &  _X061 & 
              _X062;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X052  = EXP(!_LC189 &  _LC198 &  _LC217);
  _X053  = EXP( _LC177 &  _LC178 &  _LC198 &  _LC217);
  _X054  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC198 &  _LC217);
  _X055  = EXP(!_LC183 &  _LC198 &  _LC217);
  _X056  = EXP(!_LC184 &  _LC198 &  _LC217);
  _X057  = EXP( _LC030 &  _LC198 &  _LC217);
  _X058  = EXP(!_LC177 & !_LC182 &  _LC198 &  _LC217);
  _X059  = EXP(!_LC027 &  _LC182 &  _LC198 &  _LC217);
  _X060  = EXP(!_LC031 &  _LC182 &  _LC198 &  _LC217);
  _X061  = EXP( _LC002 &  _LC031 &  _LC177 &  _LC198 &  _LC217);
  _X062  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC198 &  _LC217);

-- Node name is '|videogv1:24|hd2' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC242', type is buried 
_LC242   = DFFE( _EQ131 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ131 = !_LC071 & !_LC077 &  _X037 &  _X040 &  _X047 &  _X051 &  _X063 & 
              _X064 &  _X065 &  _X066 &  _X067 &  _X068 &  _X069 &  _X070 & 
              _X071 &  _X072 &  _X073;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X063  = EXP(!_LC189 &  _LC196 &  _LC198);
  _X064  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC196 &  _LC198);
  _X065  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC195 &  _LC202);
  _X066  = EXP(!_LC183 &  _LC196 &  _LC198);
  _X067  = EXP(!_LC184 &  _LC196 &  _LC198);
  _X068  = EXP( _LC030 &  _LC196 &  _LC198);
  _X069  = EXP(!_LC177 & !_LC182 &  _LC196 &  _LC198);
  _X070  = EXP(!_LC027 &  _LC182 &  _LC196 &  _LC198);
  _X071  = EXP(!_LC031 &  _LC182 &  _LC196 &  _LC198);
  _X072  = EXP( _LC177 &  _LC178 &  _LC196 &  _LC198);
  _X073  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195 & !_LC202);

-- Node name is '|videogv1:24|hd3' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC226', type is buried 
_LC226   = DFFE( _EQ132 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ132 = !_LC244 &  _X037 &  _X040 &  _X047 &  _X051 &  _X065 &  _X073 & 
              _X074 &  _X075 &  _X076 &  _X077 &  _X078 &  _X079 &  _X080 & 
              _X081 &  _X082 &  _X083;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X065  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC195 &  _LC202);
  _X073  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195 & !_LC202);
  _X074  = EXP(!_LC189 &  _LC194 &  _LC198);
  _X075  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC194 &  _LC198);
  _X076  = EXP( _LC002 &  _LC031 &  _LC177 &  _LC194 &  _LC198);
  _X077  = EXP(!_LC183 &  _LC194 &  _LC198);
  _X078  = EXP(!_LC184 &  _LC194 &  _LC198);
  _X079  = EXP( _LC030 &  _LC194 &  _LC198);
  _X080  = EXP(!_LC177 & !_LC182 &  _LC194 &  _LC198);
  _X081  = EXP(!_LC027 &  _LC182 &  _LC194 &  _LC198);
  _X082  = EXP(!_LC031 &  _LC182 &  _LC194 &  _LC198);
  _X083  = EXP( _LC177 &  _LC178 &  _LC194 &  _LC198);

-- Node name is '|videogv1:24|hd4' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC186', type is buried 
_LC186   = DFFE( _EQ133 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ133 = !_LC132 &  _X037 &  _X040 &  _X047 &  _X051 &  _X084 &  _X085 & 
              _X086 &  _X087 &  _X088 &  _X089 &  _X090 &  _X091 &  _X092 & 
              _X093 &  _X094 &  _X095;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X084  = EXP(!_LC189 &  _LC198 &  _LC200);
  _X085  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC198 &  _LC200);
  _X086  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC202);
  _X087  = EXP(!_LC183 &  _LC198 &  _LC200);
  _X088  = EXP(!_LC184 &  _LC198 &  _LC200);
  _X089  = EXP( _LC030 &  _LC198 &  _LC200);
  _X090  = EXP(!_LC177 & !_LC182 &  _LC198 &  _LC200);
  _X091  = EXP(!_LC027 &  _LC182 &  _LC198 &  _LC200);
  _X092  = EXP(!_LC031 &  _LC182 &  _LC198 &  _LC200);
  _X093  = EXP( _LC177 &  _LC178 &  _LC198 &  _LC200);
  _X094  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC198 &  _LC200);
  _X095  = EXP( _LC002 &  _LC031 &  _LC177 &  _LC198 &  _LC200);

-- Node name is '|videogv1:24|hd5' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC146', type is buried 
_LC146   = DFFE( _EQ134 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ134 = !_LC148 & !_LC151 &  _X037 &  _X040 &  _X047 &  _X051 &  _X096 & 
              _X097 &  _X098 &  _X099 &  _X100 &  _X101 &  _X102 &  _X103;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X096  = EXP(!_LC189 &  _LC198 &  _LC201);
  _X097  = EXP(!_LC183 &  _LC198 &  _LC201);
  _X098  = EXP(!_LC184 &  _LC198 &  _LC201);
  _X099  = EXP( _LC030 &  _LC198 &  _LC201);
  _X100  = EXP(!_LC177 & !_LC182 &  _LC198 &  _LC201);
  _X101  = EXP(!_LC027 &  _LC182 &  _LC198 &  _LC201);
  _X102  = EXP(!_LC031 &  _LC182 &  _LC198 &  _LC201);
  _X103  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195);

-- Node name is '|videogv1:24|hd6' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC108', type is buried 
_LC108   = DFFE( _EQ135 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ135 = !_LC023 & !_LC029 & !_LC106 &  _X037 &  _X040 &  _X051 &  _X104 & 
              _X105 &  _X106 &  _X107 &  _X108 &  _X109 &  _X110 &  _X111 & 
              _X112 &  _X113 &  _X114 &  _X115;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X104  = EXP( CLKCB & !_LC189 & !_LC198);
  _X105  = EXP( CLKCB & !_LC027 &  _LC182 & !_LC198);
  _X106  = EXP( CLKCB &  _LC002 & !_LC027 & !_LC198);
  _X107  = EXP( CLKCB & !_LC183 & !_LC198);
  _X108  = EXP( CLKCB & !_LC184 & !_LC198);
  _X109  = EXP( CLKCB &  _LC030 & !_LC198);
  _X110  = EXP(!_LC184 &  _LC198 &  _LC199);
  _X111  = EXP(!_LC183 &  _LC198 &  _LC199);
  _X112  = EXP(!_LC189 &  _LC198 &  _LC199);
  _X113  = EXP( _LC030 &  _LC198 &  _LC199);
  _X114  = EXP( CLKCB & !_LC177 & !_LC182 & !_LC198);
  _X115  = EXP( CLKCB &  _LC027 & !_LC031 & !_LC198);

-- Node name is '|videogv1:24|hd7' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC066', type is buried 
_LC066   = DFFE( _EQ136 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ136 = !_LC159 &  _X037 &  _X040 &  _X047 &  _X051 &  _X103 &  _X116 & 
              _X117 &  _X118 &  _X119 &  _X120 &  _X121 &  _X122 &  _X123;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X103  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195);
  _X116  = EXP(!_LC189 &  _LC193 &  _LC198);
  _X117  = EXP( _LC177 &  _LC178 &  _LC193 &  _LC198);
  _X118  = EXP(!_LC183 &  _LC193 &  _LC198);
  _X119  = EXP(!_LC184 &  _LC193 &  _LC198);
  _X120  = EXP( _LC030 &  _LC193 &  _LC198);
  _X121  = EXP(!_LC177 & !_LC182 &  _LC193 &  _LC198);
  _X122  = EXP(!_LC027 &  _LC182 &  _LC193 &  _LC198);
  _X123  = EXP(!_LC031 &  _LC182 &  _LC193 &  _LC198);

-- Node name is '|videogv1:24|hd8' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC130', type is buried 
_LC130   = DFFE( _EQ137 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ137 = !_LC141 &  _X040 &  _X051 &  _X086 &  _X124 &  _X125 &  _X126 & 
              _X127 &  _X128 &  _X129 &  _X130 &  _X131 &  _X132 &  _X133;
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X051  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189);
  _X086  = EXP( CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC202);
  _X124  = EXP(!_LC189 &  _LC198 &  _LC204);
  _X125  = EXP( _LC177 &  _LC178 &  _LC198 &  _LC204);
  _X126  = EXP( _LC002 &  _LC031 &  _LC177 &  _LC198 &  _LC204);
  _X127  = EXP(!_LC183 &  _LC198 &  _LC204);
  _X128  = EXP(!_LC184 &  _LC198 &  _LC204);
  _X129  = EXP( _LC030 &  _LC198 &  _LC204);
  _X130  = EXP(!_LC177 & !_LC182 &  _LC198 &  _LC204);
  _X131  = EXP(!_LC027 &  _LC182 &  _LC198 &  _LC204);
  _X132  = EXP(!_LC031 &  _LC182 &  _LC198 &  _LC204);
  _X133  = EXP( _LC027 &  _LC031 & !_LC178 &  _LC198 &  _LC204);

-- Node name is '|videogv1:24|hd9' from file "videogv1.tdf" line 15, column 4
-- Equation name is '_LC010', type is buried 
_LC010   = DFFE( _EQ138 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ138 = !_LC084 & !_LC089 & !_LC090 & !_LC135 &  _X037 &  _X040 &  _X047 & 
              _X134 &  _X135 &  _X136 &  _X137 &  _X138 &  _X139 &  _X140 & 
              _X141 &  _X142 &  _X143 &  _X144;
  _X037  = EXP( _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X040  = EXP(!CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189);
  _X047  = EXP( CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 &  SOUND);
  _X134  = EXP(!CLKCB & !_LC189 & !_LC198);
  _X135  = EXP(!CLKCB & !_LC002 & !_LC027 & !_LC198);
  _X136  = EXP(!CLKCB & !_LC002 & !_LC198 & !SOUND);
  _X137  = EXP(!CLKCB & !_LC183 & !_LC198);
  _X138  = EXP(!CLKCB & !_LC184 & !_LC198);
  _X139  = EXP(!CLKCB &  _LC030 & !_LC198);
  _X140  = EXP(!_LC184 &  _LC197 &  _LC198);
  _X141  = EXP(!_LC183 &  _LC197 &  _LC198);
  _X142  = EXP(!_LC189 &  _LC197 &  _LC198);
  _X143  = EXP( _LC030 &  _LC197 &  _LC198);
  _X144  = EXP(!CLKCB & !_LC177 & !_LC182 & !_LC198);

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|cout_node' from file "addcore.tdf" line 165, column 5
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ139 $  _EQ140);
  _EQ139 =  _LC026 &  _LC186 &  _X145 &  _X146 &  _X147 &  _X148
         #  _LC117 &  _X145 &  _X146 &  _X147 &  _X148 &  _X149
         #  _LC028 &  _LC146 &  _X145 &  _X146 &  _X147
         #  _LC108 &  _LC121 &  _X145 &  _X146;
  _X145  = EXP(!_LC066 & !_LC122);
  _X146  = EXP( _LC066 &  _LC122);
  _X147  = EXP(!_LC108 & !_LC121);
  _X148  = EXP(!_LC028 & !_LC146);
  _X149  = EXP(!_LC026 & !_LC186);
  _EQ140 =  _LC066 &  _LC122;

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|gcp2' from file "addcore.tdf" line 160, column 8
-- Equation name is '_LC123', type is buried 
_LC123   = LCELL( _EQ141 $  GND);
  _EQ141 =  _LC060 &  _LC113 &  _X150 &  _X151
         #  _LC018 &  _LC216 &  _X151
         #  _LC116 &  _LC242;
  _X150  = EXP(!_LC018 & !_LC216);
  _X151  = EXP(!_LC116 & !_LC242);

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC117', type is buried 
_LC117   = LCELL( _EQ142 $  _EQ143);
  _EQ142 =  _LC060 &  _LC113 &  _X150 &  _X151 &  _X152 &  _X153
         #  _LC018 &  _LC216 &  _X151 &  _X152 &  _X153
         #  _LC116 &  _LC242 &  _X152 &  _X153;
  _X150  = EXP(!_LC018 & !_LC216);
  _X151  = EXP(!_LC116 & !_LC242);
  _X152  = EXP(!_LC118 & !_LC226);
  _X153  = EXP( _LC118 &  _LC226);
  _EQ143 =  _LC118 &  _LC226;

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node1' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC114', type is buried 
_LC114   = LCELL( _EQ144 $  GND);
  _EQ144 =  _LC018 &  _LC060 &  _LC113 &  _LC216
         # !_LC018 &  _LC060 &  _LC113 & !_LC216
         # !_LC060 &  _X150 &  _X154
         # !_LC113 &  _X150 &  _X154;
  _X150  = EXP(!_LC018 & !_LC216);
  _X154  = EXP( _LC018 &  _LC216);

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC021', type is buried 
_LC021   = LCELL( _EQ145 $  _EQ146);
  _EQ145 =  _LC026 &  _LC186 &  _X148
         #  _LC117 &  _X148 &  _X149
         #  _LC028 &  _LC146;
  _X148  = EXP(!_LC028 & !_LC146);
  _X149  = EXP(!_LC026 & !_LC186);
  _EQ146 =  _X147 &  _X155;
  _X147  = EXP(!_LC108 & !_LC121);
  _X155  = EXP( _LC108 &  _LC121);

-- Node name is '|videogv1:24|lpm_add_sub:chkadd|addcore:adder|addcore:adder0|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC017', type is buried 
_LC017   = LCELL( _EQ147 $  _EQ148);
  _EQ147 =  _LC026 &  _LC186 &  _X147 &  _X148
         #  _LC117 &  _X147 &  _X148 &  _X149
         #  _LC028 &  _LC146 &  _X147
         #  _LC108 &  _LC121;
  _X147  = EXP(!_LC108 & !_LC121);
  _X148  = EXP(!_LC028 & !_LC146);
  _X149  = EXP(!_LC026 & !_LC186);
  _EQ148 =  _X145 &  _X146;
  _X145  = EXP(!_LC066 & !_LC122);
  _X146  = EXP( _LC066 &  _LC122);

-- Node name is '|videogv1:24|lpm_add_sub:yadd|addcore:adder|g4' from file "addcore.tdf" line 158, column 5
-- Equation name is '_LC068', type is buried 
_LC068   = LCELL( _LC146 $  _EQ149);
  _EQ149 = !_LC146 &  _LC186 &  _LC226 &  _LC242;

-- Node name is '|videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node5' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC076', type is buried 
_LC076   = LCELL( _LC066 $  _EQ150);
  _EQ150 =  _LC068 &  _LC108;

-- Node name is '|videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node6' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC074', type is buried 
_LC074   = LCELL( _EQ151 $  _LC130);
  _EQ151 =  _LC066 &  _LC108 &  _LC186 &  _LC226 &  _LC242
         #  _LC066 &  _LC108 &  _LC146;

-- Node name is '|videogv1:24|lpm_add_sub:yadd|addcore:adder|result_node7' from file "addcore.tdf" line 164, column 16
-- Equation name is '_LC079', type is buried 
_LC079   = LCELL( _EQ152 $  _LC010);
  _EQ152 =  _LC066 &  _LC108 &  _LC130 &  _LC186 &  _LC226 &  _LC242
         #  _LC066 &  _LC108 &  _LC130 &  _LC146;

-- Node name is '|videogv1:24|sd0' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC179', type is buried 
_LC179   = DFFE( SD0 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd1' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC217', type is buried 
_LC217   = DFFE( SD1 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd2' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC196', type is buried 
_LC196   = DFFE( SD2 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd3' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC194', type is buried 
_LC194   = DFFE( SD3 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd4' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC200', type is buried 
_LC200   = DFFE( SD4 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd5' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC201', type is buried 
_LC201   = DFFE( SD5 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd6' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC199', type is buried 
_LC199   = DFFE( SD6 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd7' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC193', type is buried 
_LC193   = DFFE( SD7 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd8' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC204', type is buried 
_LC204   = DFFE( SD8 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sd9' from file "videogv1.tdf" line 15, column 25
-- Equation name is '_LC197', type is buried 
_LC197   = DFFE( SD9 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|videogv1:24|sum0' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _LC060, GLOBAL( CLK), !_LC190,  VCC,  _LC187);

-- Node name is '|videogv1:24|sum1' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC018', type is buried 
_LC018   = DFFE( _LC114 $  GND, GLOBAL( CLK), !_LC190,  VCC,  _LC187);

-- Node name is '|videogv1:24|sum2' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC116', type is buried 
_LC116   = DFFE( _EQ153 $  _EQ154, GLOBAL( CLK), !_LC190,  VCC,  _LC187);
  _EQ153 =  _LC060 &  _LC113 &  _X150
         #  _LC018 &  _LC216;
  _X150  = EXP(!_LC018 & !_LC216);
  _EQ154 =  _X151 &  _X156;
  _X151  = EXP(!_LC116 & !_LC242);
  _X156  = EXP( _LC116 &  _LC242);

-- Node name is '|videogv1:24|sum3' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( _EQ155 $  _LC123, GLOBAL( CLK), !_LC190,  VCC,  _LC187);
  _EQ155 =  _X152 &  _X153;
  _X152  = EXP(!_LC118 & !_LC226);
  _X153  = EXP( _LC118 &  _LC226);

-- Node name is '|videogv1:24|sum4' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC026', type is buried 
_LC026   = DFFE( _EQ156 $  _LC117, GLOBAL( CLK), !_LC190,  VCC,  _LC187);
  _EQ156 =  _X149 &  _X157;
  _X149  = EXP(!_LC026 & !_LC186);
  _X157  = EXP( _LC026 &  _LC186);

-- Node name is '|videogv1:24|sum5' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC028', type is buried 
_LC028   = DFFE( _EQ157 $  _EQ158, GLOBAL( CLK), !_LC190,  VCC,  _LC187);
  _EQ157 =  _LC026 &  _LC186
         #  _LC117 &  _X149;
  _X149  = EXP(!_LC026 & !_LC186);
  _EQ158 =  _X148 &  _X158;
  _X148  = EXP(!_LC028 & !_LC146);
  _X158  = EXP( _LC028 &  _LC146);

-- Node name is '|videogv1:24|sum6' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC121', type is buried 
_LC121   = DFFE( _LC021 $  GND, GLOBAL( CLK), !_LC190,  VCC,  _LC187);

-- Node name is '|videogv1:24|sum7' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( _LC017 $  GND, GLOBAL( CLK), !_LC190,  VCC,  _LC187);

-- Node name is '|videogv1:24|sum8' from file "videogv1.tdf" line 16, column 5
-- Equation name is '_LC119', type is buried 
_LC119   = DFFE( _EQ159 $  _LC032, GLOBAL( CLK), !_LC190,  VCC,  _LC187);
  _EQ159 =  _LC119 & !_LC130
         # !_LC119 &  _LC130;

-- Node name is '|videogv1:24|:165' from file "videogv1.tdf" line 16, column 12
-- Equation name is '_LC212', type is buried 
_LC212   = DFFE( _EQ160 $  VCC, GLOBAL( CLK), !_LC190,  VCC,  _EQ161);
  _EQ160 = !_LC196 &  _LC217;
  _EQ161 =  CLKCB & !_LC002 &  _LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND;

-- Node name is '|videogv1:24|~720~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC077', type is buried 
-- synthesized logic cell 
_LC077   = LCELL( _EQ162 $  GND);
  _EQ162 =  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195 &  _LC202
         #  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC195 & !_LC202
         #  CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND & !3OR4
         #  CLKCB &  _LC002 & !_LC177 &  _LC195 &  _LC196 &  _LC198 &  _LC202
         #  CLKCB &  _LC002 & !_LC027 & !_LC195 &  _LC196 &  _LC198 &  _LC202;

-- Node name is '|videogv1:24|~720~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC071', type is buried 
-- synthesized logic cell 
_LC071   = LCELL( _EQ163 $  GND);
  _EQ163 =  CLKCB &  _LC002 & !_LC027 &  _LC195 &  _LC196 &  _LC198 & !_LC202
         #  CLKCB &  _LC031 & !_LC178 &  _LC196 &  _LC198 &  SOUND & !3OR4
         #  CLKCB &  _LC002 & !_LC177 & !_LC195 &  _LC196 &  _LC198 & !_LC202
         # !CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC196 &  _LC198
         #  _LC002 &  _LC031 &  _LC177 &  _LC196 &  _LC198;

-- Node name is '|videogv1:24|~722~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC244', type is buried 
-- synthesized logic cell 
_LC244   = LCELL( _EQ164 $  GND);
  _EQ164 =  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC195 &  _LC202
         #  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195 & !_LC202
         #  CLKCB &  _LC002 & !_LC177 &  _LC194 &  _LC195 &  _LC198 &  _LC202
         #  CLKCB &  _LC002 & !_LC177 &  _LC194 & !_LC195 &  _LC198 & !_LC202
         # !CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC194 &  _LC198;

-- Node name is '|videogv1:24|~724~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC132', type is buried 
-- synthesized logic cell 
_LC132   = LCELL( _EQ165 $  GND);
  _EQ165 =  CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND &  3OR4
         #  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC202
         #  CLKCB &  _LC031 & !_LC178 &  _LC198 &  _LC200 &  SOUND &  3OR4
         #  CLKCB &  _LC002 & !_LC177 &  _LC198 &  _LC200 &  _LC202
         #  CLKCB &  _LC002 & !_LC027 &  _LC198 &  _LC200 & !_LC202;

-- Node name is '|videogv1:24|~726~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC148', type is buried 
-- synthesized logic cell 
_LC148   = LCELL( _EQ166 $  GND);
  _EQ166 =  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC195
         #  CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND
         #  CLKCB &  _LC002 & !_LC027 &  _LC195 &  _LC198 &  _LC201
         #  CLKCB &  _LC027 & !_LC182 &  _LC198 &  _LC201 &  SOUND
         #  CLKCB &  _LC031 & !_LC178 &  _LC198 &  _LC201 &  SOUND;

-- Node name is '|videogv1:24|~726~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC151', type is buried 
-- synthesized logic cell 
_LC151   = LCELL( _EQ167 $  GND);
  _EQ167 =  CLKCB &  _LC002 & !_LC177 & !_LC195 &  _LC198 &  _LC201
         # !CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC198 &  _LC201
         #  _LC002 &  _LC031 &  _LC177 &  _LC198 &  _LC201
         #  _LC027 &  _LC031 & !_LC178 &  _LC198 &  _LC201
         #  _LC177 &  _LC178 &  _LC198 &  _LC201;

-- Node name is '|videogv1:24|~728~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC023', type is buried 
-- synthesized logic cell 
_LC023   = LCELL( _EQ168 $  GND);
  _EQ168 =  CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 & !SOUND
         #  CLKCB &  _LC002 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189
         #  CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189
         #  _LC002 &  _LC031 & !_LC182 &  _LC198 &  _LC199
         #  _LC027 &  _LC031 & !_LC182 &  _LC198 &  _LC199;

-- Node name is '|videogv1:24|~728~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC029', type is buried 
-- synthesized logic cell 
_LC029   = LCELL( _EQ169 $  GND);
  _EQ169 =  CLKCB & !_LC027 &  _LC031 &  _LC199 & !SOUND
         #  CLKCB & !_LC027 &  _LC031 & !_LC198 & !SOUND
         #  _LC177 &  _LC178 &  _LC198 &  _LC199
         # !_LC178 &  _LC182 &  _LC198 &  _LC199
         #  CLKCB &  _LC027 & !_LC178 &  _LC199;

-- Node name is '|videogv1:24|~728~3' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC106', type is buried 
-- synthesized logic cell 
_LC106   = LCELL( _EQ170 $  GND);
  _EQ170 =  CLKCB &  _LC002 & !_LC027 &  _LC199
         #  CLKCB &  _LC177 &  _LC178 & !_LC198
         # !_LC027 & !_LC177 &  _LC198 &  _LC199
         # !_LC031 & !_LC177 &  _LC198 &  _LC199
         #  CLKCB &  _LC027 & !_LC178 & !_LC198;

-- Node name is '|videogv1:24|~730~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC159', type is buried 
-- synthesized logic cell 
_LC159   = LCELL( _EQ171 $  GND);
  _EQ171 =  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 & !_LC195
         #  CLKCB &  _LC002 & !_LC177 &  _LC193 & !_LC195 &  _LC198
         # !CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC193 &  _LC198
         #  _LC002 &  _LC031 &  _LC177 &  _LC193 &  _LC198
         #  _LC027 &  _LC031 & !_LC178 &  _LC193 &  _LC198;

-- Node name is '|videogv1:24|~732~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC141', type is buried 
-- synthesized logic cell 
_LC141   = LCELL( _EQ172 $  GND);
  _EQ172 =  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  _LC202
         #  CLKCB & !_LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND
         # !CLKCB &  _LC002 &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND
         #  CLKCB &  _LC002 & !_LC177 &  _LC198 &  _LC202 &  _LC204
         # !CLKCB & !_LC002 & !_LC027 & !_LC031 &  _LC198 &  _LC204;

-- Node name is '|videogv1:24|~734~1' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC135', type is buried 
-- synthesized logic cell 
_LC135   = LCELL( _EQ173 $  GND);
  _EQ173 =  CLKCB &  _LC002 &  _LC027 & !_LC030 &  _LC031 & !_LC177 &  _LC178 & 
              _LC182 &  _LC183 &  _LC184 &  _LC189
         # !_LC002 & !_LC027 & !_LC030 &  _LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189 &  SOUND
         #  CLKCB &  _LC002 & !_LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & 
             !_LC182 &  _LC183 &  _LC184 &  _LC189
         # !CLKCB &  _LC027 & !_LC030 & !_LC031 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189 & !SOUND
         # !CLKCB & !_LC002 & !_LC027 & !_LC030 &  _LC177 & !_LC178 & !_LC182 & 
              _LC183 &  _LC184 &  _LC189;

-- Node name is '|videogv1:24|~734~2' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC090', type is buried 
-- synthesized logic cell 
_LC090   = LCELL( _EQ174 $  GND);
  _EQ174 =  _LC027 &  _LC031 & !_LC178 &  _LC197 &  _LC198
         #  _LC002 &  _LC031 & !_LC182 &  _LC197 &  _LC198
         # !CLKCB &  _LC002 &  _LC027 & !_LC182 &  _LC197
         # !CLKCB &  _LC002 &  _LC027 & !_LC182 & !_LC198
         #  _LC177 &  _LC178 &  _LC197 &  _LC198;

-- Node name is '|videogv1:24|~734~3' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC089', type is buried 
-- synthesized logic cell 
_LC089   = LCELL( _EQ175 $  GND);
  _EQ175 = !_LC027 &  _LC182 &  _LC197 &  _LC198
         # !_LC031 &  _LC182 &  _LC197 &  _LC198
         # !_LC177 & !_LC182 &  _LC197 &  _LC198
         # !CLKCB & !_LC002 &  _LC031 &  _LC197
         # !CLKCB &  _LC177 &  _LC178 & !_LC198;

-- Node name is '|videogv1:24|~734~4' from file "videogv1.tdf" line 112, column 15
-- Equation name is '_LC084', type is buried 
-- synthesized logic cell 
_LC084   = LCELL( _EQ176 $  GND);
  _EQ176 = !CLKCB & !_LC002 &  _LC197 & !SOUND
         # !CLKCB & !_LC027 &  _LC031 & !_LC198
         # !CLKCB &  _LC031 & !_LC178 & !_LC198
         # !CLKCB & !_LC002 & !_LC027 &  _LC197
         # !CLKCB & !_LC031 &  _LC182 & !_LC198;



--     Shareable expanders that are duplicated in multiple LABs:
--    _X001 occurs in LABs C, D
--    _X036 occurs in LABs F, H, N
--    _X037 occurs in LABs A, D, E, G, J, L, N, O, P
--    _X040 occurs in LABs A, D, E, G, I, J, L, N, O, P
--    _X047 occurs in LABs A, D, E, J, L, N, O, P
--    _X051 occurs in LABs D, E, G, I, J, L, N, O, P
--    _X065 occurs in LABs O, P
--    _X073 occurs in LABs O, P
--    _X086 occurs in LABs I, L
--    _X103 occurs in LABs E, J




Project Information                            c:\max2work\pt5201\videogen.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = off
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:09
   Partitioner                            00:00:01
   Fitter                                 00:00:25
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:21
   --------------------------             --------
   Total Time                             00:01:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 6,826K
