[2021-09-09 09:58:29,934]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 09:58:29,935]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:30,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; ".

Peak memory: 14499840 bytes

[2021-09-09 09:58:30,176]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:30,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34451456 bytes

[2021-09-09 09:58:30,338]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 09:58:30,338]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:30,366]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
	Report mapping result:
		klut_size()     :39
		klut.num_gates():16
		max delay       :4
		max area        :16
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6766592 bytes

[2021-09-09 09:58:30,366]mapper_test.py:220:[INFO]: area: 16 level: 4
[2021-09-09 11:55:39,200]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 11:55:39,200]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:39,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 11:55:39,446]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:39,569]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34549760 bytes

[2021-09-09 11:55:39,570]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 11:55:39,570]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:41,338]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14315520 bytes

[2021-09-09 11:55:41,338]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 13:25:45,836]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 13:25:45,837]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:46,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; ".

Peak memory: 14565376 bytes

[2021-09-09 13:25:46,086]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:46,210]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34529280 bytes

[2021-09-09 13:25:46,211]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 13:25:46,212]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:48,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :16
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :13
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14262272 bytes

[2021-09-09 13:25:48,075]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 15:04:44,023]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 15:04:44,024]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:44,024]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:44,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 15:04:44,163]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 15:04:44,163]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:46,102]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14151680 bytes

[2021-09-09 15:04:46,103]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 15:33:47,957]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 15:33:47,957]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:47,957]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:48,090]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34754560 bytes

[2021-09-09 15:33:48,091]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 15:33:48,091]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:50,030]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14233600 bytes

[2021-09-09 15:33:50,031]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 16:11:51,410]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 16:11:51,410]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:51,410]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:51,543]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34504704 bytes

[2021-09-09 16:11:51,544]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 16:11:51,544]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:53,485]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14032896 bytes

[2021-09-09 16:11:53,486]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 16:46:34,129]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 16:46:34,129]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:34,130]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:34,306]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34648064 bytes

[2021-09-09 16:46:34,307]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 16:46:34,308]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:36,285]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14237696 bytes

[2021-09-09 16:46:36,286]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-09 17:22:55,349]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-09 17:22:55,349]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:55,350]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:55,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34623488 bytes

[2021-09-09 17:22:55,490]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-09 17:22:55,490]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:57,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14217216 bytes

[2021-09-09 17:22:57,433]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-13 23:28:19,631]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-13 23:28:19,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:19,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:19,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34156544 bytes

[2021-09-13 23:28:19,754]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-13 23:28:19,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:21,461]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11706368 bytes

[2021-09-13 23:28:21,461]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-13 23:42:03,858]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-13 23:42:03,858]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:03,858]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:04,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34201600 bytes

[2021-09-13 23:42:04,029]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-13 23:42:04,030]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:04,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6377472 bytes

[2021-09-13 23:42:04,055]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-14 08:58:02,760]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-14 08:58:02,760]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:02,760]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:02,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34164736 bytes

[2021-09-14 08:58:02,931]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-14 08:58:02,931]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:04,667]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14123008 bytes

[2021-09-14 08:58:04,668]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-14 09:21:02,299]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-14 09:21:02,300]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:02,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:02,427]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34246656 bytes

[2021-09-14 09:21:02,428]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-14 09:21:02,428]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:02,449]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6377472 bytes

[2021-09-14 09:21:02,449]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-15 15:31:46,280]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-15 15:31:46,280]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:46,281]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:46,391]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34181120 bytes

[2021-09-15 15:31:46,392]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-15 15:31:46,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:47,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 14270464 bytes

[2021-09-15 15:31:47,986]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-15 15:54:26,500]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-15 15:54:26,500]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:26,500]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:26,609]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33898496 bytes

[2021-09-15 15:54:26,610]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-15 15:54:26,611]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:26,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6119424 bytes

[2021-09-15 15:54:26,641]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-18 14:02:19,101]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-18 14:02:19,101]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:19,102]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:19,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34103296 bytes

[2021-09-18 14:02:19,212]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-18 14:02:19,213]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:20,835]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11673600 bytes

[2021-09-18 14:02:20,836]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-18 16:26:52,498]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-18 16:26:52,498]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:52,499]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:52,613]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34377728 bytes

[2021-09-18 16:26:52,614]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-18 16:26:52,615]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:54,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 12144640 bytes

[2021-09-18 16:26:54,187]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-22 08:58:00,472]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-22 08:58:00,472]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:00,472]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:00,591]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34455552 bytes

[2021-09-22 08:58:00,592]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-22 08:58:00,592]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:01,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11227136 bytes

[2021-09-22 08:58:01,387]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-22 11:25:34,788]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-22 11:25:34,788]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:34,789]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:34,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34029568 bytes

[2021-09-22 11:25:34,900]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-22 11:25:34,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:36,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11907072 bytes

[2021-09-22 11:25:36,511]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-23 16:44:28,145]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-23 16:44:28,145]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:28,145]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:28,255]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34062336 bytes

[2021-09-23 16:44:28,256]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 16:44:28,257]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:29,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11366400 bytes

[2021-09-23 16:44:29,888]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-23 17:07:36,072]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-23 17:07:36,072]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:36,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:36,234]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-09-23 17:07:36,235]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 17:07:36,236]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:37,824]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 12050432 bytes

[2021-09-23 17:07:37,825]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-23 18:09:05,938]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-23 18:09:05,938]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:05,938]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:06,046]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34308096 bytes

[2021-09-23 18:09:06,047]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-23 18:09:06,048]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:07,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11509760 bytes

[2021-09-23 18:09:07,598]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-27 16:36:15,396]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-27 16:36:15,396]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:15,397]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:15,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-09-27 16:36:15,567]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-27 16:36:15,568]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:17,141]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11763712 bytes

[2021-09-27 16:36:17,142]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-27 17:42:59,269]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-27 17:42:59,269]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:59,270]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:59,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34435072 bytes

[2021-09-27 17:42:59,382]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-27 17:42:59,382]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:00,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
balancing!
	current map manager:
		current min nodes:68
		current min depth:8
rewriting!
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11669504 bytes

[2021-09-27 17:43:00,953]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-28 02:09:14,980]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-28 02:09:14,980]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:14,980]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:15,147]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34467840 bytes

[2021-09-28 02:09:15,148]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 02:09:15,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:16,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11792384 bytes

[2021-09-28 02:09:16,779]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-28 16:48:43,785]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-28 16:48:43,786]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:43,787]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:43,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34385920 bytes

[2021-09-28 16:48:43,900]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 16:48:43,900]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:45,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 12013568 bytes

[2021-09-28 16:48:45,467]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-09-28 17:27:45,114]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-09-28 17:27:45,114]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:45,115]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:45,231]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34152448 bytes

[2021-09-28 17:27:45,232]mapper_test.py:156:[INFO]: area: 13 level: 4
[2021-09-28 17:27:45,233]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:46,855]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-28 17:27:46,856]mapper_test.py:220:[INFO]: area: 14 level: 4
[2021-10-09 10:41:53,814]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-09 10:41:53,814]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,814]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:53,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34013184 bytes

[2021-10-09 10:41:53,928]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 10:41:53,929]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,972]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6701056 bytes

[2021-10-09 10:41:53,973]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-09 11:24:27,789]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-09 11:24:27,789]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,789]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:27,903]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34017280 bytes

[2021-10-09 11:24:27,904]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 11:24:27,904]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6631424 bytes

[2021-10-09 11:24:27,945]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-09 16:32:10,613]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-09 16:32:10,614]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:10,614]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:10,730]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34115584 bytes

[2021-10-09 16:32:10,731]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 16:32:10,731]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:11,548]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11358208 bytes

[2021-10-09 16:32:11,548]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-09 16:49:18,441]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-09 16:49:18,441]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:18,442]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:18,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34373632 bytes

[2021-10-09 16:49:18,552]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-09 16:49:18,553]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:19,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11198464 bytes

[2021-10-09 16:49:19,429]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-12 10:58:57,679]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-12 10:58:57,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:57,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:57,795]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34275328 bytes

[2021-10-12 10:58:57,796]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 10:58:57,796]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:59,513]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11108352 bytes

[2021-10-12 10:58:59,513]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-12 11:18:40,288]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-12 11:18:40,288]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:40,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:40,412]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-10-12 11:18:40,413]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 11:18:40,413]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:40,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6500352 bytes

[2021-10-12 11:18:40,449]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-12 13:34:25,716]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-12 13:34:25,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:25,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:25,832]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33914880 bytes

[2021-10-12 13:34:25,833]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 13:34:25,834]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:27,568]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11014144 bytes

[2021-10-12 13:34:27,568]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-12 15:05:06,151]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-12 15:05:06,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:06,152]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:06,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34156544 bytes

[2021-10-12 15:05:06,269]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 15:05:06,269]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:07,957]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11042816 bytes

[2021-10-12 15:05:07,958]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-12 18:50:00,468]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-12 18:50:00,468]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:00,469]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:00,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34295808 bytes

[2021-10-12 18:50:00,639]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-12 18:50:00,640]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:02,288]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11128832 bytes

[2021-10-12 18:50:02,288]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-18 11:43:32,175]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-18 11:43:32,176]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:32,177]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:32,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34263040 bytes

[2021-10-18 11:43:32,343]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-18 11:43:32,343]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:34,109]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 10997760 bytes

[2021-10-18 11:43:34,109]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-18 12:04:02,981]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-18 12:04:02,982]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:02,982]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:03,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34050048 bytes

[2021-10-18 12:04:03,104]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-18 12:04:03,105]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:03,129]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6078464 bytes

[2021-10-18 12:04:03,130]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-19 14:12:00,004]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-19 14:12:00,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:00,005]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:00,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34238464 bytes

[2021-10-19 14:12:00,161]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-19 14:12:00,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:00,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-10-19 14:12:00,185]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-22 13:33:45,215]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-22 13:33:45,216]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:45,216]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:45,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34115584 bytes

[2021-10-22 13:33:45,331]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 13:33:45,331]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:45,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 8892416 bytes

[2021-10-22 13:33:45,386]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-22 13:54:38,006]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-22 13:54:38,006]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:38,007]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:38,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34181120 bytes

[2021-10-22 13:54:38,122]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 13:54:38,122]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:38,193]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 8953856 bytes

[2021-10-22 13:54:38,194]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-22 14:02:20,781]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-22 14:02:20,781]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,781]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:20,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33853440 bytes

[2021-10-22 14:02:20,900]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 14:02:20,900]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,918]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-22 14:02:20,918]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-22 14:05:41,722]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-22 14:05:41,723]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:41,839]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34021376 bytes

[2021-10-22 14:05:41,840]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-22 14:05:41,840]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,856]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 6008832 bytes

[2021-10-22 14:05:41,856]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-23 13:33:04,378]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-23 13:33:04,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:04,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:04,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34283520 bytes

[2021-10-23 13:33:04,546]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-23 13:33:04,547]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:06,185]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :19
score:100
	Report mapping result:
		klut_size()     :42
		klut.num_gates():19
		max delay       :4
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :5
		LUT fanins:3	 numbers :7
		LUT fanins:4	 numbers :7
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11067392 bytes

[2021-10-23 13:33:06,186]mapper_test.py:224:[INFO]: area: 19 level: 4
[2021-10-24 17:44:40,664]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-24 17:44:40,664]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:40,664]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:40,824]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34238464 bytes

[2021-10-24 17:44:40,825]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-24 17:44:40,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:42,456]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :19
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 11128832 bytes

[2021-10-24 17:44:42,457]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-24 18:05:07,063]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-24 18:05:07,063]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:07,063]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:07,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33910784 bytes

[2021-10-24 18:05:07,179]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-24 18:05:07,180]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:08,849]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
	current map manager:
		current min nodes:68
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :14
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :18
score:100
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 10993664 bytes

[2021-10-24 18:05:08,850]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-26 10:25:32,683]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-26 10:25:32,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,805]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34258944 bytes

[2021-10-26 10:25:32,806]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 10:25:32,807]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,834]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	current map manager:
		current min nodes:68
		current min depth:9
	Report mapping result:
		klut_size()     :40
		klut.num_gates():17
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 5877760 bytes

[2021-10-26 10:25:32,835]mapper_test.py:224:[INFO]: area: 17 level: 4
[2021-10-26 11:02:53,750]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-26 11:02:53,750]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:53,751]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:53,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34058240 bytes

[2021-10-26 11:02:53,865]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 11:02:53,865]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:55,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():17
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 10760192 bytes

[2021-10-26 11:02:55,502]mapper_test.py:224:[INFO]: area: 17 level: 4
[2021-10-26 11:23:43,242]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-26 11:23:43,242]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:43,242]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:43,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33992704 bytes

[2021-10-26 11:23:43,359]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 11:23:43,359]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:45,033]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :43
		klut.num_gates():20
		max delay       :4
		max area        :19
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 10838016 bytes

[2021-10-26 11:23:45,033]mapper_test.py:224:[INFO]: area: 20 level: 4
[2021-10-26 12:21:49,018]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-26 12:21:49,019]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:49,019]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:49,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34312192 bytes

[2021-10-26 12:21:49,143]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 12:21:49,143]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:50,780]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 10862592 bytes

[2021-10-26 12:21:50,781]mapper_test.py:224:[INFO]: area: 14 level: 4
[2021-10-26 14:13:02,930]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-26 14:13:02,930]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:02,930]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:03,051]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34004992 bytes

[2021-10-26 14:13:03,052]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-26 14:13:03,052]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:03,077]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :40
		klut.num_gates():17
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3
		LUT fanins:3	 numbers :4
		LUT fanins:4	 numbers :10
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 5926912 bytes

[2021-10-26 14:13:03,078]mapper_test.py:224:[INFO]: area: 17 level: 4
[2021-10-29 16:10:07,900]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-10-29 16:10:07,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:07,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:08,016]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34406400 bytes

[2021-10-29 16:10:08,017]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-10-29 16:10:08,017]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:08,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():28
		max delay       :4
		max area        :28
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
Peak memory: 5804032 bytes

[2021-10-29 16:10:08,036]mapper_test.py:224:[INFO]: area: 28 level: 4
[2021-11-03 09:51:52,359]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-03 09:51:52,359]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:52,360]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:52,481]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34074624 bytes

[2021-11-03 09:51:52,482]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 09:51:52,482]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:52,511]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :51
		klut.num_gates():28
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :3
		LUT fanins:4	 numbers :14
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig_output.v
	Peak memory: 5861376 bytes

[2021-11-03 09:51:52,511]mapper_test.py:226:[INFO]: area: 28 level: 4
[2021-11-03 10:04:02,102]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-03 10:04:02,102]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:02,102]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:02,227]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34123776 bytes

[2021-11-03 10:04:02,228]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 10:04:02,228]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:02,254]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():34
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig_output.v
	Peak memory: 5869568 bytes

[2021-11-03 10:04:02,255]mapper_test.py:226:[INFO]: area: 34 level: 4
[2021-11-03 13:44:01,698]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-03 13:44:01,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,821]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34193408 bytes

[2021-11-03 13:44:01,822]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 13:44:01,823]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,849]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():34
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig_output.v
	Peak memory: 5767168 bytes

[2021-11-03 13:44:01,849]mapper_test.py:226:[INFO]: area: 34 level: 4
[2021-11-03 13:50:17,283]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-03 13:50:17,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:17,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:17,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34189312 bytes

[2021-11-03 13:50:17,448]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-03 13:50:17,449]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:17,475]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :57
		klut.num_gates():34
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :13
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :12
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig_output.v
	Peak memory: 5873664 bytes

[2021-11-03 13:50:17,476]mapper_test.py:226:[INFO]: area: 34 level: 4
[2021-11-04 15:57:12,444]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-04 15:57:12,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:12,445]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:12,619]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34181120 bytes

[2021-11-04 15:57:12,620]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-04 15:57:12,620]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:12,653]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig_output.v
	Peak memory: 5824512 bytes

[2021-11-04 15:57:12,653]mapper_test.py:226:[INFO]: area: 18 level: 4
[2021-11-16 12:28:12,515]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-16 12:28:12,515]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:12,516]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,638]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34091008 bytes

[2021-11-16 12:28:12,639]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 12:28:12,640]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,668]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.001225 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-16 12:28:12,668]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-16 14:17:09,283]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-16 14:17:09,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,284]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:09,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 33951744 bytes

[2021-11-16 14:17:09,404]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 14:17:09,405]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:09,423]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.000998 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 6029312 bytes

[2021-11-16 14:17:09,423]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-16 14:23:29,722]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-16 14:23:29,722]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:29,723]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:29,874]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34512896 bytes

[2021-11-16 14:23:29,875]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-16 14:23:29,875]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:29,904]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.001215 secs
	Report mapping result:
		klut_size()     :41
		klut.num_gates():18
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :9
		LUT fanins:4	 numbers :8
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5844992 bytes

[2021-11-16 14:23:29,905]mapper_test.py:228:[INFO]: area: 18 level: 4
[2021-11-17 16:36:09,169]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-17 16:36:09,169]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:09,170]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:09,326]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34181120 bytes

[2021-11-17 16:36:09,327]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-17 16:36:09,327]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:09,352]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.00079 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5906432 bytes

[2021-11-17 16:36:09,353]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-18 10:18:43,249]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-18 10:18:43,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:43,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:43,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34234368 bytes

[2021-11-18 10:18:43,367]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-18 10:18:43,367]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:43,398]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.002898 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 6094848 bytes

[2021-11-18 10:18:43,398]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-23 16:11:33,849]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-23 16:11:33,850]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,850]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:33,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34000896 bytes

[2021-11-23 16:11:33,970]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-23 16:11:33,970]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,989]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.002155 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 6139904 bytes

[2021-11-23 16:11:33,989]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-23 16:42:32,087]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-23 16:42:32,087]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:32,087]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:32,247]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34037760 bytes

[2021-11-23 16:42:32,248]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-23 16:42:32,248]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:32,267]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.002156 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-23 16:42:32,268]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 11:38:51,933]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 11:38:51,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:51,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:52,049]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34123776 bytes

[2021-11-24 11:38:52,050]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 11:38:52,050]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:52,076]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 6.3e-05 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5877760 bytes

[2021-11-24 11:38:52,077]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 12:02:06,199]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 12:02:06,199]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,199]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:06,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34168832 bytes

[2021-11-24 12:02:06,321]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:02:06,322]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:06,344]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 4e-05 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5918720 bytes

[2021-11-24 12:02:06,345]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 12:05:48,998]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 12:05:48,998]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:48,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:49,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34480128 bytes

[2021-11-24 12:05:49,113]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:05:49,113]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:49,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.001004 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 6000640 bytes

[2021-11-24 12:05:49,131]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 12:11:28,083]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 12:11:28,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:28,084]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:28,204]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34177024 bytes

[2021-11-24 12:11:28,205]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:11:28,206]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:28,230]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00028 secs
	Report mapping result:
		klut_size()     :36
		klut.num_gates():13
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :12
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5582848 bytes

[2021-11-24 12:11:28,231]mapper_test.py:228:[INFO]: area: 13 level: 4
[2021-11-24 12:57:47,481]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 12:57:47,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:47,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:47,595]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34119680 bytes

[2021-11-24 12:57:47,596]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 12:57:47,596]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,614]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.001175 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 5816320 bytes

[2021-11-24 12:57:47,615]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 13:09:58,797]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 13:09:58,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:58,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:58,951]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34119680 bytes

[2021-11-24 13:09:58,952]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 13:09:58,953]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:00,595]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 0.000791 secs
Mapping time: 0.000876 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :0
		LUT fanins:3	 numbers :1
		LUT fanins:4	 numbers :13
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 10784768 bytes

[2021-11-24 13:10:00,596]mapper_test.py:228:[INFO]: area: 14 level: 4
[2021-11-24 13:32:59,688]mapper_test.py:79:[INFO]: run case "CM150_comb"
[2021-11-24 13:32:59,688]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:59,689]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:59,803]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      46.  Ch =     0.  Total mem =    0.01 MB. Peak cut mem =    0.00 MB.
P:  Del =    4.00.  Ar =      14.0.  Edge =       52.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
P:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      160.  T =     0.00 sec
F:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
A:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
E:  Del =    4.00.  Ar =      13.0.  Edge =       51.  Cut =      132.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =        0      0.00 %
Or           =        0      0.00 %
Other        =       13    100.00 %
TOTAL        =       13    100.00 %
Level =    4.  COs =    1.   100.0 %
Peak memory: 34213888 bytes

[2021-11-24 13:32:59,804]mapper_test.py:160:[INFO]: area: 13 level: 4
[2021-11-24 13:32:59,804]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:01,451]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.opt.aig
Mapping time: 4e-05 secs
Mapping time: 4.4e-05 secs
	Report mapping result:
		klut_size()     :37
		klut.num_gates():14
		max delay       :4
		max area        :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1
		LUT fanins:3	 numbers :2
		LUT fanins:4	 numbers :11
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/CM150_comb/CM150_comb.ifpga.v
	Peak memory: 10895360 bytes

[2021-11-24 13:33:01,452]mapper_test.py:228:[INFO]: area: 14 level: 4
