
13. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\mk_cfloat152_fp32.\CASE_rg_cfloat152_BITS_1_TO_0_0b1_0_0b10_0_419_ETC__q1' from process `\mk_cfloat152_fp32.$proc$/home/kapil/Shakti-Software-Development/Mindgrove/FP_convertor_modules/verilog_dir/mk_cfloat152_fp32.v:139$18'.
