Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Tue Nov 19 15:57:25 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt pariVo_RP_impl_1.twr pariVo_RP_impl_1.udb -gui -msgset C:/Users/vparizot/E155/pariVo/pariVo_fpga/pariVo_RP/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.8395%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
pcm_in/left__i1/Q                       |          No required time
pcm_in/right__i1/Q                      |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 9 End Points          |           Type           
-------------------------------------------------------------------
pcm_in/prescaler_23_31__i8/SR           |           No arrival time
{pcm_in/prescaler_23_31__i6/SR   pcm_in/prescaler_23_31__i7/SR}                           
                                        |           No arrival time
{pcm_in/prescaler_23_31__i4/SR   pcm_in/prescaler_23_31__i5/SR}                           
                                        |           No arrival time
{pcm_in/prescaler_23_31__i2/SR   pcm_in/prescaler_23_31__i3/SR}                           
                                        |           No arrival time
pcm_in/prescaler_23_31__i1/SR           |           No arrival time
pcm_in/i29/D                            |           No arrival time
pcm_in/left__i1/SR                      |           No arrival time
pcm_in/right__i1/SR                     |           No arrival time
pcm_in/i30/D                            |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         9
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 8 Start or End Points      |           Type           
-------------------------------------------------------------------
nreset                                  |                     input
din                                     |                     input
lrck                                    |                    output
bck                                     |                    output
scki                                    |                    output
left                                    |                    output
right                                   |                    output
clk                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         8
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "clk_c"
=======================
create_clock -name {clk_c} -period 83.3333 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_c               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_c                             |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
pcm_in/i29/SP                            |   72.482 ns 
pcm_in/right__i1/SP                      |   73.526 ns 
pcm_in/left__i1/SP                       |   73.526 ns 
pcm_in/i30/SP                            |   74.914 ns 
pcm_in/prescaler_23_31__i8/D             |   76.028 ns 
pcm_in/prescaler_23_31__i7/D             |   76.860 ns 
pcm_in/prescaler_23_31__i6/D             |   77.137 ns 
pcm_in/prescaler_23_31__i5/D             |   77.414 ns 
pcm_in/prescaler_23_31__i4/D             |   77.691 ns 
pcm_in/prescaler_23_31__i3/D             |   77.968 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : pcm_in/prescaler_23_31__i3/Q  (SLICE_R16C3B)
Path End         : pcm_in/i29/SP  (SLICE_R15C2B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 74.1% (route), 25.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 72.482 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY           5.499                  5.499  12      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i3/CK->pcm_in/prescaler_23_31__i3/Q
                                          SLICE_R16C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
pcm_in/bit_state[0]                                          NET DELAY           2.617                  9.504  3       
pcm_in/i2_3_lut/A->pcm_in/i2_3_lut/Z      SLICE_R15C3A       C0_TO_F0_DELAY      0.476                  9.980  1       
pcm_in/n251                                                  NET DELAY           0.304                 10.284  1       
pcm_in/i2_4_lut/A->pcm_in/i2_4_lut/Z      SLICE_R15C3A       C1_TO_F1_DELAY      0.449                 10.733  2       
pcm_in/shift_en                                              NET DELAY           2.168                 12.901  2       
pcm_in/i17_2_lut/B->pcm_in/i17_2_lut/Z    SLICE_R15C3B       D1_TO_F1_DELAY      0.449                 13.350  1       
pcm_in/n67                                                   NET DELAY           2.802                 16.152  1       
pcm_in/i29/SP                                                ENDPOINT            0.000                 16.152  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY           5.499                 88.832  12      
pcm_in/i29/CK                                                CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(16.151)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   72.482  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i3/Q  (SLICE_R16C3B)
Path End         : pcm_in/right__i1/SP  (SLICE_R14C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 73.526 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY           5.499                  5.499  12      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i3/CK->pcm_in/prescaler_23_31__i3/Q
                                          SLICE_R16C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
pcm_in/bit_state[0]                                          NET DELAY           2.353                  9.240  3       
pcm_in/i1_2_lut_3_lut/C->pcm_in/i1_2_lut_3_lut/Z
                                          SLICE_R15C3C       D0_TO_F0_DELAY      0.449                  9.689  1       
pcm_in/n5                                                    NET DELAY           2.168                 11.857  1       
pcm_in/i25_4_lut/A->pcm_in/i25_4_lut/Z    SLICE_R15C3D       D1_TO_F1_DELAY      0.449                 12.306  2       
pcm_in/n75                                                   NET DELAY           2.802                 15.108  2       
pcm_in/right__i1/SP                                          ENDPOINT            0.000                 15.108  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY           5.499                 88.832  12      
pcm_in/right__i1/CK                                          CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(15.107)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   73.526  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i3/Q  (SLICE_R16C3B)
Path End         : pcm_in/left__i1/SP  (SLICE_R14C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 73.526 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY           5.499                  5.499  12      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i3/CK->pcm_in/prescaler_23_31__i3/Q
                                          SLICE_R16C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
pcm_in/bit_state[0]                                          NET DELAY           2.353                  9.240  3       
pcm_in/i1_2_lut_3_lut/C->pcm_in/i1_2_lut_3_lut/Z
                                          SLICE_R15C3C       D0_TO_F0_DELAY      0.449                  9.689  1       
pcm_in/n5                                                    NET DELAY           2.168                 11.857  1       
pcm_in/i25_4_lut/A->pcm_in/i25_4_lut/Z    SLICE_R15C3D       D1_TO_F1_DELAY      0.449                 12.306  2       
pcm_in/n75                                                   NET DELAY           2.802                 15.108  2       
pcm_in/left__i1/SP                                           ENDPOINT            0.000                 15.108  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY           5.499                 88.832  12      
pcm_in/left__i1/CK                                           CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(15.107)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   73.526  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i3/Q  (SLICE_R16C3B)
Path End         : pcm_in/i30/SP  (SLICE_R15C3C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 66.1% (route), 33.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 74.914 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY           5.499                  5.499  12      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i3/CK->pcm_in/prescaler_23_31__i3/Q
                                          SLICE_R16C3B       CLK_TO_Q1_DELAY     1.388                  6.887  3       
pcm_in/bit_state[0]                                          NET DELAY           2.617                  9.504  3       
pcm_in/i2_3_lut/A->pcm_in/i2_3_lut/Z      SLICE_R15C3A       C0_TO_F0_DELAY      0.476                  9.980  1       
pcm_in/n251                                                  NET DELAY           0.304                 10.284  1       
pcm_in/i2_4_lut/A->pcm_in/i2_4_lut/Z      SLICE_R15C3A       C1_TO_F1_DELAY      0.476                 10.760  2       
pcm_in/shift_en                                              NET DELAY           0.304                 11.064  2       
pcm_in/i2_2_lut/A->pcm_in/i2_2_lut/Z      SLICE_R15C3B       C0_TO_F0_DELAY      0.449                 11.513  1       
pcm_in/n153                                                  NET DELAY           2.207                 13.720  1       
pcm_in/i30/SP                                                ENDPOINT            0.000                 13.720  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY           5.499                 88.832  12      
pcm_in/i30/CK                                                CLOCK PIN           0.000                 88.832  1       
                                                             Uncertainty      -(0.000)                 88.832  
                                                             Setup time       -(0.198)                 88.634  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          88.634  
Arrival Time                                                                                        -(13.719)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   74.914  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i8/D  (SLICE_R16C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 9
Delay Ratio      : 45.6% (route), 54.4% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 76.028 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.000                  9.529  2       
pcm_in/prescaler_23_31_add_4_3/CI1->pcm_in/prescaler_23_31_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
pcm_in/n198                                                  NET DELAY               0.000                  9.806  2       
pcm_in/prescaler_23_31_add_4_5/CI0->pcm_in/prescaler_23_31_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
pcm_in/n360                                                  NET DELAY               0.000                 10.083  2       
pcm_in/prescaler_23_31_add_4_5/CI1->pcm_in/prescaler_23_31_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
pcm_in/n200                                                  NET DELAY               0.000                 10.360  2       
pcm_in/prescaler_23_31_add_4_7/CI0->pcm_in/prescaler_23_31_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
pcm_in/n363                                                  NET DELAY               0.000                 10.637  2       
pcm_in/prescaler_23_31_add_4_7/CI1->pcm_in/prescaler_23_31_add_4_7/CO1
                                          SLICE_R16C3D       CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
pcm_in/n202                                                  NET DELAY               1.216                 12.130  2       
pcm_in/prescaler_23_31_add_4_9/D0->pcm_in/prescaler_23_31_add_4_9/S0
                                          SLICE_R16C4A       D0_TO_F0_DELAY          0.476                 12.606  1       
pcm_in/n37[7]                                                NET DELAY               0.000                 12.606  1       
pcm_in/prescaler_23_31__i8/D                                 ENDPOINT                0.000                 12.606  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
pcm_in/prescaler_23_31__i8/CK                                CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(12.605)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       76.028  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i7/D  (SLICE_R16C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 8
Delay Ratio      : 42.8% (route), 57.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 76.860 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.000                  9.529  2       
pcm_in/prescaler_23_31_add_4_3/CI1->pcm_in/prescaler_23_31_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
pcm_in/n198                                                  NET DELAY               0.000                  9.806  2       
pcm_in/prescaler_23_31_add_4_5/CI0->pcm_in/prescaler_23_31_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
pcm_in/n360                                                  NET DELAY               0.000                 10.083  2       
pcm_in/prescaler_23_31_add_4_5/CI1->pcm_in/prescaler_23_31_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
pcm_in/n200                                                  NET DELAY               0.000                 10.360  2       
pcm_in/prescaler_23_31_add_4_7/CI0->pcm_in/prescaler_23_31_add_4_7/CO0
                                          SLICE_R16C3D       CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
pcm_in/n363                                                  NET DELAY               0.661                 11.298  2       
pcm_in/prescaler_23_31_add_4_7/D1->pcm_in/prescaler_23_31_add_4_7/S1
                                          SLICE_R16C3D       D1_TO_F1_DELAY          0.476                 11.774  1       
pcm_in/n37[6]                                                NET DELAY               0.000                 11.774  1       
pcm_in/prescaler_23_31__i7/D                                 ENDPOINT                0.000                 11.774  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(11.773)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       76.860  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i6/D  (SLICE_R16C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 7
Delay Ratio      : 44.7% (route), 55.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 77.137 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.000                  9.529  2       
pcm_in/prescaler_23_31_add_4_3/CI1->pcm_in/prescaler_23_31_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
pcm_in/n198                                                  NET DELAY               0.000                  9.806  2       
pcm_in/prescaler_23_31_add_4_5/CI0->pcm_in/prescaler_23_31_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
pcm_in/n360                                                  NET DELAY               0.000                 10.083  2       
pcm_in/prescaler_23_31_add_4_5/CI1->pcm_in/prescaler_23_31_add_4_5/CO1
                                          SLICE_R16C3C       CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
pcm_in/n200                                                  NET DELAY               0.661                 11.021  2       
pcm_in/prescaler_23_31_add_4_7/D0->pcm_in/prescaler_23_31_add_4_7/S0
                                          SLICE_R16C3D       D0_TO_F0_DELAY          0.476                 11.497  1       
pcm_in/n37[5]                                                NET DELAY               0.000                 11.497  1       
pcm_in/prescaler_23_31__i6/D                                 ENDPOINT                0.000                 11.497  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(11.496)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       77.137  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i5/D  (SLICE_R16C3C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 6
Delay Ratio      : 46.9% (route), 53.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 77.414 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.000                  9.529  2       
pcm_in/prescaler_23_31_add_4_3/CI1->pcm_in/prescaler_23_31_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
pcm_in/n198                                                  NET DELAY               0.000                  9.806  2       
pcm_in/prescaler_23_31_add_4_5/CI0->pcm_in/prescaler_23_31_add_4_5/CO0
                                          SLICE_R16C3C       CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
pcm_in/n360                                                  NET DELAY               0.661                 10.744  2       
pcm_in/prescaler_23_31_add_4_5/D1->pcm_in/prescaler_23_31_add_4_5/S1
                                          SLICE_R16C3C       D1_TO_F1_DELAY          0.476                 11.220  1       
pcm_in/n37[4]                                                NET DELAY               0.000                 11.220  1       
pcm_in/prescaler_23_31__i5/D                                 ENDPOINT                0.000                 11.220  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(11.219)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       77.414  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i4/D  (SLICE_R16C3C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 5
Delay Ratio      : 49.3% (route), 50.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 77.691 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.000                  9.529  2       
pcm_in/prescaler_23_31_add_4_3/CI1->pcm_in/prescaler_23_31_add_4_3/CO1
                                          SLICE_R16C3B       CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
pcm_in/n198                                                  NET DELAY               0.661                 10.467  2       
pcm_in/prescaler_23_31_add_4_5/D0->pcm_in/prescaler_23_31_add_4_5/S0
                                          SLICE_R16C3C       D0_TO_F0_DELAY          0.476                 10.943  1       
pcm_in/n37[3]                                                NET DELAY               0.000                 10.943  1       
pcm_in/prescaler_23_31__i4/D                                 ENDPOINT                0.000                 10.943  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(10.942)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       77.691  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i3/D  (SLICE_R16C3B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 4
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 83.333 ns 
Path Slack       : 77.968 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
pcm_in/clk_c                                                 NET DELAY               5.499                  5.499  12      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY         1.388                  6.887  2       
pcm_in/prescaler[0]                                          NET DELAY               2.022                  8.909  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/CO1
                                          SLICE_R16C3A       C1_TO_COUT1_DELAY       0.343                  9.252  2       
pcm_in/n196                                                  NET DELAY               0.000                  9.252  2       
pcm_in/prescaler_23_31_add_4_3/CI0->pcm_in/prescaler_23_31_add_4_3/CO0
                                          SLICE_R16C3B       CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
pcm_in/n357                                                  NET DELAY               0.661                 10.190  2       
pcm_in/prescaler_23_31_add_4_3/D1->pcm_in/prescaler_23_31_add_4_3/S1
                                          SLICE_R16C3B       D1_TO_F1_DELAY          0.476                 10.666  1       
pcm_in/n37[2]                                                NET DELAY               0.000                 10.666  1       
pcm_in/prescaler_23_31__i3/D                                 ENDPOINT                0.000                 10.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 83.333  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 83.333  12      
pcm_in/clk_c                                                 NET DELAY               5.499                 88.832  12      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN               0.000                 88.832  1       
                                                             Uncertainty          -(0.000)                 88.832  
                                                             Setup time           -(0.198)                 88.634  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              88.634  
Arrival Time                                                                                            -(10.665)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       77.968  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
pcm_in/right__i1/D                       |    1.743 ns 
pcm_in/left__i1/D                        |    1.743 ns 
pcm_in/prescaler_23_31__i1/D             |    1.913 ns 
pcm_in/prescaler_23_31__i2/D             |    1.913 ns 
pcm_in/prescaler_23_31__i3/D             |    1.913 ns 
pcm_in/prescaler_23_31__i4/D             |    1.913 ns 
pcm_in/prescaler_23_31__i5/D             |    1.913 ns 
pcm_in/prescaler_23_31__i6/D             |    1.913 ns 
pcm_in/prescaler_23_31__i7/D             |    1.913 ns 
pcm_in/prescaler_23_31__i8/D             |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : pcm_in/i29/Q  (SLICE_R15C2B)
Path End         : pcm_in/right__i1/D  (SLICE_R14C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/i29/CK                                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/i29/CK->pcm_in/i29/Q               SLICE_R15C2B       CLK_TO_Q0_DELAY  0.779                  3.863  1       
pcm_in/rsreg[0]                                              NET DELAY        0.712                  4.575  1       
pcm_in.SLICE_8/D0->pcm_in.SLICE_8/F0      SLICE_R14C3A       D0_TO_F0_DELAY   0.252                  4.827  1       
pcm_in.rsreg[0].sig_003.FeedThruLUT                          NET DELAY        0.000                  4.827  1       
pcm_in/right__i1/D                                           ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/right__i1/CK                                          CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/i30/Q  (SLICE_R15C3C)
Path End         : pcm_in/left__i1/D  (SLICE_R14C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/i30/CK                                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/i30/CK->pcm_in/i30/Q               SLICE_R15C3C       CLK_TO_Q1_DELAY  0.779                  3.863  1       
pcm_in/lsreg[0]                                              NET DELAY        0.712                  4.575  1       
pcm_in.SLICE_7/D0->pcm_in.SLICE_7/F0      SLICE_R14C3D       D0_TO_F0_DELAY   0.252                  4.827  1       
pcm_in.lsreg[0].sig_002.FeedThruLUT                          NET DELAY        0.000                  4.827  1       
pcm_in/left__i1/D                                            ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/left__i1/CK                                           CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i1/Q  (SLICE_R16C3A)
Path End         : pcm_in/prescaler_23_31__i1/D  (SLICE_R16C3A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i1/CK->pcm_in/prescaler_23_31__i1/Q
                                          SLICE_R16C3A       CLK_TO_Q1_DELAY  0.779                  3.863  2       
pcm_in/prescaler[0]                                          NET DELAY        0.882                  4.745  2       
pcm_in/prescaler_23_31_add_4_1/C1->pcm_in/prescaler_23_31_add_4_1/S1
                                          SLICE_R16C3A       C1_TO_F1_DELAY   0.252                  4.997  1       
pcm_in/n37[0]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i1/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/prescaler_23_31__i1/CK                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i2/Q  (SLICE_R16C3B)
Path End         : pcm_in/prescaler_23_31__i2/D  (SLICE_R16C3B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i2/CK->pcm_in/prescaler_23_31__i2/Q
                                          SLICE_R16C3B       CLK_TO_Q0_DELAY  0.779                  3.863  3       
pcm_in/bck_c                                                 NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_3/C0->pcm_in/prescaler_23_31_add_4_3/S0
                                          SLICE_R16C3B       C0_TO_F0_DELAY   0.252                  4.997  1       
pcm_in/n37[1]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i2/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i3/Q  (SLICE_R16C3B)
Path End         : pcm_in/prescaler_23_31__i3/D  (SLICE_R16C3B)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i3/CK->pcm_in/prescaler_23_31__i3/Q
                                          SLICE_R16C3B       CLK_TO_Q1_DELAY  0.779                  3.863  3       
pcm_in/bit_state[0]                                          NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_3/C1->pcm_in/prescaler_23_31_add_4_3/S1
                                          SLICE_R16C3B       C1_TO_F1_DELAY   0.252                  4.997  1       
pcm_in/n37[2]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i3/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i2/CK   pcm_in/prescaler_23_31__i3/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i4/Q  (SLICE_R16C3C)
Path End         : pcm_in/prescaler_23_31__i4/D  (SLICE_R16C3C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i4/CK->pcm_in/prescaler_23_31__i4/Q
                                          SLICE_R16C3C       CLK_TO_Q0_DELAY  0.779                  3.863  3       
pcm_in/bit_state[1]                                          NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_5/C0->pcm_in/prescaler_23_31_add_4_5/S0
                                          SLICE_R16C3C       C0_TO_F0_DELAY   0.252                  4.997  1       
pcm_in/n37[3]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i4/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i5/Q  (SLICE_R16C3C)
Path End         : pcm_in/prescaler_23_31__i5/D  (SLICE_R16C3C)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i5/CK->pcm_in/prescaler_23_31__i5/Q
                                          SLICE_R16C3C       CLK_TO_Q1_DELAY  0.779                  3.863  3       
pcm_in/bit_state[2]                                          NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_5/C1->pcm_in/prescaler_23_31_add_4_5/S1
                                          SLICE_R16C3C       C1_TO_F1_DELAY   0.252                  4.997  1       
pcm_in/n37[4]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i5/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i4/CK   pcm_in/prescaler_23_31__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i6/Q  (SLICE_R16C3D)
Path End         : pcm_in/prescaler_23_31__i6/D  (SLICE_R16C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i6/CK->pcm_in/prescaler_23_31__i6/Q
                                          SLICE_R16C3D       CLK_TO_Q0_DELAY  0.779                  3.863  3       
pcm_in/bit_state[3]                                          NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_7/C0->pcm_in/prescaler_23_31_add_4_7/S0
                                          SLICE_R16C3D       C0_TO_F0_DELAY   0.252                  4.997  1       
pcm_in/n37[5]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i6/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i7/Q  (SLICE_R16C3D)
Path End         : pcm_in/prescaler_23_31__i7/D  (SLICE_R16C3D)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i7/CK->pcm_in/prescaler_23_31__i7/Q
                                          SLICE_R16C3D       CLK_TO_Q1_DELAY  0.779                  3.863  3       
pcm_in/bit_state[4]                                          NET DELAY        0.882                  4.745  3       
pcm_in/prescaler_23_31_add_4_7/C1->pcm_in/prescaler_23_31_add_4_7/S1
                                          SLICE_R16C3D       C1_TO_F1_DELAY   0.252                  4.997  1       
pcm_in/n37[6]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i7/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
{pcm_in/prescaler_23_31__i6/CK   pcm_in/prescaler_23_31__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : pcm_in/prescaler_23_31__i8/Q  (SLICE_R16C4A)
Path End         : pcm_in/prescaler_23_31__i8/D  (SLICE_R16C4A)
Source Clock     : clk_c (R)
Destination Clock: clk_c (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/prescaler_23_31__i8/CK                                CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
pcm_in/prescaler_23_31__i8/CK->pcm_in/prescaler_23_31__i8/Q
                                          SLICE_R16C4A       CLK_TO_Q0_DELAY  0.779                  3.863  5       
pcm_in/lrck_c                                                NET DELAY        0.882                  4.745  5       
pcm_in/prescaler_23_31_add_4_9/C0->pcm_in/prescaler_23_31_add_4_9/S0
                                          SLICE_R16C4A       C0_TO_F0_DELAY   0.252                  4.997  1       
pcm_in/n37[7]                                                NET DELAY        0.000                  4.997  1       
pcm_in/prescaler_23_31__i8/D                                 ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
pcm_in/clk_c                                                 NET DELAY        3.084                  3.084  13      
pcm_in/prescaler_23_31__i8/CK                                CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



