--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml wb_intercon_p2p.twx wb_intercon_p2p.ncd -o
wb_intercon_p2p.twr wb_intercon_p2p.pcf

Design file:              wb_intercon_p2p.ncd
Physical constraint file: wb_intercon_p2p.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11943 paths analyzed, 1233 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.646ns.
--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1 (SLICE_X64Y68.CE), 99 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X54Y54.F1      net (fanout=10)       1.578   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X54Y54.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X55Y51.G4      net (fanout=1)        0.239   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X55Y51.Y       Tilo                  0.612   N14
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X53Y63.F1      net (fanout=56)       1.256   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (6.085ns logic, 5.561ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.407ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y58.F1      net (fanout=10)       1.805   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X50Y58.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].register_bit.SLICEM_F
    SLICE_X50Y56.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/logical_result<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].operand_select_mux
    SLICE_X53Y63.F3      net (fanout=40)       0.635   Inst_wbm_uart_kcpsm3/PORTS_ID<3>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                     11.407ns (6.133ns logic, 5.274ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y58.F4      net (fanout=10)       1.669   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y58.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].register_bit.SLICEM_F
    SLICE_X50Y56.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/logical_result<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].operand_select_mux
    SLICE_X53Y63.F3      net (fanout=40)       0.635   Inst_wbm_uart_kcpsm3/PORTS_ID<3>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_1
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (6.133ns logic, 5.138ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0 (SLICE_X64Y68.CE), 99 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.646ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X54Y54.F1      net (fanout=10)       1.578   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X54Y54.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].register_bit.SLICEM_F
    SLICE_X55Y51.G4      net (fanout=1)        0.239   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<2>
    SLICE_X55Y51.Y       Tilo                  0.612   N14
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[2].operand_select_mux
    SLICE_X53Y63.F1      net (fanout=56)       1.256   Inst_wbm_uart_kcpsm3/PORTS_ID<2>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (6.085ns logic, 5.561ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.407ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y58.F1      net (fanout=10)       1.805   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X50Y58.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].register_bit.SLICEM_F
    SLICE_X50Y56.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/logical_result<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].operand_select_mux
    SLICE_X53Y63.F3      net (fanout=40)       0.635   Inst_wbm_uart_kcpsm3/PORTS_ID<3>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.407ns (6.133ns logic, 5.274ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.271ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y58.F4      net (fanout=10)       1.669   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y58.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].register_bit.SLICEM_F
    SLICE_X50Y56.G2      net (fanout=1)        0.346   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<3>
    SLICE_X50Y56.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/logical_result<3>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[3].operand_select_mux
    SLICE_X53Y63.F3      net (fanout=40)       0.635   Inst_wbm_uart_kcpsm3/PORTS_ID<3>
    SLICE_X53Y63.X       Tilo                  0.612   N49
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111_SW0
    SLICE_X52Y53.G4      net (fanout=1)        0.620   N49
    SLICE_X52Y53.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/GENERAL_OUTPUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not000111
    SLICE_X55Y66.F4      net (fanout=2)        0.836   Inst_wbm_uart_kcpsm3/N8
    SLICE_X55Y66.X       Tilo                  0.612   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not00012
    SLICE_X64Y68.CE      net (fanout=1)        1.032   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_not0001
    SLICE_X64Y68.CLK     Tceck                 0.483   Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT<1>
                                                       Inst_wbm_uart_kcpsm3/CONTROL_WB_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                     11.271ns (6.133ns logic, 5.138ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit (SLICE_X55Y50.CIN), 190 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.363ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB4     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y59.F1      net (fanout=10)       1.805   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<4>
    SLICE_X50Y59.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<1>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[1].register_bit.SLICEM_F
    SLICE_X51Y61.G4      net (fanout=1)        0.272   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<1>
    SLICE_X51Y61.Y       Tilo                  0.612   N28
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[1].operand_select_mux
    SLICE_X55Y65.G2      net (fanout=55)       0.979   Inst_wbm_uart_kcpsm3/PORTS_ID<1>
    SLICE_X55Y65.Y       Tilo                  0.612   Inst_wbm_uart_kcpsm3/ADDR_WB_LOWEST_not00012
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1_SW0
    SLICE_X54Y50.G1      net (fanout=1)        0.646   N34
    SLICE_X54Y50.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1
    SLICE_X54Y50.F4      net (fanout=6)        0.073   Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE
    SLICE_X54Y50.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_lut
    SLICE_X55Y49.BX      net (fanout=5)        0.397   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
    SLICE_X55Y49.COUT    Tbxcy                 0.669   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<0>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X55Y50.CIN     net (fanout=1)        0.000   Inst_wbm_uart_kcpsm3/uarttx0/buf/count_carry<1>
    SLICE_X55Y50.CLK     Tcinck                0.872   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<2>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[2].mid_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].upper_count.count_xor
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     11.363ns (7.191ns logic, 4.172ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.227ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB7     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X50Y59.F4      net (fanout=10)       1.669   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<7>
    SLICE_X50Y59.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<1>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[1].register_bit.SLICEM_F
    SLICE_X51Y61.G4      net (fanout=1)        0.272   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<1>
    SLICE_X51Y61.Y       Tilo                  0.612   N28
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[1].operand_select_mux
    SLICE_X55Y65.G2      net (fanout=55)       0.979   Inst_wbm_uart_kcpsm3/PORTS_ID<1>
    SLICE_X55Y65.Y       Tilo                  0.612   Inst_wbm_uart_kcpsm3/ADDR_WB_LOWEST_not00012
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1_SW0
    SLICE_X54Y50.G1      net (fanout=1)        0.646   N34
    SLICE_X54Y50.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1
    SLICE_X54Y50.F4      net (fanout=6)        0.073   Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE
    SLICE_X54Y50.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_lut
    SLICE_X55Y49.BX      net (fanout=5)        0.397   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
    SLICE_X55Y49.COUT    Tbxcy                 0.669   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<0>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X55Y50.CIN     net (fanout=1)        0.000   Inst_wbm_uart_kcpsm3/uarttx0/buf/count_carry<1>
    SLICE_X55Y50.CLK     Tcinck                0.872   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<2>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[2].mid_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].upper_count.count_xor
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     11.227ns (7.191ns logic, 4.036ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_wbm_uart_kcpsm3/rom0/I18.bram.B (RAM)
  Destination:          Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.945ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 0.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_wbm_uart_kcpsm3/rom0/I18.bram.B to Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y7.DOB5     Tbcko                 2.446   Inst_wbm_uart_kcpsm3/rom0/I18.bram
                                                       Inst_wbm_uart_kcpsm3/rom0/I18.bram.B
    SLICE_X52Y57.F2      net (fanout=10)       1.412   Inst_wbm_uart_kcpsm3/INSTRUCTIONS_BUS_A<5>
    SLICE_X52Y57.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<7>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[7].register_bit.SLICEM_F
    SLICE_X53Y57.G4      net (fanout=1)        0.295   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/sy<7>
    SLICE_X53Y57.Y       Tilo                  0.612   Inst_wbm_uart_kcpsm3/Inst_kcpsm3/logical_result<7>
                                                       Inst_wbm_uart_kcpsm3/Inst_kcpsm3/reg_loop[7].operand_select_mux
    SLICE_X55Y65.G1      net (fanout=8)        0.931   Inst_wbm_uart_kcpsm3/PORTS_ID<7>
    SLICE_X55Y65.Y       Tilo                  0.612   Inst_wbm_uart_kcpsm3/ADDR_WB_LOWEST_not00012
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1_SW0
    SLICE_X54Y50.G1      net (fanout=1)        0.646   N34
    SLICE_X54Y50.Y       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE1
    SLICE_X54Y50.F4      net (fanout=6)        0.073   Inst_wbm_uart_kcpsm3/UARTTX_WRITE_BUFFER_CE
    SLICE_X54Y50.X       Tilo                  0.660   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_lut
    SLICE_X55Y49.BX      net (fanout=5)        0.397   Inst_wbm_uart_kcpsm3/uarttx0/buf/valid_write
    SLICE_X55Y49.COUT    Tbxcy                 0.669   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<0>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[0].lsb_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[1].mid_count.count_muxcy
    SLICE_X55Y50.CIN     net (fanout=1)        0.000   Inst_wbm_uart_kcpsm3/uarttx0/buf/count_carry<1>
    SLICE_X55Y50.CLK     Tcinck                0.872   Inst_wbm_uart_kcpsm3/uarttx0/buf/pointer<2>
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[2].mid_count.count_muxcy
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].upper_count.count_xor
                                                       Inst_wbm_uart_kcpsm3/uarttx0/buf/count_width_loop[3].register_bit
    -------------------------------------------------  ---------------------------
    Total                                     10.945ns (7.191ns logic, 3.754ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl (SLICE_X44Y48.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y51.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[7].data_reg
    SLICE_X44Y48.BY      net (fanout=1)        0.308   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
    SLICE_X44Y48.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<8>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[8].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.302ns logic, 0.308ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl (SLICE_X44Y49.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.624ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.032 - 0.025)
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y46.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<1>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[1].data_reg
    SLICE_X44Y49.BY      net (fanout=1)        0.329   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<1>
    SLICE_X44Y49.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<3>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[2].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl (SLICE_X44Y51.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg (FF)
  Destination:          Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PIN_CLOCK_100_BUFGP rising at 20.000ns
  Destination Clock:    PIN_CLOCK_100_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg to Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y50.XQ      Tcko                  0.412   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<5>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[5].data_reg
    SLICE_X44Y51.BY      net (fanout=1)        0.330   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<5>
    SLICE_X44Y51.CLK     Tdh         (-Th)     0.110   Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_reg_delay<7>
                                                       Inst_wbm_uart_kcpsm3/uartrx0/kcuart/valid_loop[6].msbs.delay16_srl
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.302ns logic, 0.330ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "PIN_CLOCK_100" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE0/CUENTA<11>/SR
  Logical resource: SLAVE0/CUENTA_11/SR
  Location pin: SLICE_X67Y89.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE0/CUENTA<11>/SR
  Logical resource: SLAVE0/CUENTA_11/SR
  Location pin: SLICE_X67Y89.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: SLAVE0/CUENTA<11>/SR
  Logical resource: SLAVE0/CUENTA_10/SR
  Location pin: SLICE_X67Y89.SR
  Clock network: PIN_RESET_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PIN_CLOCK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PIN_CLOCK_100  |   11.646|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11943 paths, 0 nets, and 1637 connections

Design statistics:
   Minimum period:  11.646ns{1}   (Maximum frequency:  85.866MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 20 17:59:09 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



