<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › s5h1420.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>s5h1420.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for</span>
<span class="cm"> *    Samsung S5H1420 and</span>
<span class="cm"> *    PnpNetwork PN1010 QPSK Demodulator</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Andrew de Quincey &lt;adq_dvb@lidskialf.net&gt;</span>
<span class="cm"> * Copyright (C) 2005-8 Patrick Boettcher &lt;pb@linuxtv.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/jiffies.h&gt;</span>
<span class="cp">#include &lt;asm/div64.h&gt;</span>

<span class="cp">#include &lt;linux/i2c.h&gt;</span>


<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;s5h1420.h&quot;</span>
<span class="cp">#include &quot;s5h1420_priv.h&quot;</span>

<span class="cp">#define TONE_FREQ 22000</span>

<span class="k">struct</span> <span class="n">s5h1420_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span><span class="o">*</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">s5h1420_config</span><span class="o">*</span> <span class="n">config</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="n">frontend</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="n">tuner_i2c_adapter</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">CON_1_val</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">postlocked</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fclk</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tunedfreq</span><span class="p">;</span>
	<span class="n">fe_code_rate_t</span> <span class="n">fec_inner</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">symbol_rate</span><span class="p">;</span>

	<span class="cm">/* FIXME: ugly workaround for flexcop&#39;s incapable i2c-controller</span>
<span class="cm">	 * it does not support repeated-start, workaround: write addr-1</span>
<span class="cm">	 * and then read</span>
<span class="cm">	 */</span>
	<span class="n">u8</span> <span class="n">shadow</span><span class="p">[</span><span class="mi">256</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">s5h1420_getsymbolrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">s5h1420_get_tune_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span><span class="o">*</span> <span class="n">fesettings</span><span class="p">);</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">debug</span><span class="p">;</span>
<span class="n">module_param</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="mo">0644</span><span class="p">);</span>
<span class="n">MODULE_PARM_DESC</span><span class="p">(</span><span class="n">debug</span><span class="p">,</span> <span class="s">&quot;enable debugging&quot;</span><span class="p">);</span>

<span class="cp">#define dprintk(x...) do { \</span>
<span class="cp">	if (debug) \</span>
<span class="cp">		printk(KERN_DEBUG &quot;S5H1420: &quot; x); \</span>
<span class="cp">} while (0)</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">s5h1420_readreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">b</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">reg</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
		<span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">I2C_M_RD</span><span class="p">,</span> <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">b</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">};</span>

	<span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">b</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">shadow</span><span class="p">[(</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">repeated_start_workaround</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">msg</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* dprintk(&quot;rd(%02x): %02x %02x\n&quot;, state-&gt;config-&gt;demod_address, reg, b[0]); */</span>

	<span class="k">return</span> <span class="n">b</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_writereg</span> <span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">,</span> <span class="n">u8</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">buf</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span> <span class="o">=</span> <span class="p">{</span> <span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">,</span> <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">,</span> <span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="mi">2</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="cm">/* dprintk(&quot;wr(%02x): %02x %02x\n&quot;, state-&gt;config-&gt;demod_address, reg, data); */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">!=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s: writereg error (err == %i, reg == 0x%02x, data == 0x%02x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">err</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">data</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EREMOTEIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">shadow</span><span class="p">[</span><span class="n">reg</span><span class="p">]</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_set_voltage</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">fe_sec_voltage_t</span> <span class="n">voltage</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">voltage</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SEC_VOLTAGE_13</span>:
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x02</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SEC_VOLTAGE_18</span>:
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x03</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SEC_VOLTAGE_OFF</span>:
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xfd</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_set_tone</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">fe_sec_tone_mode_t</span> <span class="n">tone</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">tone</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SEC_TONE_ON</span>:
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x74</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SEC_TONE_OFF</span>:
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span>
				 <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x74</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_send_master_cmd</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">dvb_diseqc_master_cmd</span><span class="o">*</span> <span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">msg_len</span> <span class="o">&gt;</span> <span class="mi">8</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* setup for DISEQC */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

	<span class="cm">/* write the DISEQC command bytes */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">msg_len</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3d</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">cmd</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="cm">/* kick off transmission */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">|</span>
				      <span class="p">((</span><span class="n">cmd</span><span class="o">-&gt;</span><span class="n">msg_len</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="cm">/* wait for transmission to complete */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="p">((</span><span class="mi">100</span><span class="o">*</span><span class="n">HZ</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">while</span><span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="cm">/* restore original settings */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_recv_slave_reply</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">dvb_diseqc_slave_reply</span><span class="o">*</span> <span class="n">reply</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">length</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* setup for DISEQC receive */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="mh">0x82</span><span class="p">);</span> <span class="cm">/* FIXME: guess - do we need to set DIS_RDY(0x08) in receive mode? */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

	<span class="cm">/* wait for reception to complete */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="p">((</span><span class="n">reply</span><span class="o">-&gt;</span><span class="n">timeout</span><span class="o">*</span><span class="n">HZ</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">while</span><span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">))</span> <span class="cm">/* FIXME: do we test DIS_RDY(0x08) or RCV_EN(0x80)? */</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* check error flag - FIXME: not sure what this does - docs do not describe</span>
<span class="cm">	 * beyond &quot;error flag for diseqc receive data :( */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x49</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* check length */</span>
	<span class="n">length</span> <span class="o">=</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">length</span> <span class="o">&gt;</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">reply</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">EOVERFLOW</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">exit</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">reply</span><span class="o">-&gt;</span><span class="n">msg_len</span> <span class="o">=</span> <span class="n">length</span><span class="p">;</span>

	<span class="cm">/* extract data */</span>
	<span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span> <span class="n">length</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reply</span><span class="o">-&gt;</span><span class="n">msg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3d</span> <span class="o">+</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">exit:</span>
	<span class="cm">/* restore original settings */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_send_burst</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">fe_sec_mini_cmd_t</span> <span class="n">minicmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">result</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* setup for tone burst */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x01</span><span class="p">);</span>

	<span class="cm">/* set value for B position if requested */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">minicmd</span> <span class="o">==</span> <span class="n">SEC_MINI_B</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x04</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>

	<span class="cm">/* start transmission */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">);</span>

	<span class="cm">/* wait for transmission to complete */</span>
	<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="p">((</span><span class="mi">100</span><span class="o">*</span><span class="n">HZ</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">);</span>
	<span class="k">while</span><span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">msleep</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span>
		<span class="n">result</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>

	<span class="cm">/* restore original settings */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x3b</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">fe_status_t</span> <span class="nf">s5h1420_get_status_bits</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">fe_status_t</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x02</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">|=</span>  <span class="n">FE_HAS_SIGNAL</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">|=</span>  <span class="n">FE_HAS_CARRIER</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x36</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">|=</span>  <span class="n">FE_HAS_VITERBI</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x20</span><span class="p">)</span>
		<span class="n">status</span> <span class="o">|=</span>  <span class="n">FE_HAS_SYNC</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="p">(</span><span class="n">FE_HAS_SIGNAL</span><span class="o">|</span><span class="n">FE_HAS_CARRIER</span><span class="o">|</span><span class="n">FE_HAS_VITERBI</span><span class="o">|</span><span class="n">FE_HAS_SYNC</span><span class="p">))</span>
		<span class="n">status</span> <span class="o">|=</span>  <span class="n">FE_HAS_LOCK</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_read_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">fe_status_t</span><span class="o">*</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* determine lock state */</span>
	<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">s5h1420_get_status_bits</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>

	<span class="cm">/* fix for FEC 5/6 inversion issue - if it doesn&#39;t quite lock, invert</span>
<span class="cm">	the inversion, wait a bit and check again */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">==</span> <span class="p">(</span><span class="n">FE_HAS_SIGNAL</span> <span class="o">|</span> <span class="n">FE_HAS_CARRIER</span> <span class="o">|</span> <span class="n">FE_HAS_VITERBI</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit10</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
				<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit09</span><span class="p">,</span> <span class="mh">0x13</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit09</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">);</span>

			<span class="cm">/* wait a bit then update lock status */</span>
			<span class="n">mdelay</span><span class="p">(</span><span class="mi">200</span><span class="p">);</span>
			<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">s5h1420_get_status_bits</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* perform post lock setup */</span>
	<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">FE_HAS_LOCK</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">postlocked</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* calculate the data rate */</span>
		<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="n">s5h1420_getsymbolrate</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">1</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="mi">3</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">3</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">5</span><span class="p">)</span> <span class="o">/</span> <span class="mi">6</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">4</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">6</span><span class="p">)</span> <span class="o">/</span> <span class="mi">7</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">5</span>: <span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">*</span> <span class="mi">7</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span> <span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;s5h1420: avoided division by 0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">/</span> <span class="n">tmp</span><span class="p">;</span>


		<span class="cm">/* set the MPEG_CLK_INTL for the calculated data rate */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">9</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">13</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x03</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">17</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">25</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x05</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&lt;</span> <span class="mi">33</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x06</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">val</span> <span class="o">=</span> <span class="mh">0x07</span><span class="p">;</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;for MPEG_CLK_INTL %d %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">FEC01</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">);</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">FEC01</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">FEC01</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* Enable &quot;MPEG_Out&quot; */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Mpeg02</span><span class="p">);</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Mpeg02</span><span class="p">,</span> <span class="n">val</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">));</span>

		<span class="cm">/* kicker disable */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">;</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="cm">/* DC freeze TODO it was never activated by default or it can stay activated */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">s5h1420_getsymbolrate</span><span class="p">(</span><span class="n">state</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">20000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop04</span><span class="p">,</span> <span class="mh">0x8a</span><span class="p">);</span>
			<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop05</span><span class="p">,</span> <span class="mh">0x6a</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop04</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">);</span>
			<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop05</span><span class="p">,</span> <span class="mh">0x27</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* post-lock processing has been done! */</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">postlocked</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_read_ber</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span> <span class="n">ber</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x1d</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span>

	<span class="o">*</span><span class="n">ber</span> <span class="o">=</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_read_signal_strength</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u16</span><span class="o">*</span> <span class="n">strength</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">val</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x15</span><span class="p">);</span>

	<span class="o">*</span><span class="n">strength</span> <span class="o">=</span>  <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="p">((</span><span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_read_ucblocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="n">u32</span><span class="o">*</span> <span class="n">ucblocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x46</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span>

	<span class="o">*</span><span class="n">ucblocks</span> <span class="o">=</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x47</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5h1420_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;%s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span> <span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span> <span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x01</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5h1420_setsymbolrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">v</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">/</span> <span class="mi">1000ULL</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1ULL</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&lt;</span> <span class="mi">29000000</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">*=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">do_div</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">/</span> <span class="mi">1000</span><span class="p">));</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;symbol rate register: %06llx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">val</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">,</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0x7f</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Tnco01</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Tnco02</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Tnco03</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">,</span>  <span class="n">v</span> <span class="o">|</span> <span class="mh">0x80</span><span class="p">);</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">s5h1420_getsymbolrate</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">symbol_rate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5h1420_setfreqoffset</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">,</span> <span class="kt">int</span> <span class="n">freqoffset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* remember freqoffset is in kHz, but the chip wants the offset in Hz, so</span>
<span class="cm">	 * divide fclk by 1000000 to get the correct value. */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="o">-</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="p">((</span><span class="n">freqoffset</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">))</span> <span class="o">/</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">));</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;phase rotator/freqoffset: %d %06x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">freqoffset</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">,</span> <span class="n">v</span> <span class="o">&amp;</span> <span class="mh">0xbf</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Pnco01</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Pnco02</span><span class="p">,</span> <span class="n">val</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Pnco03</span><span class="p">,</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">,</span> <span class="n">v</span> <span class="o">|</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_getfreqoffset</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x08</span><span class="p">);</span>
	<span class="n">val</span>  <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0e</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x0f</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x06</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf7</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0x800000</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="mh">0xff000000</span><span class="p">;</span>

	<span class="cm">/* remember freqoffset is in kHz, but the chip wants the offset in Hz, so</span>
<span class="cm">	 * divide fclk by 1000000 to get the correct value. */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(((</span><span class="o">-</span><span class="n">val</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span><span class="o">/</span><span class="mi">1000000</span><span class="p">))</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">24</span><span class="p">));</span>

	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5h1420_setfec_inversion</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">inversion</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">vit08</span><span class="p">,</span> <span class="n">vit09</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">==</span> <span class="n">INVERSION_OFF</span><span class="p">)</span>
		<span class="n">inversion</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">invert</span> <span class="o">?</span> <span class="mh">0x08</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">==</span> <span class="n">INVERSION_ON</span><span class="p">)</span>
		<span class="n">inversion</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">invert</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mh">0x08</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">==</span> <span class="n">FEC_AUTO</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">==</span> <span class="n">INVERSION_AUTO</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x3f</span><span class="p">;</span>
		<span class="n">vit09</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">FEC_1_2</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x01</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FEC_2_3</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x02</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x11</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FEC_3_4</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x12</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FEC_5_6</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x08</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x13</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FEC_6_7</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x14</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">FEC_7_8</span>:
			<span class="n">vit08</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">;</span> <span class="n">vit09</span> <span class="o">=</span> <span class="mh">0x15</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">vit09</span> <span class="o">|=</span> <span class="n">inversion</span><span class="p">;</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;fec: %02x %02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">vit08</span><span class="p">,</span> <span class="n">vit09</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit08</span><span class="p">,</span> <span class="n">vit08</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit09</span><span class="p">,</span> <span class="n">vit09</span><span class="p">);</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">fe_code_rate_t</span> <span class="nf">s5h1420_getfec</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span><span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x07</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">return</span> <span class="n">FEC_1_2</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">return</span> <span class="n">FEC_2_3</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">return</span> <span class="n">FEC_3_4</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">return</span> <span class="n">FEC_5_6</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">return</span> <span class="n">FEC_6_7</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">return</span> <span class="n">FEC_7_8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">FEC_NONE</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">fe_spectral_inversion_t</span> <span class="nf">s5h1420_getinversion</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x32</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x08</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">INVERSION_ON</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">INVERSION_OFF</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_set_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">frequency_delta</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span> <span class="n">fesettings</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">clock_setting</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;enter %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>

	<span class="cm">/* check if we should do a fast-tune */</span>
	<span class="n">s5h1420_get_tune_settings</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fesettings</span><span class="p">);</span>
	<span class="n">frequency_delta</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">-</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">tunedfreq</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">frequency_delta</span> <span class="o">&gt;</span> <span class="o">-</span><span class="n">fesettings</span><span class="p">.</span><span class="n">max_drift</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">frequency_delta</span> <span class="o">&lt;</span> <span class="n">fesettings</span><span class="p">.</span><span class="n">max_drift</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">frequency_delta</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">==</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">==</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span><span class="p">))</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">get_frequency</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
			<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">get_frequency</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">s5h1420_setfreqoffset</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">-</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">s5h1420_setfreqoffset</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;simple tune</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;tuning demod</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* first of all, software reset */</span>
	<span class="n">s5h1420_reset</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>

	<span class="cm">/* set s5h1420 fclk PLL according to desired symbol rate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">33000000</span><span class="p">)</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">80000000</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">28500000</span><span class="p">)</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">59000000</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">25000000</span><span class="p">)</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">86000000</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">1900000</span><span class="p">)</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">88000000</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">44000000</span><span class="p">;</span>

	<span class="cm">/* Clock */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span><span class="p">)</span> <span class="p">{</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="mi">88000000</span>:
		<span class="n">clock_setting</span> <span class="o">=</span> <span class="mi">80</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">86000000</span>:
		<span class="n">clock_setting</span> <span class="o">=</span> <span class="mi">78</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">80000000</span>:
		<span class="n">clock_setting</span> <span class="o">=</span> <span class="mi">72</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">59000000</span>:
		<span class="n">clock_setting</span> <span class="o">=</span> <span class="mi">51</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">44000000</span>:
		<span class="n">clock_setting</span> <span class="o">=</span> <span class="mi">36</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;pll01: %d, ToneFreq: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span><span class="o">/</span><span class="mi">1000000</span> <span class="o">-</span> <span class="mi">8</span><span class="p">,</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">+</span> <span class="p">(</span><span class="n">TONE_FREQ</span> <span class="o">*</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">TONE_FREQ</span> <span class="o">*</span> <span class="mi">32</span><span class="p">));</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">PLL01</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span><span class="o">/</span><span class="mi">1000000</span> <span class="o">-</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">PLL02</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">DiS01</span><span class="p">,</span> <span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">+</span> <span class="p">(</span><span class="n">TONE_FREQ</span> <span class="o">*</span> <span class="mi">32</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="n">TONE_FREQ</span> <span class="o">*</span> <span class="mi">32</span><span class="p">));</span>

	<span class="cm">/* TODO DC offset removal, config parameter ? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">29000000</span><span class="p">)</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">,</span> <span class="mh">0xae</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">,</span> <span class="mh">0xac</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>

	<span class="cm">/* set misc registers */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">CON_1</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK02</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Pre01</span><span class="p">,</span> <span class="mh">0xb0</span><span class="p">);</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop01</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop02</span><span class="p">,</span> <span class="mh">0x2a</span><span class="p">);</span> <span class="cm">/* e7 for s5h1420 */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop03</span><span class="p">,</span> <span class="mh">0x79</span><span class="p">);</span> <span class="cm">/* 78 for s5h1420 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">20000000</span><span class="p">)</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop04</span><span class="p">,</span> <span class="mh">0x79</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop04</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Loop05</span><span class="p">,</span> <span class="mh">0x6b</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;=</span> <span class="mi">8000000</span><span class="p">)</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Post01</span><span class="p">,</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;=</span> <span class="mi">4000000</span><span class="p">)</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Post01</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Post01</span><span class="p">,</span> <span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="mi">6</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x10</span><span class="p">);</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Monitor12</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span> <span class="cm">/* unfreeze DC compensation */</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Sync01</span><span class="p">,</span> <span class="mh">0x33</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Mpeg01</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">cdclk_polarity</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Mpeg02</span><span class="p">,</span> <span class="mh">0x3d</span><span class="p">);</span> <span class="cm">/* Parallel output more, disabled -&gt; enabled later */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Err01</span><span class="p">,</span> <span class="mh">0x03</span><span class="p">);</span> <span class="cm">/* 0x1d for s5h1420 */</span>

	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Vit06</span><span class="p">,</span> <span class="mh">0x6e</span><span class="p">);</span> <span class="cm">/* 0x8e for s5h1420 */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">DiS03</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">Rf01</span><span class="p">,</span> <span class="mh">0x61</span><span class="p">);</span> <span class="cm">/* Tuner i2c address - for the gate controller */</span>

	<span class="cm">/* set tuner PLL */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">tuner_ops</span><span class="p">.</span><span class="n">set_params</span><span class="p">(</span><span class="n">fe</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">)</span>
			<span class="n">fe</span><span class="o">-&gt;</span><span class="n">ops</span><span class="p">.</span><span class="n">i2c_gate_ctrl</span><span class="p">(</span><span class="n">fe</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">s5h1420_setfreqoffset</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* set the reset of the parameters */</span>
	<span class="n">s5h1420_setsymbolrate</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
	<span class="n">s5h1420_setfec_inversion</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

	<span class="cm">/* start QPSK */</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">,</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">QPSK01</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">state</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">postlocked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">tunedfreq</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span><span class="p">;</span>

	<span class="n">dprintk</span><span class="p">(</span><span class="s">&quot;leave %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_get_frontend</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="n">p</span><span class="o">-&gt;</span><span class="n">frequency</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">tunedfreq</span> <span class="o">+</span> <span class="n">s5h1420_getfreqoffset</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">inversion</span> <span class="o">=</span> <span class="n">s5h1420_getinversion</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">=</span> <span class="n">s5h1420_getsymbolrate</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">=</span> <span class="n">s5h1420_getfec</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_get_tune_settings</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">dvb_frontend_tune_settings</span><span class="o">*</span> <span class="n">fesettings</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dtv_frontend_properties</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fe</span><span class="o">-&gt;</span><span class="n">dtv_property_cache</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">20000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">50</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="mi">2000</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">8000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">12000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="mi">1500</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">9000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">8000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">8000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">4000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">100</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="mi">500</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">7000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">&gt;</span> <span class="mi">2000000</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">/</span> <span class="mi">8000</span><span class="p">);</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">14</span> <span class="o">*</span> <span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">min_delay_ms</span> <span class="o">=</span> <span class="mi">200</span><span class="p">;</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">/</span> <span class="mi">8000</span><span class="p">);</span>
		<span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">max_drift</span> <span class="o">=</span> <span class="mi">18</span> <span class="o">*</span> <span class="n">fesettings</span><span class="o">-&gt;</span><span class="n">step_size</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_i2c_gate_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span> <span class="o">|</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span> <span class="o">&amp;</span> <span class="mh">0xfe</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_init</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>

	<span class="cm">/* disable power down and do reset */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">serial_mpeg</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span><span class="p">);</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">s5h1420_reset</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_sleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span> <span class="o">=</span> <span class="mh">0x12</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">s5h1420_writereg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="mh">0x02</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s5h1420_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span><span class="o">*</span> <span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span><span class="o">*</span> <span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">s5h1420_tuner_i2c_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">I2C_FUNC_I2C</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s5h1420_tuner_i2c_tuner_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c_adap</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">msg</span><span class="p">[],</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">i2c_get_adapdata</span><span class="p">(</span><span class="n">i2c_adap</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">i2c_msg</span> <span class="n">m</span><span class="p">[</span><span class="mi">1</span> <span class="o">+</span> <span class="n">num</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">tx_open</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="n">CON_1</span><span class="p">,</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">CON_1_val</span> <span class="o">|</span> <span class="mi">1</span> <span class="p">};</span> <span class="cm">/* repeater stops once there was a stop condition */</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_msg</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="mi">1</span> <span class="o">+</span> <span class="n">num</span><span class="p">));</span>

	<span class="n">m</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">addr</span> <span class="o">=</span> <span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">demod_address</span><span class="p">;</span>
	<span class="n">m</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">buf</span>  <span class="o">=</span> <span class="n">tx_open</span><span class="p">;</span>
	<span class="n">m</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">len</span>  <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">m</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">msg</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_msg</span><span class="p">)</span> <span class="o">*</span> <span class="n">num</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">i2c_transfer</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span><span class="p">,</span> <span class="n">m</span><span class="p">,</span> <span class="mi">1</span><span class="o">+</span><span class="n">num</span><span class="p">)</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">num</span> <span class="o">?</span> <span class="n">num</span> <span class="o">:</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">s5h1420_tuner_i2c_algo</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>   <span class="o">=</span> <span class="n">s5h1420_tuner_i2c_tuner_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span> <span class="o">=</span> <span class="n">s5h1420_tuner_i2c_func</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="nf">s5h1420_get_tuner_i2c_adapter</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">fe</span><span class="o">-&gt;</span><span class="n">demodulator_priv</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">s5h1420_get_tuner_i2c_adapter</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">s5h1420_ops</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="nf">s5h1420_attach</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">s5h1420_config</span> <span class="o">*</span><span class="n">config</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* allocate memory for the internal state */</span>
	<span class="k">struct</span> <span class="n">s5h1420_state</span> <span class="o">*</span><span class="n">state</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">s5h1420_state</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="cm">/* setup the state */</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">config</span> <span class="o">=</span> <span class="n">config</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">i2c</span> <span class="o">=</span> <span class="n">i2c</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">postlocked</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">fclk</span> <span class="o">=</span> <span class="mi">88000000</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">tunedfreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">fec_inner</span> <span class="o">=</span> <span class="n">FEC_NONE</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">symbol_rate</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* check if the demod is there + identify it */</span>
	<span class="n">i</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">ID01</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">!=</span> <span class="mh">0x03</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">shadow</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">shadow</span><span class="p">));</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mh">0x50</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">state</span><span class="o">-&gt;</span><span class="n">shadow</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">s5h1420_readreg</span><span class="p">(</span><span class="n">state</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="cm">/* create dvb_frontend */</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">ops</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s5h1420_ops</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend_ops</span><span class="p">));</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">.</span><span class="n">demodulator_priv</span> <span class="o">=</span> <span class="n">state</span><span class="p">;</span>

	<span class="cm">/* create tuner i2c adapter */</span>
	<span class="n">strlcpy</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="s">&quot;S5H1420-PN1010 tuner I2C bus&quot;</span><span class="p">,</span>
		<span class="k">sizeof</span><span class="p">(</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">.</span><span class="n">name</span><span class="p">));</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">.</span><span class="n">algo</span>      <span class="o">=</span> <span class="o">&amp;</span><span class="n">s5h1420_tuner_i2c_algo</span><span class="p">;</span>
	<span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">.</span><span class="n">algo_data</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">i2c_set_adapdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">,</span> <span class="n">state</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i2c_add_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">tuner_i2c_adapter</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;S5H1420/PN1010: tuner i2c bus could not be initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">state</span><span class="o">-&gt;</span><span class="n">frontend</span><span class="p">;</span>

<span class="nl">error:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">state</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">s5h1420_attach</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dvb_frontend_ops</span> <span class="n">s5h1420_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">delsys</span> <span class="o">=</span> <span class="p">{</span> <span class="n">SYS_DVBS</span> <span class="p">},</span>
	<span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>     <span class="o">=</span> <span class="s">&quot;Samsung S5H1420/PnpNetwork PN1010 DVB-S&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_min</span>    <span class="o">=</span> <span class="mi">950000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_max</span>    <span class="o">=</span> <span class="mi">2150000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">frequency_stepsize</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>     <span class="cm">/* kHz for QPSK frontends */</span>
		<span class="p">.</span><span class="n">frequency_tolerance</span>  <span class="o">=</span> <span class="mi">29500</span><span class="p">,</span>
		<span class="p">.</span><span class="n">symbol_rate_min</span>  <span class="o">=</span> <span class="mi">1000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">symbol_rate_max</span>  <span class="o">=</span> <span class="mi">45000000</span><span class="p">,</span>
		<span class="cm">/*  .symbol_rate_tolerance  = ???,*/</span>
		<span class="p">.</span><span class="n">caps</span> <span class="o">=</span> <span class="n">FE_CAN_INVERSION_AUTO</span> <span class="o">|</span>
		<span class="n">FE_CAN_FEC_1_2</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_2_3</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_3_4</span> <span class="o">|</span>
		<span class="n">FE_CAN_FEC_5_6</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_6_7</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_7_8</span> <span class="o">|</span> <span class="n">FE_CAN_FEC_AUTO</span> <span class="o">|</span>
		<span class="n">FE_CAN_QPSK</span>
	<span class="p">},</span>

	<span class="p">.</span><span class="n">release</span> <span class="o">=</span> <span class="n">s5h1420_release</span><span class="p">,</span>

	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">s5h1420_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sleep</span> <span class="o">=</span> <span class="n">s5h1420_sleep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">i2c_gate_ctrl</span> <span class="o">=</span> <span class="n">s5h1420_i2c_gate_ctrl</span><span class="p">,</span>

	<span class="p">.</span><span class="n">set_frontend</span> <span class="o">=</span> <span class="n">s5h1420_set_frontend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_frontend</span> <span class="o">=</span> <span class="n">s5h1420_get_frontend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_tune_settings</span> <span class="o">=</span> <span class="n">s5h1420_get_tune_settings</span><span class="p">,</span>

	<span class="p">.</span><span class="n">read_status</span> <span class="o">=</span> <span class="n">s5h1420_read_status</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ber</span> <span class="o">=</span> <span class="n">s5h1420_read_ber</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_signal_strength</span> <span class="o">=</span> <span class="n">s5h1420_read_signal_strength</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read_ucblocks</span> <span class="o">=</span> <span class="n">s5h1420_read_ucblocks</span><span class="p">,</span>

	<span class="p">.</span><span class="n">diseqc_send_master_cmd</span> <span class="o">=</span> <span class="n">s5h1420_send_master_cmd</span><span class="p">,</span>
	<span class="p">.</span><span class="n">diseqc_recv_slave_reply</span> <span class="o">=</span> <span class="n">s5h1420_recv_slave_reply</span><span class="p">,</span>
	<span class="p">.</span><span class="n">diseqc_send_burst</span> <span class="o">=</span> <span class="n">s5h1420_send_burst</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_tone</span> <span class="o">=</span> <span class="n">s5h1420_set_tone</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_voltage</span> <span class="o">=</span> <span class="n">s5h1420_set_voltage</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Samsung S5H1420/PnpNetwork PN1010 DVB-S Demodulator driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Andrew de Quincey, Patrick Boettcher&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
