alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 -L ovi_ecp5um -PL pmi_work +access +r prbs_loopback_top_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:45 PM, Monday, April 8, 2019
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 100000 ns
# KERNEL: stopped at time: 100 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:46 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
# 3 signal(s) traced.
run 100000 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module prbs_loopback_top found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:47 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 100000 ns
# KERNEL: stopped at time: 100 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:50 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:53 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module prbs7x1_gen found in current working library.
# Info: VCP2113 Module prbs7x1_chk found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:54 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:57 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
# 6 signal(s) traced.
run 10000 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module prbs7x1_chk found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  4:58 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  5:00 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_gen.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  5:00 PM, Monday, April 8, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
# 1 signal(s) traced.
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  7:57 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:02 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 ../../../rtl_sources/prbs7x1_gen.v : (58, 22): Undeclared identifier: rstn_in.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:03 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:09 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 10000 ns
# KERNEL: stopped at time: 10 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:09 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 10000 ns
# KERNEL: stopped at time: 10 us
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 -L ovi_ecp5um -PL pmi_work +access +r prbs_loopback_top_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:11 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 10000 ns
# KERNEL: stopped at time: 10 us
# 8 signal(s) traced.
# 1 signal(s) traced.
run 10000 ns
# KERNEL: stopped at time: 20 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:13 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, using existing simulator library: 0.0 [s]
# SLP: Finished : 0.0 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:17 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 21 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:25 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:52 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:52 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
# 1 signal(s) traced.
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:54 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  8:55 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:18 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:18 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:28 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:29 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.6 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:31 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 108).
# Parameters in case labels, will not check for overlapping labels (c:/git/lat_bert/simulation/lat_bert_activeHDL/../../rtl_sources/prbs7x1_chk.v, ln 140).
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: prbs_loopback_top_tb.
# $root top modules: prbs_loopback_top_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.5 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: SLP loading done - time: 0.3 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:31 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# KERNEL: stopped at time: 5 us
run 1000 ns
# KERNEL: stopped at time: 6 us
run 1000 ns
# KERNEL: stopped at time: 7 us
run 1000 ns
# KERNEL: stopped at time: 8 us
run 1000 ns
# KERNEL: stopped at time: 9 us
run 1000 ns
# KERNEL: stopped at time: 10 us
run 1000 ns
# KERNEL: stopped at time: 11 us
run 1000 ns
# KERNEL: stopped at time: 12 us
run 1000 ns
# KERNEL: stopped at time: 13 us
run 1000 ns
# KERNEL: stopped at time: 14 us
run 1000 ns
# KERNEL: stopped at time: 15 us
run 1000 ns
# KERNEL: stopped at time: 16 us
run 1000 ns
# KERNEL: stopped at time: 17 us
run 1000 ns
# KERNEL: stopped at time: 18 us
run 1000 ns
# KERNEL: stopped at time: 19 us
run 1000 ns
# KERNEL: stopped at time: 20 us
run 1000 ns
# KERNEL: stopped at time: 21 us
run 1000 ns
# KERNEL: stopped at time: 22 us
run 1000 ns
# KERNEL: stopped at time: 23 us
run 1000 ns
# KERNEL: stopped at time: 24 us
run 1000 ns
# KERNEL: stopped at time: 25 us
run 1000 ns
# KERNEL: stopped at time: 26 us
run 1000 ns
# KERNEL: stopped at time: 27 us
run 1000 ns
# KERNEL: stopped at time: 28 us
run 1000 ns
# KERNEL: stopped at time: 29 us
run 1000 ns
# KERNEL: stopped at time: 30 us
run 1000 ns
# KERNEL: stopped at time: 31 us
run 1000 ns
# KERNEL: stopped at time: 32 us
run 1000 ns
# KERNEL: stopped at time: 33 us
run 1000 ns
# KERNEL: stopped at time: 34 us
run 1000 ns
# KERNEL: stopped at time: 35 us
run 1000 ns
# KERNEL: stopped at time: 36 us
run 1000 ns
# KERNEL: stopped at time: 37 us
run 1000 ns
# KERNEL: stopped at time: 38 us
run 1000 ns
# KERNEL: stopped at time: 39 us
run 1000 ns
# KERNEL: stopped at time: 40 us
run 1000 ns
# KERNEL: stopped at time: 41 us
run 1000 ns
# KERNEL: stopped at time: 42 us
run 1000 ns
# KERNEL: stopped at time: 43 us
run 1000 ns
# KERNEL: stopped at time: 44 us
run 1000 ns
# KERNEL: stopped at time: 45 us
run 1000 ns
# KERNEL: stopped at time: 46 us
run 1000 ns
# KERNEL: stopped at time: 47 us
run 1000 ns
# KERNEL: stopped at time: 48 us
run 1000 ns
# KERNEL: stopped at time: 49 us
run 1000 ns
# KERNEL: stopped at time: 50 us
run 1000 ns
# KERNEL: stopped at time: 51 us
run 1000 ns
# KERNEL: stopped at time: 52 us
run 1000 ns
# KERNEL: stopped at time: 53 us
run 1000 ns
# KERNEL: stopped at time: 54 us
run 1000 ns
# KERNEL: stopped at time: 55 us
run 1000 ns
# KERNEL: stopped at time: 56 us
run 1000 ns
# KERNEL: stopped at time: 57 us
run 1000 ns
# KERNEL: stopped at time: 58 us
run 1000 ns
# KERNEL: stopped at time: 59 us
run 1000 ns
# KERNEL: stopped at time: 60 us
run 1000 ns
# KERNEL: stopped at time: 61 us
run 1000 ns
# KERNEL: stopped at time: 62 us
run 1000 ns
# KERNEL: stopped at time: 63 us
run 1000 ns
# KERNEL: stopped at time: 64 us
run 1000 ns
# KERNEL: stopped at time: 65 us
run 1000 ns
# KERNEL: stopped at time: 66 us
run 1000 ns
# KERNEL: stopped at time: 67 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  9:33 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  10:29 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ../../../rtl_sources/prbs7x1_chk.v : (47, 10): Syntax error. Unexpected token: parameter[_PARAMETER]. Expected tokens: ''' , '#' , '(' , ')' , ',' ... .
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run 1000 ns
# KERNEL: stopped at time: 1 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  10:30 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ../../../rtl_sources/prbs7x1_chk.v : (47, 10): Syntax error. Unexpected token: parameter[_PARAMETER]. Expected tokens: ''' , '#' , '(' , ')' , ',' ... .
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 20 (100.00%) other processes in SLP
# SLP: 40 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6048 kB (elbread=1280 elab2=4623 kernel=144 sdf=0)
# KERNEL: ASDB file was created in location c:\git\lat_bert\simulation\lat_bert_activeHDL\src\wave.asdb
#  10:31 AM, Tuesday, April 9, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/git/lat_bert/simulation/lat_bert_activeHDL/src/wave.asdb'.
alog -O2 -sve -msg 5 -sv2k12 -work work $dsn/../../rtl_sources/prbs7x1_chk.v $dsn/../../rtl_sources/prbs7x1_gen.v $dsn/../../rtl_sources/prbs_loopback_top.v $dsn/../../rtl_sources/sim_sources/prbs_loopback_top_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 ../../../rtl_sources/prbs7x1_chk.v : (47, 10): Syntax error. Unexpected token: parameter[_PARAMETER]. Expected tokens: ''' , '#' , '(' , ')' , ',' ... .
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
run 1000 ns
# KERNEL: stopped at time: 1 us
run 1000 ns
# KERNEL: stopped at time: 2 us
run 1000 ns
# KERNEL: stopped at time: 3 us
run 1000 ns
# KERNEL: stopped at time: 4 us
run 1000 ns
# KERNEL: stopped at time: 5 us
run 1000 ns
# KERNEL: stopped at time: 6 us
