{COMPONENT E:\TETRIS\GAL PROGRAMMING\4 ROW OVERLAP\OVERLAP.SYM

 {ENVIRONMENT
  {PDIFvrev 3.00}
  {Program "CUPL(WM) Version 5.0a"}
  {DBtype "Schematic"}
  {DBvrev 1.01}
  {DBtime "Mon Apr 27 00:40:22 2015 "}
  {DBunit "MIL"}
  {DBgrid 10}
  {Lyrstr "WIRES" 1 "BUS" 1 "GATE" 2 "IEEE" 2 "PINFUN" 3 "PINNUM" 1 
          "PINNAM" 6 "PINCON" 4 "REFDES" 2 "ATTR" 6 "SDOT" 1 
          "DEVICE" 5 "OUTLIN" 5 "ATTR2" 6 "NOTES" 6 "NETNAM" 4 
          "CMPNAM" 5 "BORDER" 5}
 }

 {USER
  {VIEW
   {Mode SYMB}
   {Nlst OPEN}
   {Vw 0 0 2}
   {Lv 12 2 2 2 0 0 2 2 2 2 0 0 2 1 2 0 0 0 0}
   {Gs 10 10}
  }
 }

 {DISPLAY
  [Ly "PINNUM"]
  [Ls "SOLID"][Wd 0]
  [Ts 15][Tj "LC"][Tr 0][Tm "N"]
 }

 {SYMBOL
  {PIN_DEF
   [Ly "PINCON"]
   {P A1 {Pt "INPUT"}{Lq 0}{Ploc 100 160}}
   {P A2 {Pt "INPUT"}{Lq 0}{Ploc 100 140}}
   {P A3 {Pt "INPUT"}{Lq 0}{Ploc 100 120}}
   {P A4 {Pt "INPUT"}{Lq 0}{Ploc 100 100}}
   {P B1 {Pt "INPUT"}{Lq 0}{Ploc 100 80}}
   {P B2 {Pt "INPUT"}{Lq 0}{Ploc 100 60}}
   {P B3 {Pt "INPUT"}{Lq 0}{Ploc 100 40}}
   {P B4 {Pt "INPUT"}{Lq 0}{Ploc 100 20}}
   {P NOTOVERL {Pt "I/O"}{Lq 0}{Ploc 300 20}}
   {P OVERLAP {Pt "I/O"}{Lq 0}{Ploc 300 40}}
   {P I1 {Pt "I/O"}{Lq 0}{Ploc 300 60}}
   {P I2 {Pt "I/O"}{Lq 0}{Ploc 300 80}}
   {P I3 {Pt "I/O"}{Lq 0}{Ploc 300 100}}
   {P I4 {Pt "I/O"}{Lq 0}{Ploc 300 120}}
  }

  {PKG
   [Ly "REFDES"]
   [Ts 25][Tj "CB"][Tr 0][Tm "N"]
   {Rdl 200 190}

   [Ly "PINNUM"]
   [Ts 15][Tj "RC"]
   {Pnl 120 170}
   {Pnl 120 150}
   {Pnl 120 130}
   {Pnl 120 110}
   {Pnl 120 90}
   {Pnl 120 70}
   {Pnl 120 50}
   {Pnl 120 30}
   [Ts 15][Tj "LC"]
   {Pnl 280 30}
   {Pnl 280 50}
   {Pnl 280 70}
   {Pnl 280 90}
   {Pnl 280 110}
   {Pnl 280 130}

   {Sd A 1 2 3 4 5 6 7 8 13 14 15 16 17 18}
  }

  {PIC
   [Ly "GATE"]
   [Ts 15][Tj "LC"][Tr 0][Tm "N"]
   {R 130 180 270 0}
   {L 130 160 100 160}
   {L 130 140 100 140}
   {L 130 120 100 120}
   {L 130 100 100 100}
   {L 130 80 100 80}
   {L 130 60 100 60}
   {L 130 40 100 40}
   {L 130 20 100 20}
   {L 270 20 300 20}
   {L 270 40 300 40}
   {L 270 60 300 60}
   {L 270 80 300 80}
   {L 270 100 300 100}
   {L 270 120 300 120}
   [Ly "PINNAM"]
   [Tj "LC"]
   {T "A1" 140 160}
   {T "A2" 140 140}
   {T "A3" 140 120}
   {T "A4" 140 100}
   {T "B1" 140 80}
   {T "B2" 140 60}
   {T "B3" 140 40}
   {T "B4" 140 20}
   [Tj "RC"]
   {T "NOTOVERL" 260 20}
   {T "OVERLAP" 260 40}
   {T "I1" 260 60}
   {T "I2" 260 80}
   {T "I3" 260 100}
   {T "I4" 260 120}
   [Ly "DEVICE"]
   [Tj "CT"]
   {T "G16V8MA" 200 -10}
  }

  {ATR
   {IN
    {Org 100 20}
    {Ty 255}
   }
   {EX
    [Ly "ATTR2"]
    [Ts 12][Tj "CT"][Tr 0][Tm "N"]
    {At PLD E:\TETRIS\GAL PROGRAMMING\4 ROW OVERLAP\OVERLAP 200 180}
   }
  }
 }

 {DETAIL
  {ANNOTATE
  }

  {NET_DEF
   {N A1
   }
   {N A2
   }
   {N A3
   }
   {N A4
   }
   {N B1
   }
   {N B2
   }
   {N B3
   }
   {N B4
   }
   {N NOTOVERL
   }
   {N OVERLAP
   }
   {N I1
   }
   {N I2
   }
   {N I3
   }
   {N I4
   }
  }

  {SUBCOMP
  }
 }
}
