Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jul 26 23:33:49 2025
| Host         : BEN-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              86 |           47 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             139 |           63 |
| Yes          | No                    | No                     |              10 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           27 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                   Enable Signal                   |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clock_wizard/inst/clk_out1 |                                                   | processor/stage_IFID/SR[0]                      |                2 |              8 |         4.00 |
|  clock_wizard/inst/clk_out1 |                                                   | processor/stage_EX/operation_result[15]_i_1_n_0 |                5 |              8 |         1.60 |
|  clock_wizard/inst/clk_out1 | processor/stage_EX/E[0]                           | btn_IBUF[0]                                     |                4 |              8 |         2.00 |
|  clock_wizard/inst/clk_out1 | processor/stage_EX/IO_write_strobe                | processor/stage_EX/EX_reg_reg[5]_2              |                2 |              8 |         4.00 |
|  clock_wizard/inst/clk_out2 | UART/receiver/buffer_write                        |                                                 |                2 |              8 |         4.00 |
|  clock_wizard/inst/clk_out2 | write_to_UART_reg_n_0                             |                                                 |                1 |              8 |         8.00 |
|  clock_wizard/inst/clk_out1 | processor/stage_IFID/pred_nxt_prog_ctr[9]_i_1_n_0 |                                                 |                8 |             10 |         1.25 |
|  clock_wizard/inst/clk_out2 |                                                   | UART/baud_count[9]_i_1_n_0                      |                2 |             10 |         5.00 |
|  clock_wizard/inst/clk_out2 |                                                   | btn_IBUF[0]                                     |                7 |             11 |         1.57 |
|  clock_wizard/inst/clk_out1 |                                                   | processor/stage_EX/data_wr_addr[15]_i_1_n_0     |               17 |             32 |         1.88 |
|  clock_wizard/inst/clk_out1 | processor/stage_IFID/pred_nxt_prog_ctr[9]_i_1_n_0 | processor/programcounter/btn[0]                 |               21 |             32 |         1.52 |
|  clock_wizard/inst/clk_out1 | processor/stage_EX/p_2_in__0                      |                                                 |                5 |             36 |         7.20 |
|  clock_wizard/inst/clk_out2 |                                                   |                                                 |               12 |             38 |         3.17 |
|  clock_wizard/inst/clk_out1 | processor/stage_EX/EX_reg_reg[5]_1                |                                                 |                5 |             40 |         8.00 |
|  clock_wizard/inst/clk_out1 |                                                   |                                                 |               35 |             48 |         1.37 |
|  clock_wizard/inst/clk_out1 |                                                   | btn_IBUF[0]                                     |               30 |             70 |         2.33 |
+-----------------------------+---------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


