@W: MT529 :"e:\materials\kdp\oscilloscope mod\hp2vga\software\hp2vga_ice40\main.v":57:1:57:6|Found inferred clock main|TVP_VSYNC which controls 7 sequential elements including FRAME_COUNTER[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
