// Seed: 1401304899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  id_6(
      1, 1, 1
  ); id_7(
      .id_0(1),
      .id_1(1),
      .id_2(id_5),
      .id_3(1),
      .id_4(id_5),
      .id_5(id_5),
      .id_6(id_6),
      .id_7(1'b0),
      .id_8(1)
  );
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    output wand id_8
    , id_10, id_11
);
  wire id_12;
  module_0(
      id_10, id_10, id_12, id_11, id_12
  );
endmodule
