regfile.v,verilog,xil_defaultlib,../../../../lab3_ram.gen/sources_1/ip/regfile_0/src/regfile.v,
regfile_0.v,verilog,xil_defaultlib,../../../../lab3_ram.gen/sources_1/ip/regfile_0/sim/regfile_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
