{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 18:13:23 2016 " "Info: Processing started: Tue Apr 26 18:13:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OXPAHA -c OXPAHA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OXPAHA -c OXPAHA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-SYN " "Info: Found design unit 1: reg-SYN" {  } { { "reg.vhd" "" { Text "G:/Новая папка (3)/reg.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "G:/Новая папка (3)/reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-SYN " "Info: Found design unit 1: cmp-SYN" {  } { { "cmp.vhd" "" { Text "G:/Новая папка (3)/cmp.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Info: Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "G:/Новая папка (3)/cmp.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-SYN " "Info: Found design unit 1: cnt-SYN" {  } { { "cnt.vhd" "" { Text "G:/Новая папка (3)/cnt.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Info: Found entity 1: cnt" {  } { { "cnt.vhd" "" { Text "G:/Новая папка (3)/cnt.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "G:/Новая папка (3)/rom.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "rom.vhd" "" { Text "G:/Новая папка (3)/rom.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OXPAHA.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file OXPAHA.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OXPAHA " "Info: Found entity 1: OXPAHA" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-SYN " "Info: Found design unit 1: count-SYN" {  } { { "count.vhd" "" { Text "G:/Новая папка (3)/count.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "G:/Новая папка (3)/count.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "OXPAHA " "Info: Elaborating entity \"OXPAHA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 7404:inst17 " "Info: Elaborating entity \"7404\" for hierarchy \"7404:inst17\"" {  } { { "OXPAHA.bdf" "inst17" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 136 1144 1192 168 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "7404:inst17 " "Info: Elaborated megafunction instantiation \"7404:inst17\"" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 136 1144 1192 168 "inst17" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cmp:inst1 " "Info: Elaborating entity \"cmp\" for hierarchy \"cmp:inst1\"" {  } { { "OXPAHA.bdf" "inst1" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 96 952 1080 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare cmp:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"cmp:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "cmp.vhd" "lpm_compare_component" { Text "G:/Новая папка (3)/cmp.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cmp:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"cmp:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "cmp.vhd" "" { Text "G:/Новая папка (3)/cmp.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cmp:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"cmp:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Info: Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cmp.vhd" "" { Text "G:/Новая папка (3)/cmp.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9hg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_9hg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9hg " "Info: Found entity 1: cmpr_9hg" {  } { { "db/cmpr_9hg.tdf" "" { Text "G:/Новая папка (3)/db/cmpr_9hg.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9hg cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated " "Info: Elaborating entity \"cmpr_9hg\" for hierarchy \"cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:inst " "Info: Elaborating entity \"reg\" for hierarchy \"reg:inst\"" {  } { { "OXPAHA.bdf" "inst" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 104 176 320 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"reg:inst\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "lpm_ff_component" { Text "G:/Новая папка (3)/reg.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "reg:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"reg:inst\|lpm_ff:lpm_ff_component\"" {  } { { "reg.vhd" "" { Text "G:/Новая папка (3)/reg.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"reg:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "reg.vhd" "" { Text "G:/Новая папка (3)/reg.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Info: Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "OXPAHA.bdf" "inst3" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 424 640 464 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "G:/Новая папка (3)/rom.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "G:/Новая папка (3)/rom.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Новая папка (3)/Mif1.mif " "Info: Parameter \"init_file\" = \"../../Новая папка (3)/Mif1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Info: Parameter \"numwords_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Info: Parameter \"widthad_a\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "rom.vhd" "" { Text "G:/Новая папка (3)/rom.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[0\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 121 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[1\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 124 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[2\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 127 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif " "Warning: Assertion warning: MGL_INTERNAL_WARNING: ( The parameter value is not one of the pre-specified values in the value list.) altsyncram\|stratix_ram_block inst ram_block1a\[3\]\|INIT_FILE The value assigned is ../../Новая папка (3)/Mif1.mif and the valid value list is UNUSED\|../../Новая папка (3)/Mif1.mif" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 130 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tv61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tv61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tv61 " "Info: Found entity 1: altsyncram_tv61" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tv61 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated " "Info: Elaborating entity \"altsyncram_tv61\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cnt:inst2 " "Info: Elaborating entity \"cnt\" for hierarchy \"cnt:inst2\"" {  } { { "OXPAHA.bdf" "inst2" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 320 176 320 384 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cnt:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cnt:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "cnt.vhd" "lpm_counter_component" { Text "G:/Новая папка (3)/cnt.vhd" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt:inst2\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cnt:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "cnt.vhd" "" { Text "G:/Новая папка (3)/cnt.vhd" 73 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt:inst2\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cnt:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Info: Parameter \"lpm_width\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "cnt.vhd" "" { Text "G:/Новая папка (3)/cnt.vhd" 73 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mkh " "Info: Found entity 1: cntr_mkh" {  } { { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mkh cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated " "Info: Elaborating entity \"cntr_mkh\" for hierarchy \"cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "not GND " "Warning (13410): Pin \"not\" is stuck at GND" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 256 1248 1424 272 "not" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Info: Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Info: Implemented 15 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Info: Implemented 4 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 18:13:27 2016 " "Info: Processing ended: Tue Apr 26 18:13:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 18:13:28 2016 " "Info: Processing started: Tue Apr 26 18:13:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "OXPAHA EP2C8F256C8 " "Info: Selected device EP2C8F256C8 for design \"OXPAHA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256C8 " "Info: Device EP2C5F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5F256I8 " "Info: Device EP2C5F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5AF256I8 " "Info: Device EP2C5AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256I8 " "Info: Device EP2C8F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8AF256I8 " "Info: Device EP2C8AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256C8 " "Info: Device EP2C15AF256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF256I8 " "Info: Device EP2C15AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C8 " "Info: Device EP2C20F256C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256I8 " "Info: Device EP2C20F256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20AF256I8 " "Info: Device EP2C20AF256I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ N14 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location N14" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 10 " "Warning: No exact pin location assignment(s) for 1 pins of 10 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clr1_down " "Info: Pin clr1_down not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { clr1_down } } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 512 -120 48 528 "clr1_down" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr1_down } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst4  " "Info: Automatically promoted node inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~6 " "Info: Destination node inst4~6" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst26  " "Info: Automatically promoted node inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst26~6 " "Info: Destination node inst26~6" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26~6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst26 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 34 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 1 45 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 45 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clr " "Warning: Node \"clr\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clr" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.641 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a1~porta_address_reg1 1 MEM M4K_X11_Y5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a1~porta_address_reg1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a1~porta_address_reg1 } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[1\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a1~porta_address_reg1 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a1~porta_address_reg1 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ok 0 " "Info: Pin \"ok\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "not 0 " "Info: Pin \"not\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "not GND " "Info: Pin not has GND driving its datain port" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { not } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "not" } } } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 256 1248 1424 272 "not" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { not } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 18:13:30 2016 " "Info: Processing ended: Tue Apr 26 18:13:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 18:13:32 2016 " "Info: Processing started: Tue Apr 26 18:13:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 18:13:33 2016 " "Info: Processing ended: Tue Apr 26 18:13:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 18:13:34 2016 " "Info: Processing started: Tue Apr 26 18:13:34 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off OXPAHA -c OXPAHA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sw8 " "Info: Assuming node \"sw8\" is an undefined clock" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 416 -384 -216 432 "sw8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst4 " "Info: Detected ripple clock \"inst4\" as buffer" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "sw8 memory memory rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\] 180.05 MHz Internal " "Info: Clock \"sw8\" Internal fmax is restricted to 180.05 MHz between source memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw8 destination 3.761 ns + Shortest memory " "Info: + Shortest clock path from clock \"sw8\" to destination memory is 3.761 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns sw8 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'sw8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw8 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 416 -384 -216 432 "sw8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.815 ns) 3.761 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y5 1 " "Info: 2: + IC(2.021 ns) + CELL(0.815 ns) = 3.761 ns; Loc. = M4K_X11_Y5; Fanout = 1; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.740 ns ( 46.26 % ) " "Info: Total cell delay = 1.740 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.021 ns ( 53.74 % ) " "Info: Total interconnect delay = 2.021 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw8 source 3.781 ns - Longest memory " "Info: - Longest clock path from clock \"sw8\" to source memory is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns sw8 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'sw8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw8 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 416 -384 -216 432 "sw8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.835 ns) 3.781 ns rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0 2 MEM M4K_X11_Y5 4 " "Info: 2: + IC(2.021 ns) + CELL(0.835 ns) = 3.781 ns; Loc. = M4K_X11_Y5; Fanout = 4; MEM Node = 'rom:inst3\|altsyncram:altsyncram_component\|altsyncram_tv61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.760 ns ( 46.55 % ) " "Info: Total cell delay = 1.760 ns ( 46.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.021 ns ( 53.45 % ) " "Info: Total interconnect delay = 2.021 ns ( 53.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.761 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.815ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { sw8 rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { sw8 {} sw8~combout {} rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 2.021ns } { 0.000ns 0.925ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { rom:inst3|altsyncram:altsyncram_component|altsyncram_tv61:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_tv61.tdf" "" { Text "G:/Новая папка (3)/db/altsyncram_tv61.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\] cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\]\" and destination register \"cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.694 ns + Longest register register " "Info: + Longest register to register delay is 1.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\] 1 REG LCFF_X10_Y5_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y5_N17; Fanout = 3; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.621 ns) 1.080 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X10_Y5_N16 1 " "Info: 2: + IC(0.459 ns) + CELL(0.621 ns) = 1.080 ns; Loc. = LCCOMB_X10_Y5_N16; Fanout = 1; COMB Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.586 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|counter_comb_bita1 3 COMB LCCOMB_X10_Y5_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.586 ns; Loc. = LCCOMB_X10_Y5_N18; Fanout = 1; COMB Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|counter_comb_bita1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.694 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] 4 REG LCFF_X10_Y5_N19 2 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.694 ns; Loc. = LCFF_X10_Y5_N19; Fanout = 2; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.235 ns ( 72.90 % ) " "Info: Total cell delay = 1.235 ns ( 72.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.459 ns ( 27.10 % ) " "Info: Total interconnect delay = 0.459 ns ( 27.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.694 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.459ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.811 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.384 ns inst4 2 REG LCFF_X9_Y9_N17 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.384 ns; Loc. = LCFF_X9_Y9_N17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.841 ns) + CELL(0.000 ns) 6.225 ns inst4~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.841 ns) + CELL(0.000 ns) = 6.225 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.811 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\] 4 REG LCFF_X10_Y5_N19 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.811 ns; Loc. = LCFF_X10_Y5_N19; Fanout = 2; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.77 % ) " "Info: Total cell delay = 2.716 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.095 ns ( 65.23 % ) " "Info: Total interconnect delay = 5.095 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.811 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.811 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.384 ns inst4 2 REG LCFF_X9_Y9_N17 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.384 ns; Loc. = LCFF_X9_Y9_N17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.841 ns) + CELL(0.000 ns) 6.225 ns inst4~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.841 ns) + CELL(0.000 ns) = 6.225 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 7.811 ns cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\] 4 REG LCFF_X10_Y5_N17 3 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 7.811 ns; Loc. = LCFF_X10_Y5_N17; Fanout = 3; REG Node = 'cnt:inst2\|lpm_counter:lpm_counter_component\|cntr_mkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.77 % ) " "Info: Total cell delay = 2.716 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.095 ns ( 65.23 % ) " "Info: Total interconnect delay = 5.095 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.694 ns" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita0~COUT {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|counter_comb_bita1 {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.459ns 0.000ns 0.000ns } { 0.000ns 0.621ns 0.506ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.811 ns" { clk inst4 inst4~clkctrl cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.811 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.920ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { cnt:inst2|lpm_counter:lpm_counter_component|cntr_mkh:auto_generated|safe_q[1] {} } {  } {  } "" } } { "db/cntr_mkh.tdf" "" { Text "G:/Новая папка (3)/db/cntr_mkh.tdf" 51 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "inst4 pb_up clk 4.708 ns register " "Info: tsu for register \"inst4\" (data pin = \"pb_up\", clock pin = \"clk\") is 4.708 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.828 ns + Longest pin register " "Info: + Longest pin to register delay is 7.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns pb_up 1 PIN PIN_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_N3; Fanout = 1; PIN Node = 'pb_up'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { pb_up } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 344 -384 -216 360 "pb_up" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.599 ns) + CELL(0.206 ns) 7.720 ns inst4~6 2 COMB LCCOMB_X9_Y9_N16 1 " "Info: 2: + IC(6.599 ns) + CELL(0.206 ns) = 7.720 ns; Loc. = LCCOMB_X9_Y9_N16; Fanout = 1; COMB Node = 'inst4~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { pb_up inst4~6 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.828 ns inst4 3 REG LCFF_X9_Y9_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.828 ns; Loc. = LCFF_X9_Y9_N17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst4~6 inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 15.70 % ) " "Info: Total cell delay = 1.229 ns ( 15.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 84.30 % ) " "Info: Total interconnect delay = 6.599 ns ( 84.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { pb_up inst4~6 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { pb_up {} pb_up~combout {} inst4~6 {} inst4 {} } { 0.000ns 0.000ns 6.599ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.080 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.666 ns) 3.080 ns inst4 2 REG LCFF_X9_Y9_N17 2 " "Info: 2: + IC(1.334 ns) + CELL(0.666 ns) = 3.080 ns; Loc. = LCFF_X9_Y9_N17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.746 ns ( 56.69 % ) " "Info: Total cell delay = 1.746 ns ( 56.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.334 ns ( 43.31 % ) " "Info: Total interconnect delay = 1.334 ns ( 43.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.080 ns" { clk inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.080 ns" { clk {} clk~combout {} inst4 {} } { 0.000ns 0.000ns 1.334ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.828 ns" { pb_up inst4~6 inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.828 ns" { pb_up {} pb_up~combout {} inst4~6 {} inst4 {} } { 0.000ns 0.000ns 6.599ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.080 ns" { clk inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.080 ns" { clk {} clk~combout {} inst4 {} } { 0.000ns 0.000ns 1.334ns } { 0.000ns 1.080ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sw8 ok reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 11.106 ns register " "Info: tco from clock \"sw8\" to destination pin \"ok\" through register \"reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 11.106 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sw8 source 3.742 ns + Longest register " "Info: + Longest clock path from clock \"sw8\" to source register is 3.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.925 ns) 0.925 ns sw8 1 CLK PIN_M2 14 " "Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_M2; Fanout = 14; CLK Node = 'sw8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw8 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 416 -384 -216 432 "sw8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.151 ns) + CELL(0.666 ns) 3.742 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 2 REG LCFF_X5_Y5_N11 1 " "Info: 2: + IC(2.151 ns) + CELL(0.666 ns) = 3.742 ns; Loc. = LCFF_X5_Y5_N11; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { sw8 reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.591 ns ( 42.52 % ) " "Info: Total cell delay = 1.591 ns ( 42.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.151 ns ( 57.48 % ) " "Info: Total interconnect delay = 2.151 ns ( 57.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.742 ns" { sw8 reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.742 ns" { sw8 {} sw8~combout {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.151ns } { 0.000ns 0.925ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.060 ns + Longest register pin " "Info: + Longest register to pin delay is 7.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X5_Y5_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N11; Fanout = 1; REG Node = 'reg:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.651 ns) 1.112 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37 2 COMB LCCOMB_X5_Y5_N12 1 " "Info: 2: + IC(0.461 ns) + CELL(0.651 ns) = 1.112 ns; Loc. = LCCOMB_X5_Y5_N12; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.112 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "G:/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 1.679 ns cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\] 3 COMB LCCOMB_X5_Y5_N20 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 1.679 ns; Loc. = LCCOMB_X5_Y5_N20; Fanout = 1; COMB Node = 'cmp:inst1\|lpm_compare:lpm_compare_component\|cmpr_9hg:auto_generated\|result_wire\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] } "NODE_NAME" } } { "db/cmpr_9hg.tdf" "" { Text "G:/Новая папка (3)/db/cmpr_9hg.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(3.186 ns) 7.060 ns ok 4 PIN PIN_F6 0 " "Info: 4: + IC(2.195 ns) + CELL(3.186 ns) = 7.060 ns; Loc. = PIN_F6; Fanout = 0; PIN Node = 'ok'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.381 ns" { cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 144 1248 1424 160 "ok" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.043 ns ( 57.27 % ) " "Info: Total cell delay = 4.043 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.017 ns ( 42.73 % ) " "Info: Total interconnect delay = 3.017 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 0.461ns 0.361ns 2.195ns } { 0.000ns 0.651ns 0.206ns 3.186ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.742 ns" { sw8 reg:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.742 ns" { sw8 {} sw8~combout {} reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 2.151ns } { 0.000ns 0.925ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] ok } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.060 ns" { reg:inst|lpm_ff:lpm_ff_component|dffs[1] {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0]~37 {} cmp:inst1|lpm_compare:lpm_compare_component|cmpr_9hg:auto_generated|result_wire[0] {} ok {} } { 0.000ns 0.461ns 0.361ns 2.195ns } { 0.000ns 0.651ns 0.206ns 3.186ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "inst26 clr1_down clk -0.404 ns register " "Info: th for register \"inst26\" (data pin = \"clr1_down\", clock pin = \"clk\") is -0.404 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.770 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns clk 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 360 -384 -216 376 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.384 ns inst4 2 REG LCFF_X9_Y9_N17 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.384 ns; Loc. = LCFF_X9_Y9_N17; Fanout = 2; REG Node = 'inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk inst4 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.841 ns) + CELL(0.000 ns) 6.225 ns inst4~clkctrl 3 COMB CLKCTRL_G4 3 " "Info: 3: + IC(2.841 ns) + CELL(0.000 ns) = 6.225 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'inst4~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { inst4 inst4~clkctrl } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 328 0 64 408 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.666 ns) 7.770 ns inst26 4 REG LCFF_X31_Y10_N25 2 " "Info: 4: + IC(0.879 ns) + CELL(0.666 ns) = 7.770 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { inst4~clkctrl inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 34.95 % ) " "Info: Total cell delay = 2.716 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.054 ns ( 65.05 % ) " "Info: Total interconnect delay = 5.054 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.770 ns" { clk inst4 inst4~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.770 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} inst26 {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.879ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.480 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns clr1_down 1 PIN PIN_D3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_D3; Fanout = 1; PIN Node = 'clr1_down'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr1_down } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 512 -120 48 528 "clr1_down" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.251 ns) + CELL(0.206 ns) 8.372 ns inst26~6 2 COMB LCCOMB_X31_Y10_N24 1 " "Info: 2: + IC(7.251 ns) + CELL(0.206 ns) = 8.372 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 1; COMB Node = 'inst26~6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.457 ns" { clr1_down inst26~6 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.480 ns inst26 3 REG LCFF_X31_Y10_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.480 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 2; REG Node = 'inst26'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst26~6 inst26 } "NODE_NAME" } } { "OXPAHA.bdf" "" { Schematic "G:/Новая папка (3)/OXPAHA.bdf" { { 496 168 232 576 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 14.49 % ) " "Info: Total cell delay = 1.229 ns ( 14.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.251 ns ( 85.51 % ) " "Info: Total interconnect delay = 7.251 ns ( 85.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.480 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.480 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 7.251ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.770 ns" { clk inst4 inst4~clkctrl inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.770 ns" { clk {} clk~combout {} inst4 {} inst4~clkctrl {} inst26 {} } { 0.000ns 0.000ns 1.334ns 2.841ns 0.879ns } { 0.000ns 1.080ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.480 ns" { clr1_down inst26~6 inst26 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.480 ns" { clr1_down {} clr1_down~combout {} inst26~6 {} inst26 {} } { 0.000ns 0.000ns 7.251ns 0.000ns } { 0.000ns 0.915ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 18:13:35 2016 " "Info: Processing ended: Tue Apr 26 18:13:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Info: Quartus II Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
