Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb  9 18:57:40 2024
| Host         : DESKTOP-050FUS6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file round_algorithm_timing_summary_routed.rpt -pb round_algorithm_timing_summary_routed.pb -rpx round_algorithm_timing_summary_routed.rpx -warn_on_violation
| Design       : round_algorithm
| Device       : xa7s100-fgga676
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  387         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.764        0.000                      0                 3487        0.140        0.000                      0                 3487        4.500        0.000                       0                  1696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.764        0.000                      0                 3487        0.140        0.000                      0                 3487        4.500        0.000                       0                  1696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.580ns (8.323%)  route 6.389ns (91.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.707    12.308    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[12]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X81Y159        FDRE (Setup_fdre_C_CE)      -0.205    15.073    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.580ns (8.323%)  route 6.389ns (91.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.707    12.308    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[14]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X81Y159        FDRE (Setup_fdre_C_CE)      -0.205    15.073    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.969ns  (logic 0.580ns (8.323%)  route 6.389ns (91.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.707    12.308    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X81Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[29]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X81Y159        FDRE (Setup_fdre_C_CE)      -0.205    15.073    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 0.580ns (8.292%)  route 6.415ns (91.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.733    12.334    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X80Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.752    14.886    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X80Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[11]/C
                         clock pessimism              0.424    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y162        FDRE (Setup_fdre_C_CE)      -0.169    15.107    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.995ns  (logic 0.580ns (8.292%)  route 6.415ns (91.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.733    12.334    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X80Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.752    14.886    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X80Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[4]/C
                         clock pessimism              0.424    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X80Y162        FDRE (Setup_fdre_C_CE)      -0.169    15.107    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.580ns (8.340%)  route 6.375ns (91.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.693    12.294    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X82Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.753    14.887    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X82Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[15]/C
                         clock pessimism              0.424    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X82Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.072    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.955ns  (logic 0.580ns (8.340%)  route 6.375ns (91.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.693    12.294    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X82Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.753    14.887    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X82Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[30]/C
                         clock pessimism              0.424    15.312    
                         clock uncertainty           -0.035    15.277    
    SLICE_X82Y162        FDRE (Setup_fdre_C_CE)      -0.205    15.072    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.714    12.316    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[24]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X80Y159        FDRE (Setup_fdre_C_CE)      -0.169    15.109    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.714    12.316    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[26]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X80Y159        FDRE (Setup_fdre_C_CE)      -0.169    15.109    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.793    

Slack (MET) :             2.793ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.976ns  (logic 0.580ns (8.314%)  route 6.396ns (91.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.340ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y157        FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y157        FDCE (Prop_fdce_C_Q)         0.456     5.796 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         3.682     9.478    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_0_[1]
    SLICE_X70Y168        LUT6 (Prop_lut6_I1_O)        0.124     9.602 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.714    12.316    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.754    14.888    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[8]/C
                         clock pessimism              0.424    15.313    
                         clock uncertainty           -0.035    15.278    
    SLICE_X80Y159        FDRE (Setup_fdre_C_CE)      -0.169    15.109    mixcolumn_mapping/mixcolumn_DP_mapping/col1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -12.316    
  -------------------------------------------------------------------
                         slack                                  2.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_text_mapping/ram_s_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.671     1.695    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X77Y161        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y161        FDRE (Prop_fdre_C_Q)         0.141     1.836 r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[91]/Q
                         net (fo=1, routed)           0.087     1.923    mixcolumn_mapping/mixcolumn_DP_mapping/mixed_s[91]
    SLICE_X76Y161        LUT5 (Prop_lut5_I2_O)        0.045     1.968 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.968    mem_text_mapping/ram_s_reg[4][7]_1[3]
    SLICE_X76Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.947     2.225    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X76Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][3]/C
                         clock pessimism             -0.517     1.708    
    SLICE_X76Y161        FDRE (Hold_fdre_C_D)         0.120     1.828    mem_text_mapping/ram_s_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/a_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.632     1.656    mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/clk_IBUF_BUFG
    SLICE_X59Y169        FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y169        FDSE (Prop_fdse_C_Q)         0.141     1.797 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/a_reg_reg[5]/Q
                         net (fo=2, routed)           0.102     1.899    mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_0_in[6]
    SLICE_X58Y169        LUT3 (Prop_lut3_I2_O)        0.048     1.947 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg[5]_i_1__24/O
                         net (fo=1, routed)           0.000     1.947    mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg[5]_i_1__24_n_0
    SLICE_X58Y169        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.906     2.184    mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/clk_IBUF_BUFG
    SLICE_X58Y169        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg_reg[5]/C
                         clock pessimism             -0.515     1.669    
    SLICE_X58Y169        FDRE (Hold_fdre_C_D)         0.131     1.800    mixcolumn_mapping/mixcolumn_DP_mapping/mul26_mapiranje/p_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mem_text_mapping/ram_s_reg[13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col3_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.661     1.685    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X68Y167        FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y167        FDRE (Prop_fdre_C_Q)         0.141     1.826 r  mem_text_mapping/ram_s_reg[13][1]/Q
                         net (fo=4, routed)           0.066     1.892    mixcolumn_mapping/mixcolumn_CP_mapping/text_out_OBUF[17]
    SLICE_X69Y167        LUT6 (Prop_lut6_I3_O)        0.045     1.937 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     1.937    mixcolumn_mapping/mixcolumn_DP_mapping/col3_reg_reg[31]_0[17]
    SLICE_X69Y167        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col3_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.935     2.213    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X69Y167        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col3_reg_reg[17]/C
                         clock pessimism             -0.515     1.698    
    SLICE_X69Y167        FDRE (Hold_fdre_C_D)         0.091     1.789    mixcolumn_mapping/mixcolumn_DP_mapping/col3_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.667     1.691    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X68Y155        FDPE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y155        FDPE (Prop_fdpe_C_Q)         0.141     1.832 r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=4, routed)           0.066     1.898    mixcolumn_mapping/mixcolumn_CP_mapping/ready_mix
    SLICE_X69Y155        LUT6 (Prop_lut6_I0_O)        0.045     1.943 r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.943    mixcolumn_mapping_n_131
    SLICE_X69Y155        FDCE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.943     2.221    clk_IBUF_BUFG
    SLICE_X69Y155        FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.517     1.704    
    SLICE_X69Y155        FDCE (Hold_fdce_C_D)         0.091     1.795    FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_text_mapping/ram_s_reg[9][4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.639     1.663    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y162        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y162        FDRE (Prop_fdre_C_Q)         0.141     1.804 r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[52]/Q
                         net (fo=1, routed)           0.098     1.902    mixcolumn_mapping/mixcolumn_DP_mapping/mixed_s[52]
    SLICE_X66Y162        LUT5 (Prop_lut5_I2_O)        0.045     1.947 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[9][4]_i_1__0/O
                         net (fo=2, routed)           0.000     1.947    mem_text_mapping/ram_s_reg[9][7]_1[4]
    SLICE_X66Y162        FDRE                                         r  mem_text_mapping/ram_s_reg[9][4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.912     2.190    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X66Y162        FDRE                                         r  mem_text_mapping/ram_s_reg[9][4]_lopt_replica/C
                         clock pessimism             -0.512     1.678    
    SLICE_X66Y162        FDRE (Hold_fdre_C_D)         0.121     1.799    mem_text_mapping/ram_s_reg[9][4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_text_mapping/ram_s_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.663     1.687    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X71Y167        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y167        FDRE (Prop_fdre_C_Q)         0.141     1.828 r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[111]/Q
                         net (fo=1, routed)           0.100     1.928    mixcolumn_mapping/mixcolumn_DP_mapping/mixed_s[111]
    SLICE_X72Y167        LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[2][7]_i_2/O
                         net (fo=1, routed)           0.000     1.973    mem_text_mapping/ram_s_reg[2][7]_1[7]
    SLICE_X72Y167        FDRE                                         r  mem_text_mapping/ram_s_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.936     2.214    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X72Y167        FDRE                                         r  mem_text_mapping/ram_s_reg[2][7]/C
                         clock pessimism             -0.513     1.701    
    SLICE_X72Y167        FDRE (Hold_fdre_C_D)         0.121     1.822    mem_text_mapping/ram_s_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.560     1.583    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X67Y145        FDRE                                         r  mem_key_mapping/ram_s_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y145        FDRE (Prop_fdre_C_Q)         0.141     1.724 r  mem_key_mapping/ram_s_reg[1][4]/Q
                         net (fo=2, routed)           0.098     1.823    key_gen_mapping/key_gen_DP_mapping/key_in_s[52]
    SLICE_X66Y145        LUT3 (Prop_lut3_I2_O)        0.045     1.868 r  key_gen_mapping/key_gen_DP_mapping/key_reg[116]_i_1/O
                         net (fo=1, routed)           0.000     1.868    key_gen_mapping/key_gen_DP_mapping/key_next[116]
    SLICE_X66Y145        FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.829     2.108    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X66Y145        FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[116]/C
                         clock pessimism             -0.511     1.596    
    SLICE_X66Y145        FDRE (Hold_fdre_C_D)         0.120     1.716    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.666     1.690    mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/clk_IBUF_BUFG
    SLICE_X85Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y175        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[7]/Q
                         net (fo=2, routed)           0.098     1.929    mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg_n_0_[7]
    SLICE_X84Y175        LUT5 (Prop_lut5_I4_O)        0.045     1.974 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.974    mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg[0]_i_1_n_0
    SLICE_X84Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.939     2.217    mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/clk_IBUF_BUFG
    SLICE_X84Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[0]/C
                         clock pessimism             -0.514     1.703    
    SLICE_X84Y175        FDRE (Hold_fdre_C_D)         0.120     1.823    mixcolumn_mapping/mixcolumn_DP_mapping/mul1_mapiranje/FSM_onehot_sel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/FSM_onehot_sel_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.548%)  route 0.070ns (27.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.665     1.689    mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/clk_IBUF_BUFG
    SLICE_X79Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/FSM_onehot_sel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y175        FDRE (Prop_fdre_C_Q)         0.141     1.830 f  mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/FSM_onehot_sel_reg_reg[6]/Q
                         net (fo=3, routed)           0.070     1.900    mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/FSM_onehot_sel_reg_reg_n_0_[6]
    SLICE_X78Y175        LUT3 (Prop_lut3_I1_O)        0.045     1.945 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.945    mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg[1]_i_1__5_n_0
    SLICE_X78Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.938     2.216    mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/clk_IBUF_BUFG
    SLICE_X78Y175        FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg_reg[1]/C
                         clock pessimism             -0.514     1.702    
    SLICE_X78Y175        FDRE (Hold_fdre_C_D)         0.092     1.794    mixcolumn_mapping/mixcolumn_DP_mapping/mul7_mapiranje/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.556     1.579    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X59Y139        FDRE                                         r  mem_key_mapping/ram_s_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y139        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  mem_key_mapping/ram_s_reg[7][0]/Q
                         net (fo=2, routed)           0.099     1.820    key_gen_mapping/key_gen_CP_mapping/key_in_s[32]
    SLICE_X58Y139        LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  key_gen_mapping/key_gen_CP_mapping/key_reg[64]_i_1/O
                         net (fo=1, routed)           0.000     1.865    key_gen_mapping/key_gen_DP_mapping/D[32]
    SLICE_X58Y139        FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.827     2.106    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y139        FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[64]/C
                         clock pessimism             -0.513     1.592    
    SLICE_X58Y139        FDRE (Hold_fdre_C_D)         0.120     1.712    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X69Y154  FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y150  FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y155  FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y155  FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y154  FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X72Y168  FSM_onehot_state_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X73Y168  FSM_onehot_state_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y155  FSM_onehot_state_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y155  FSM_onehot_state_reg_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y150  FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y150  FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y150  FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y150  FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y155  FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y154  FSM_onehot_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           129 Endpoints
Min Delay           129 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.358ns  (logic 3.153ns (33.696%)  route 6.205ns (66.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.869     5.341    clk_IBUF_BUFG
    SLICE_X69Y154        FDPE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y154        FDPE (Prop_fdpe_C_Q)         0.456     5.797 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           6.205    12.002    ready_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         2.697    14.699 r  ready_OBUF_inst/O
                         net (fo=0)                   0.000    14.699    ready
    AF25                                                              r  ready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.109ns  (logic 3.109ns (38.338%)  route 5.000ns (61.662%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.864     5.336    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X69Y164        FDRE                                         r  mem_text_mapping/ram_s_reg[10][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y164        FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mem_text_mapping/ram_s_reg[10][1]/Q
                         net (fo=5, routed)           5.000    10.792    text_out_OBUF[41]
    B15                  OBUF (Prop_obuf_I_O)         2.653    13.445 r  text_out_OBUF[41]_inst/O
                         net (fo=0)                   0.000    13.445    text_out[41]
    B15                                                               r  text_out[41] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[44]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.074ns  (logic 3.114ns (38.573%)  route 4.959ns (61.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.864     5.336    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X73Y166        FDRE                                         r  mem_text_mapping/ram_s_reg[10][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y166        FDRE (Prop_fdre_C_Q)         0.456     5.792 r  mem_text_mapping/ram_s_reg[10][4]/Q
                         net (fo=5, routed)           4.959    10.751    text_out_OBUF[44]
    A14                  OBUF (Prop_obuf_I_O)         2.658    13.409 r  text_out_OBUF[44]_inst/O
                         net (fo=0)                   0.000    13.409    text_out[44]
    A14                                                               r  text_out[44] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.944ns  (logic 3.111ns (39.164%)  route 4.833ns (60.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.865     5.337    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X71Y165        FDRE                                         r  mem_text_mapping/ram_s_reg[10][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.456     5.793 r  mem_text_mapping/ram_s_reg[10][2]/Q
                         net (fo=5, routed)           4.833    10.626    text_out_OBUF[42]
    B14                  OBUF (Prop_obuf_I_O)         2.655    13.281 r  text_out_OBUF[42]_inst/O
                         net (fo=0)                   0.000    13.281    text_out[42]
    B14                                                               r  text_out[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.845ns  (logic 3.176ns (40.488%)  route 4.669ns (59.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.867     5.339    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X72Y164        FDRE                                         r  mem_text_mapping/ram_s_reg[10][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y164        FDRE (Prop_fdre_C_Q)         0.518     5.857 r  mem_text_mapping/ram_s_reg[10][3]/Q
                         net (fo=5, routed)           4.669    10.526    text_out_OBUF[43]
    A15                  OBUF (Prop_obuf_I_O)         2.658    13.184 r  text_out_OBUF[43]_inst/O
                         net (fo=0)                   0.000    13.184    text_out[43]
    A15                                                               r  text_out[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[47]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.820ns  (logic 3.084ns (39.435%)  route 4.736ns (60.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.865     5.337    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X71Y165        FDRE                                         r  mem_text_mapping/ram_s_reg[10][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y165        FDRE (Prop_fdre_C_Q)         0.456     5.793 r  mem_text_mapping/ram_s_reg[10][7]/Q
                         net (fo=5, routed)           4.736    10.529    text_out_OBUF[47]
    F15                  OBUF (Prop_obuf_I_O)         2.628    13.157 r  text_out_OBUF[47]_inst/O
                         net (fo=0)                   0.000    13.157    text_out[47]
    F15                                                               r  text_out[47] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[10][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 3.135ns (40.822%)  route 4.545ns (59.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.865     5.337    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y165        FDRE                                         r  mem_text_mapping/ram_s_reg[10][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_fdre_C_Q)         0.518     5.855 r  mem_text_mapping/ram_s_reg[10][6]/Q
                         net (fo=5, routed)           4.545    10.400    text_out_OBUF[46]
    E15                  OBUF (Prop_obuf_I_O)         2.617    13.017 r  text_out_OBUF[46]_inst/O
                         net (fo=0)                   0.000    13.017    text_out[46]
    E15                                                               r  text_out[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[11][6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[38]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.628ns  (logic 3.169ns (41.545%)  route 4.459ns (58.455%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.868     5.340    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y162        FDRE                                         r  mem_text_mapping/ram_s_reg[11][6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y162        FDRE (Prop_fdre_C_Q)         0.518     5.858 r  mem_text_mapping/ram_s_reg[11][6]_lopt_replica/Q
                         net (fo=1, routed)           4.459    10.317    lopt_29
    C13                  OBUF (Prop_obuf_I_O)         2.651    12.968 r  text_out_OBUF[38]_inst/O
                         net (fo=0)                   0.000    12.968    text_out[38]
    C13                                                               r  text_out[38] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[9][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[48]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.617ns  (logic 3.151ns (41.366%)  route 4.466ns (58.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.785     5.257    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X66Y162        FDRE                                         r  mem_text_mapping/ram_s_reg[9][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y162        FDRE (Prop_fdre_C_Q)         0.518     5.775 r  mem_text_mapping/ram_s_reg[9][0]_lopt_replica/Q
                         net (fo=1, routed)           4.466    10.241    lopt_32
    F14                  OBUF (Prop_obuf_I_O)         2.633    12.874 r  text_out_OBUF[48]_inst/O
                         net (fo=0)                   0.000    12.874    text_out[48]
    F14                                                               r  text_out[48] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[11][3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 3.168ns (42.299%)  route 4.322ns (57.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.867     5.339    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y163        FDRE                                         r  mem_text_mapping/ram_s_reg[11][3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y163        FDRE (Prop_fdre_C_Q)         0.518     5.857 r  mem_text_mapping/ram_s_reg[11][3]_lopt_replica/Q
                         net (fo=1, routed)           4.322    10.179    lopt_26
    C18                  OBUF (Prop_obuf_I_O)         2.650    12.829 r  text_out_OBUF[35]_inst/O
                         net (fo=0)                   0.000    12.829    text_out[35]
    C18                                                               r  text_out[35] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[88]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.325ns (76.758%)  route 0.401ns (23.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.676     1.700    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X78Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  mem_text_mapping/ram_s_reg[4][0]/Q
                         net (fo=5, routed)           0.401     2.242    text_out_OBUF[88]
    C4                   OBUF (Prop_obuf_I_O)         1.184     3.426 r  text_out_OBUF[88]_inst/O
                         net (fo=0)                   0.000     3.426    text_out[88]
    C4                                                                r  text_out[88] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[90]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.333ns (76.351%)  route 0.413ns (23.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.676     1.700    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X78Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  mem_text_mapping/ram_s_reg[4][2]/Q
                         net (fo=5, routed)           0.413     2.254    text_out_OBUF[90]
    C3                   OBUF (Prop_obuf_I_O)         1.192     3.446 r  text_out_OBUF[90]_inst/O
                         net (fo=0)                   0.000     3.446    text_out[90]
    C3                                                                r  text_out[90] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[95]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.757ns  (logic 1.305ns (74.241%)  route 0.453ns (25.759%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.674     1.698    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X79Y163        FDRE                                         r  mem_text_mapping/ram_s_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y163        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  mem_text_mapping/ram_s_reg[4][7]/Q
                         net (fo=5, routed)           0.453     2.291    text_out_OBUF[95]
    E7                   OBUF (Prop_obuf_I_O)         1.164     3.455 r  text_out_OBUF[95]_inst/O
                         net (fo=0)                   0.000     3.455    text_out[95]
    E7                                                                r  text_out[95] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[93]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.301ns (74.006%)  route 0.457ns (25.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.675     1.699    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X79Y162        FDRE                                         r  mem_text_mapping/ram_s_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.141     1.840 r  mem_text_mapping/ram_s_reg[4][5]/Q
                         net (fo=5, routed)           0.457     2.297    text_out_OBUF[93]
    D5                   OBUF (Prop_obuf_I_O)         1.160     3.457 r  text_out_OBUF[93]_inst/O
                         net (fo=0)                   0.000     3.457    text_out[93]
    D5                                                                r  text_out[93] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[3][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[97]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.297ns (72.611%)  route 0.489ns (27.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.664     1.688    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X75Y169        FDRE                                         r  mem_text_mapping/ram_s_reg[3][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y169        FDRE (Prop_fdre_C_Q)         0.141     1.829 r  mem_text_mapping/ram_s_reg[3][1]_lopt_replica/Q
                         net (fo=1, routed)           0.489     2.318    lopt_61
    D6                   OBUF (Prop_obuf_I_O)         1.156     3.474 r  text_out_OBUF[97]_inst/O
                         net (fo=0)                   0.000     3.474    text_out[97]
    D6                                                                r  text_out[97] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[3][0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[96]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.310ns (73.001%)  route 0.484ns (26.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.666     1.690    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X75Y167        FDRE                                         r  mem_text_mapping/ram_s_reg[3][0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y167        FDRE (Prop_fdre_C_Q)         0.141     1.831 r  mem_text_mapping/ram_s_reg[3][0]_lopt_replica/Q
                         net (fo=1, routed)           0.484     2.315    lopt_60
    F7                   OBUF (Prop_obuf_I_O)         1.169     3.484 r  text_out_OBUF[96]_inst/O
                         net (fo=0)                   0.000     3.484    text_out[96]
    F7                                                                r  text_out[96] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[89]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.331ns (73.847%)  route 0.471ns (26.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.676     1.700    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X78Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  mem_text_mapping/ram_s_reg[4][1]/Q
                         net (fo=5, routed)           0.471     2.312    text_out_OBUF[89]
    C2                   OBUF (Prop_obuf_I_O)         1.190     3.502 r  text_out_OBUF[89]_inst/O
                         net (fo=0)                   0.000     3.502    text_out[89]
    C2                                                                r  text_out[89] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[92]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.327ns (73.184%)  route 0.486ns (26.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.676     1.700    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X78Y161        FDRE                                         r  mem_text_mapping/ram_s_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y161        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  mem_text_mapping/ram_s_reg[4][4]/Q
                         net (fo=5, routed)           0.486     2.327    text_out_OBUF[92]
    B5                   OBUF (Prop_obuf_I_O)         1.186     3.513 r  text_out_OBUF[92]_inst/O
                         net (fo=0)                   0.000     3.513    text_out[92]
    B5                                                                r  text_out[92] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[3][2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[98]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.320ns (70.967%)  route 0.540ns (29.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.665     1.689    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X74Y168        FDRE                                         r  mem_text_mapping/ram_s_reg[3][2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y168        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  mem_text_mapping/ram_s_reg[3][2]_lopt_replica/Q
                         net (fo=1, routed)           0.540     2.393    lopt_62
    E6                   OBUF (Prop_obuf_I_O)         1.156     3.549 r  text_out_OBUF[98]_inst/O
                         net (fo=0)                   0.000     3.549    text_out[98]
    E6                                                                r  text_out[98] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[94]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.300ns (70.157%)  route 0.553ns (29.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.674     1.698    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X79Y163        FDRE                                         r  mem_text_mapping/ram_s_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y163        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  mem_text_mapping/ram_s_reg[4][6]/Q
                         net (fo=5, routed)           0.553     2.392    text_out_OBUF[94]
    E5                   OBUF (Prop_obuf_I_O)         1.159     3.551 r  text_out_OBUF[94]_inst/O
                         net (fo=0)                   0.000     3.551    text_out[94]
    E5                                                                r  text_out[94] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           433 Endpoints
Min Delay           433 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.229ns (12.700%)  route 8.449ns (87.300%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          6.759     7.838    reset_IBUF
    SLICE_X68Y146        LUT3 (Prop_lut3_I2_O)        0.150     7.988 r  count_reg[31]_i_2/O
                         net (fo=32, routed)          1.689     9.678    count_reg0
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.567     4.701    clk_IBUF_BUFG
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.229ns (12.700%)  route 8.449ns (87.300%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          6.759     7.838    reset_IBUF
    SLICE_X68Y146        LUT3 (Prop_lut3_I2_O)        0.150     7.988 r  count_reg[31]_i_2/O
                         net (fo=32, routed)          1.689     9.678    count_reg0
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.567     4.701    clk_IBUF_BUFG
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.229ns (12.700%)  route 8.449ns (87.300%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          6.759     7.838    reset_IBUF
    SLICE_X68Y146        LUT3 (Prop_lut3_I2_O)        0.150     7.988 r  count_reg[31]_i_2/O
                         net (fo=32, routed)          1.689     9.678    count_reg0
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.567     4.701    clk_IBUF_BUFG
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.678ns  (logic 1.229ns (12.700%)  route 8.449ns (87.300%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          6.759     7.838    reset_IBUF
    SLICE_X68Y146        LUT3 (Prop_lut3_I2_O)        0.150     7.988 r  count_reg[31]_i_2/O
                         net (fo=32, routed)          1.689     9.678    count_reg0
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.567     4.701    clk_IBUF_BUFG
    SLICE_X70Y139        FDRE                                         r  count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.587ns  (logic 1.229ns (12.820%)  route 8.358ns (87.180%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          6.759     7.838    reset_IBUF
    SLICE_X68Y146        LUT3 (Prop_lut3_I2_O)        0.150     7.988 r  count_reg[31]_i_2/O
                         net (fo=32, routed)          1.599     9.587    count_reg0
    SLICE_X71Y140        FDRE                                         r  count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.567     4.701    clk_IBUF_BUFG
    SLICE_X71Y140        FDRE                                         r  count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 1.203ns (12.626%)  route 8.326ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          8.136     9.215    sub_bytes_mapping/sub_bytes_CP_mapping/reset_IBUF
    SLICE_X70Y168        LUT2 (Prop_lut2_I1_O)        0.124     9.339 r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     9.529    sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg0
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.733     4.867    sub_bytes_mapping/sub_bytes_CP_mapping/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 1.203ns (12.626%)  route 8.326ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          8.136     9.215    sub_bytes_mapping/sub_bytes_CP_mapping/reset_IBUF
    SLICE_X70Y168        LUT2 (Prop_lut2_I1_O)        0.124     9.339 r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     9.529    sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg0
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.733     4.867    sub_bytes_mapping/sub_bytes_CP_mapping/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 1.203ns (12.626%)  route 8.326ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          8.136     9.215    sub_bytes_mapping/sub_bytes_CP_mapping/reset_IBUF
    SLICE_X70Y168        LUT2 (Prop_lut2_I1_O)        0.124     9.339 r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     9.529    sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg0
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.733     4.867    sub_bytes_mapping/sub_bytes_CP_mapping/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.529ns  (logic 1.203ns (12.626%)  route 8.326ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE23                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AE23                 IBUF (Prop_ibuf_I_O)         1.079     1.079 f  reset_IBUF_inst/O
                         net (fo=43, routed)          8.136     9.215    sub_bytes_mapping/sub_bytes_CP_mapping/reset_IBUF
    SLICE_X70Y168        LUT2 (Prop_lut2_I1_O)        0.124     9.339 r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg[3]_i_1/O
                         net (fo=4, routed)           0.190     9.529    sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg0
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.733     4.867    sub_bytes_mapping/sub_bytes_CP_mapping/clk_IBUF_BUFG
    SLICE_X70Y168        FDRE                                         r  sub_bytes_mapping/sub_bytes_CP_mapping/state_addr_reg_reg[3]/C

Slack:                    inf
  Source:                 text_in[23]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.439ns  (logic 1.305ns (13.823%)  route 8.134ns (86.177%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  text_in[23] (IN)
                         net (fo=0)                   0.000     0.000    text_in[23]
    AB22                 IBUF (Prop_ibuf_I_O)         1.057     1.057 r  text_in_IBUF[23]_inst/O
                         net (fo=1, routed)           6.972     8.029    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[23]
    SLICE_X68Y165        LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][7]_i_5/O
                         net (fo=1, routed)           0.546     8.699    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[13][7]_0
    SLICE_X69Y168        LUT5 (Prop_lut5_I4_O)        0.124     8.823 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][7]_i_2/O
                         net (fo=2, routed)           0.616     9.439    mem_text_mapping/ram_s_reg[13][7]_1[7]
    SLICE_X68Y169        FDRE                                         r  mem_text_mapping/ram_s_reg[13][7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        1.730     4.864    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X68Y169        FDRE                                         r  mem_text_mapping/ram_s_reg[13][7]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_in[126]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.345ns  (logic 0.240ns (17.828%)  route 1.105ns (82.172%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  key_in[126] (IN)
                         net (fo=0)                   0.000     0.000    key_in[126]
    L5                   IBUF (Prop_ibuf_I_O)         0.198     0.198 r  key_in_IBUF[126]_inst/O
                         net (fo=1, routed)           1.046     1.244    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[126]
    SLICE_X68Y139        LUT3 (Prop_lut3_I2_O)        0.042     1.286 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][6]_i_1/O
                         net (fo=1, routed)           0.059     1.345    mem_key_mapping/ram_s_reg[0][7]_0[6]
    SLICE_X69Y139        FDRE                                         r  mem_key_mapping/ram_s_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.855     2.133    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X69Y139        FDRE                                         r  mem_key_mapping/ram_s_reg[0][6]/C

Slack:                    inf
  Source:                 key_in[123]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.350ns  (logic 0.231ns (17.148%)  route 1.118ns (82.852%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  key_in[123] (IN)
                         net (fo=0)                   0.000     0.000    key_in[123]
    M6                   IBUF (Prop_ibuf_I_O)         0.182     0.182 r  key_in_IBUF[123]_inst/O
                         net (fo=1, routed)           1.000     1.182    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[123]
    SLICE_X68Y137        LUT3 (Prop_lut3_I2_O)        0.049     1.231 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][3]_i_1/O
                         net (fo=1, routed)           0.118     1.350    mem_key_mapping/ram_s_reg[0][7]_0[3]
    SLICE_X69Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.853     2.131    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][3]/C

Slack:                    inf
  Source:                 key_in[121]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.444ns  (logic 0.238ns (16.459%)  route 1.207ns (83.541%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M4                                                0.000     0.000 r  key_in[121] (IN)
                         net (fo=0)                   0.000     0.000    key_in[121]
    M4                   IBUF (Prop_ibuf_I_O)         0.192     0.192 r  key_in_IBUF[121]_inst/O
                         net (fo=1, routed)           1.090     1.282    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[121]
    SLICE_X68Y138        LUT3 (Prop_lut3_I2_O)        0.046     1.328 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][1]_i_1/O
                         net (fo=1, routed)           0.117     1.444    mem_key_mapping/ram_s_reg[0][7]_0[1]
    SLICE_X69Y138        FDRE                                         r  mem_key_mapping/ram_s_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.855     2.133    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X69Y138        FDRE                                         r  mem_key_mapping/ram_s_reg[0][1]/C

Slack:                    inf
  Source:                 key_in[120]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.254ns (17.465%)  route 1.199ns (82.535%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  key_in[120] (IN)
                         net (fo=0)                   0.000     0.000    key_in[120]
    L4                   IBUF (Prop_ibuf_I_O)         0.206     0.206 r  key_in_IBUF[120]_inst/O
                         net (fo=1, routed)           0.993     1.198    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[120]
    SLICE_X70Y137        LUT3 (Prop_lut3_I2_O)        0.048     1.246 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][0]_i_1/O
                         net (fo=1, routed)           0.206     1.452    mem_key_mapping/ram_s_reg[0][7]_0[0]
    SLICE_X69Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.853     2.131    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X69Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][0]/C

Slack:                    inf
  Source:                 key_in[112]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.454ns  (logic 0.271ns (18.622%)  route 1.183ns (81.378%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N2                                                0.000     0.000 r  key_in[112] (IN)
                         net (fo=0)                   0.000     0.000    key_in[112]
    N2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  key_in_IBUF[112]_inst/O
                         net (fo=1, routed)           1.058     1.283    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[112]
    SLICE_X69Y140        LUT3 (Prop_lut3_I2_O)        0.046     1.329 r  key_gen_mapping/key_gen_DP_mapping/ram_s[1][0]_i_1/O
                         net (fo=1, routed)           0.125     1.454    mem_key_mapping/ram_s_reg[1][7]_0[0]
    SLICE_X68Y140        FDRE                                         r  mem_key_mapping/ram_s_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.855     2.134    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X68Y140        FDRE                                         r  mem_key_mapping/ram_s_reg[1][0]/C

Slack:                    inf
  Source:                 key_in[122]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.239ns (16.044%)  route 1.250ns (83.956%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M5                                                0.000     0.000 r  key_in[122] (IN)
                         net (fo=0)                   0.000     0.000    key_in[122]
    M5                   IBUF (Prop_ibuf_I_O)         0.191     0.191 r  key_in_IBUF[122]_inst/O
                         net (fo=1, routed)           1.071     1.262    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[122]
    SLICE_X67Y137        LUT3 (Prop_lut3_I2_O)        0.048     1.310 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][2]_i_1/O
                         net (fo=1, routed)           0.180     1.489    mem_key_mapping/ram_s_reg[0][7]_0[2]
    SLICE_X66Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.825     2.104    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X66Y137        FDRE                                         r  mem_key_mapping/ram_s_reg[0][2]/C

Slack:                    inf
  Source:                 key_in[106]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.222ns (14.753%)  route 1.284ns (85.247%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N7                                                0.000     0.000 r  key_in[106] (IN)
                         net (fo=0)                   0.000     0.000    key_in[106]
    N7                   IBUF (Prop_ibuf_I_O)         0.177     0.177 r  key_in_IBUF[106]_inst/O
                         net (fo=1, routed)           1.100     1.277    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[106]
    SLICE_X68Y139        LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  key_gen_mapping/key_gen_DP_mapping/ram_s[2][2]_i_1/O
                         net (fo=1, routed)           0.184     1.506    mem_key_mapping/ram_s_reg[2][7]_0[2]
    SLICE_X69Y139        FDRE                                         r  mem_key_mapping/ram_s_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.855     2.133    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X69Y139        FDRE                                         r  mem_key_mapping/ram_s_reg[2][2]/C

Slack:                    inf
  Source:                 key_in[114]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.263ns (17.180%)  route 1.267ns (82.820%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  key_in[114] (IN)
                         net (fo=0)                   0.000     0.000    key_in[114]
    L2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  key_in_IBUF[114]_inst/O
                         net (fo=1, routed)           1.152     1.371    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[114]
    SLICE_X69Y140        LUT3 (Prop_lut3_I2_O)        0.043     1.414 r  key_gen_mapping/key_gen_DP_mapping/ram_s[1][2]_i_1/O
                         net (fo=1, routed)           0.116     1.530    mem_key_mapping/ram_s_reg[1][7]_0[2]
    SLICE_X68Y140        FDRE                                         r  mem_key_mapping/ram_s_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.855     2.134    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X68Y140        FDRE                                         r  mem_key_mapping/ram_s_reg[1][2]/C

Slack:                    inf
  Source:                 key_in[125]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.246ns (15.826%)  route 1.306ns (84.174%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  key_in[125] (IN)
                         net (fo=0)                   0.000     0.000    key_in[125]
    K5                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  key_in_IBUF[125]_inst/O
                         net (fo=1, routed)           1.247     1.445    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[125]
    SLICE_X66Y144        LUT3 (Prop_lut3_I2_O)        0.047     1.492 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][5]_i_1/O
                         net (fo=1, routed)           0.059     1.551    mem_key_mapping/ram_s_reg[0][7]_0[5]
    SLICE_X67Y144        FDRE                                         r  mem_key_mapping/ram_s_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.829     2.108    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X67Y144        FDRE                                         r  mem_key_mapping/ram_s_reg[0][5]/C

Slack:                    inf
  Source:                 key_in[127]
                            (input port)
  Destination:            mem_key_mapping/ram_s_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.553ns  (logic 0.225ns (14.474%)  route 1.329ns (85.526%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L7                                                0.000     0.000 r  key_in[127] (IN)
                         net (fo=0)                   0.000     0.000    key_in[127]
    L7                   IBUF (Prop_ibuf_I_O)         0.181     0.181 r  key_in_IBUF[127]_inst/O
                         net (fo=1, routed)           1.070     1.251    key_gen_mapping/key_gen_DP_mapping/key_in_IBUF[127]
    SLICE_X69Y143        LUT3 (Prop_lut3_I2_O)        0.044     1.295 r  key_gen_mapping/key_gen_DP_mapping/ram_s[0][7]_i_1__0/O
                         net (fo=1, routed)           0.259     1.553    mem_key_mapping/ram_s_reg[0][7]_0[7]
    SLICE_X71Y143        FDRE                                         r  mem_key_mapping/ram_s_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1695, routed)        0.857     2.136    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X71Y143        FDRE                                         r  mem_key_mapping/ram_s_reg[0][7]/C





