<annotationInfo>
<annotationInfo>
<item  id="42" filename="conv_1/conv_1.cpp" linenumber="8" name="add_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln8_fu_3574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="conv_1/conv_1.cpp" linenumber="8" name="icmp_ln8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln8_fu_3580_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="conv_1/conv_1.cpp" linenumber="8" name="r" contextFuncName="conv_1" moduleName="conv_1" rtlName="r_fu_3586_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="conv_1/conv_1.cpp" linenumber="11" name="icmp_ln11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln11_fu_3592_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="conv_1/conv_1.cpp" linenumber="11" name="c" contextFuncName="conv_1" moduleName="conv_1" rtlName="c_fu_3598_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_fu_3604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_1/conv_1.cpp" linenumber="35" name="add_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln35_fu_3608_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="61" filename="conv_1/conv_1.cpp" linenumber="35" name="tmp_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_161_fu_3614_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_1_fu_3622_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_31_fu_3627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln_fu_3633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_2_fu_3641_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_fu_3646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_1_fu_3652_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_3_fu_3660_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_32_fu_3665_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_2_fu_3671_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="74" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_4_fu_3679_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="76" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_33_fu_3684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_3_fu_3690_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_5_fu_3698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_34_fu_3703_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_4_fu_3709_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_6_fu_3717_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_35_fu_3722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_5_fu_3728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_7_fu_3736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_36_fu_3741_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_6_fu_3747_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_8_fu_3755_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_37_fu_3760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_7_fu_3766_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_9_fu_3774_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_38_fu_3779_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_8_fu_3785_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_10_fu_3793_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_39_fu_3798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_9_fu_3804_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_11_fu_3812_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="104" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_40_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_s_fu_3823_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_12_fu_3831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_41_fu_3836_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_10_fu_3842_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_13_fu_3850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_42_fu_3855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_11_fu_3861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_14_fu_3869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_43_fu_3874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_12_fu_3880_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="118" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_15_fu_3888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_44_fu_3893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_13_fu_3899_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="122" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_16_fu_3907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_45_fu_3912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_14_fu_3918_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_17_fu_3926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_46_fu_3931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_15_fu_3937_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_18_fu_3945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_47_fu_3950_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_16_fu_3956_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_19_fu_3964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_48_fu_3969_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_17_fu_3975_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_20_fu_3983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_49_fu_3988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_18_fu_3994_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_21_fu_4002_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_50_fu_4007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="145" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_19_fu_4013_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_22_fu_4021_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_51_fu_4026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="149" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_20_fu_4032_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_23_fu_4040_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_52_fu_4045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_21_fu_4051_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="154" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_24_fu_4059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_53_fu_4064_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_22_fu_4070_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="158" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_25_fu_4078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_54_fu_4083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_23_fu_4089_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_26_fu_4097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_55_fu_4102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_24_fu_4108_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_27_fu_4116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_56_fu_4121_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_25_fu_4127_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_28_fu_4135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="172" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_57_fu_4140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_26_fu_4146_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_29_fu_4154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="176" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_58_fu_4159_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_27_fu_4165_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_30_fu_4173_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_59_fu_4178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="181" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_28_fu_4184_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_31_fu_4192_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_60_fu_4197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="185" filename="conv_1/conv_1.cpp" linenumber="35" name="or_ln35_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln35_29_fu_4203_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="conv_1/conv_1.cpp" linenumber="35" name="zext_ln35_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln35_32_fu_4211_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_fu_4216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="194" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_fu_4220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_fu_4226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_162_fu_4232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_fu_4240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="203" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_fu_4244_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="204" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_fu_4250_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="205" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_fu_4254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="206" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_163_fu_4260_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="207" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_1_fu_4268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="208" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_164_fu_4272_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="209" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_2_fu_4280_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="210" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_1_fu_4284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="211" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_1_fu_4290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="216" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_fu_4294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="217" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_fu_4298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="219" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_fu_4304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="224" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_6_fu_4310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="225" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_64_fu_4314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="226" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_fu_4319_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="227" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_4_fu_4325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="228" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_32_fu_4331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="229" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_7_fu_4337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="230" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_65_fu_4341_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="231" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_4_fu_4346_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="232" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_fu_4350_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="233" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl3_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl3_cast_fu_4354_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="234" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_5_fu_4362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="239" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_fu_4368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="241" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_fu_4374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="245" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_13_fu_4380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="246" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_14_fu_4384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="247" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_68_fu_4388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="248" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_15_fu_4393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="250" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_69_fu_4398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="251" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_16_fu_4403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="255" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="256" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="265" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="266" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_fu_4408_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="267" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_2_fu_4412_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_fu_4422_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_fu_4426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_1_fu_4432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_fu_4438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_fu_4444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_fu_4450_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="282" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_1_fu_4459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="283" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_1_fu_4463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="285" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_1_fu_4469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_165_fu_4475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_3_fu_4483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_2_fu_4487_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_2_fu_4493_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_1_fu_4497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_166_fu_4503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_4_fu_4511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_167_fu_4515_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_5_fu_4523_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_3_fu_4527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_3_fu_4533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_1_fu_4537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_1_fu_4541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_1_fu_4547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_11_fu_4553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="314" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_66_fu_4557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_1_fu_4562_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="316" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_8_fu_4568_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_33_fu_4574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_12_fu_4580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="319" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_67_fu_4584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="320" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_7_fu_4589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_1_fu_4593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl8_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl8_cast_fu_4597_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="323" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_9_fu_4605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_1_fu_4611_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_1_fu_4617_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="334" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_22_fu_4623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_23_fu_4627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_72_fu_4631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_24_fu_4636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_73_fu_4641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_25_fu_4646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_1_fu_4651_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="356" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_5_fu_4655_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_1_fu_4665_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_2_fu_4669_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_3_fu_4675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_1_fu_4681_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="361" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_1_fu_4687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_1" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_1_fu_4693_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_2_fu_4702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_2_fu_4706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="374" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_2_fu_4712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="379" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_168_fu_4718_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_8_fu_4726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_6_fu_4730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_5_fu_4736_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="383" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_2_fu_4740_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_169_fu_4746_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_9_fu_4754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_170_fu_4758_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_10_fu_4766_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="388" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_7_fu_4770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_6_fu_4776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_2_fu_4780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_2_fu_4784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="397" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_2_fu_4790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_20_fu_4796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_70_fu_4800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_2_fu_4805_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_12_fu_4811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="406" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_34_fu_4817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_21_fu_4823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_71_fu_4827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_10_fu_4832_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="410" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_2_fu_4836_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl1_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl1_cast_fu_4840_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_13_fu_4848_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_2_fu_4854_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="419" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_2_fu_4860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_31_fu_4866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="424" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_32_fu_4870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_76_fu_4874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_33_fu_4879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="428" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_77_fu_4884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="429" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_34_fu_4889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="433" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="434" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="443" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="444" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_2_fu_4894_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="445" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_10_fu_4898_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="446" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_2_fu_4908_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="447" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_4_fu_4912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="448" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_5_fu_4918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="449" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_2_fu_4924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="450" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="451" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_2_fu_4930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="452" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_2" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_2_fu_4936_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="460" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_3_fu_4945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="461" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_3_fu_4949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="463" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_3_fu_4955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="468" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_171_fu_4961_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="469" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_17_fu_4969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="470" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_10_fu_4973_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="471" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_8_fu_4979_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="472" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_3_fu_4983_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="473" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_172_fu_4989_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="474" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_18_fu_4997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="475" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_173_fu_5001_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="476" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_19_fu_5009_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="477" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_11_fu_5013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="478" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_9_fu_5019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="483" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_3_fu_5023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="484" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_3_fu_5027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="486" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_3_fu_5033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="491" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_29_fu_5039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="492" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_74_fu_5043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_3_fu_5048_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_16_fu_5054_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_35_fu_5060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_30_fu_5066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="497" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_75_fu_5070_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_13_fu_5075_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_3_fu_5079_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl5_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl5_cast_fu_5083_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="501" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_17_fu_5091_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_3_fu_5097_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_3_fu_5103_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="512" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_40_fu_5109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="513" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_41_fu_5113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="514" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_80_fu_5117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="515" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_42_fu_5122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="517" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_81_fu_5127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="518" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_43_fu_5132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_3_fu_5137_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_16_fu_5141_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_3_fu_5151_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_6_fu_5155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="537" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_7_fu_5161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="538" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_3_fu_5167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="539" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="540" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_3_fu_5173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="541" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_3" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_3_fu_5179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="549" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_4_fu_5188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_4_fu_5192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_4_fu_5198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_174_fu_5204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_26_fu_5212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="559" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_14_fu_5216_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="560" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_11_fu_5222_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="561" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_4_fu_5226_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="562" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_175_fu_5232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="563" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_27_fu_5240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="564" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_176_fu_5244_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="565" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_28_fu_5252_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="566" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_15_fu_5256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="567" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_12_fu_5262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_4_fu_5266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_4_fu_5270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_4_fu_5276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_38_fu_5282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_78_fu_5286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_4_fu_5291_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_20_fu_5297_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_36_fu_5303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_39_fu_5309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_79_fu_5313_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="587" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_16_fu_5318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="588" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_4_fu_5322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="589" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl7_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl7_cast_fu_5326_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="590" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_21_fu_5334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="595" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_4_fu_5340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="597" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_4_fu_5346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="601" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_49_fu_5352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_50_fu_5356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_84_fu_5360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_51_fu_5365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_85_fu_5370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_52_fu_5375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="621" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="622" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_4_fu_5380_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="623" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_21_fu_5384_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="624" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_4_fu_5394_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="625" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_8_fu_5398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="626" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_9_fu_5404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_4_fu_5410_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="629" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_4_fu_5416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_4" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_4_fu_5422_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_5_fu_5431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_5_fu_5435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_5_fu_5441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="646" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_177_fu_5447_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="647" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_35_fu_5455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="648" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_18_fu_5459_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="649" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_14_fu_5465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="650" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_5_fu_5469_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="651" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_178_fu_5475_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="652" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_36_fu_5483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="653" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_179_fu_5487_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="654" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_37_fu_5495_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="655" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_19_fu_5499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_15_fu_5505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_5_fu_5509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_5_fu_5513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_5_fu_5519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="669" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_47_fu_5525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="670" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_82_fu_5529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="671" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_5_fu_5534_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="672" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_24_fu_5540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="673" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_37_fu_5546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="674" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_48_fu_5552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="675" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_83_fu_5556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="676" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_19_fu_5561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_5_fu_5565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl11_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl11_cast_fu_5569_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_25_fu_5577_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_5_fu_5583_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_5_fu_5589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_58_fu_5595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_59_fu_5599_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_88_fu_5603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="693" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_60_fu_5608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="695" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_89_fu_5613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="696" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_61_fu_5618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="700" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="701" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_5_fu_5623_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_26_fu_5627_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_5_fu_5637_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_10_fu_5641_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_11_fu_5647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_5_fu_5653_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_5_fu_5659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_5" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_5_fu_5665_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="727" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_6_fu_5674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="728" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_6_fu_5678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="730" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_6_fu_5684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_180_fu_5690_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_44_fu_5698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_22_fu_5702_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_17_fu_5708_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_6_fu_5712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_181_fu_5718_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_45_fu_5726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_182_fu_5730_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_46_fu_5738_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_23_fu_5742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_18_fu_5748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="750" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_6_fu_5752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="751" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_6_fu_5756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="753" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_6_fu_5762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="758" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_56_fu_5768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="759" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_86_fu_5772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="760" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_6_fu_5777_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="761" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_28_fu_5783_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_38_fu_5789_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_57_fu_5795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_87_fu_5799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_22_fu_5804_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_6_fu_5808_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl13_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl13_cast_fu_5812_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_29_fu_5820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="773" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_6_fu_5826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="775" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_6_fu_5832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="779" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_67_fu_5838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="780" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_68_fu_5842_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="781" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_92_fu_5846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="782" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_69_fu_5851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_93_fu_5856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_70_fu_5861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="799" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="800" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_6_fu_5866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="801" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_31_fu_5870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="802" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_6_fu_5880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="803" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_12_fu_5884_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="804" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_13_fu_5890_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="805" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_6_fu_5896_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="806" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="807" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_6_fu_5902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="808" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_6" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_6_fu_5908_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_7_fu_5917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_7_fu_5921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_7_fu_5927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_183_fu_5933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_53_fu_5941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_26_fu_5945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="827" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_20_fu_5951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="828" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_7_fu_5955_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="829" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_184_fu_5961_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="830" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_54_fu_5969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="831" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_185_fu_5973_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="832" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_55_fu_5981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="833" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_27_fu_5985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="834" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_21_fu_5991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_7_fu_5995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_7_fu_5999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_7_fu_6005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_65_fu_6011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_90_fu_6015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_7_fu_6020_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_32_fu_6026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_39_fu_6032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_66_fu_6038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_91_fu_6042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_25_fu_6047_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="855" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_7_fu_6051_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="856" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl15_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl15_cast_fu_6055_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="857" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_33_fu_6063_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="862" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_7_fu_6069_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="864" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_7_fu_6075_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_76_fu_6081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_77_fu_6085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_96_fu_6089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_78_fu_6094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_97_fu_6099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_79_fu_6104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="878" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="879" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="888" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_7_fu_6109_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_36_fu_6113_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_7_fu_6123_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_14_fu_6127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_15_fu_6133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_7_fu_6139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_7_fu_6145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_7" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_7_fu_6151_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="905" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_8_fu_6160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="906" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_8_fu_6164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="908" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_8_fu_6170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="913" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_186_fu_6176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="914" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_62_fu_6184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="915" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_30_fu_6188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="916" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_23_fu_6194_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_8_fu_6198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_187_fu_6204_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_63_fu_6212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_188_fu_6216_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_64_fu_6224_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_31_fu_6228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_24_fu_6234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_8_fu_6238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_8_fu_6242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="931" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_8_fu_6248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="936" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_74_fu_6254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="937" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_94_fu_6258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="938" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_8_fu_6263_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="939" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_36_fu_6269_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="940" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_40_fu_6275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="941" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_75_fu_6281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="942" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_95_fu_6285_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="943" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_28_fu_6290_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="944" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_8_fu_6294_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl17_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl17_cast_fu_6298_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_37_fu_6306_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_8_fu_6312_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_8_fu_6318_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_85_fu_6324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_86_fu_6328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_100_fu_6332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_87_fu_6337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="962" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_101_fu_6342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="963" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_88_fu_6347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="967" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="968" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_8_fu_6352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_41_fu_6356_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_8_fu_6366_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_16_fu_6370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_17_fu_6376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="983" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_8_fu_6382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="984" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="985" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_8_fu_6388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="986" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_8" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_8_fu_6394_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="994" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_9_fu_6403_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_9_fu_6407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_9_fu_6413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_189_fu_6419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_71_fu_6427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_34_fu_6431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_26_fu_6437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_9_fu_6441_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_190_fu_6447_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_72_fu_6455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_191_fu_6459_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_73_fu_6467_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1011" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_35_fu_6471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1012" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_27_fu_6477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1017" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_9_fu_6481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1018" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_9_fu_6485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1020" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_9_fu_6491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_83_fu_6497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_98_fu_6501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_9_fu_6506_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_40_fu_6512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_41_fu_6518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_84_fu_6524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_99_fu_6528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_31_fu_6533_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_9_fu_6537_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl19_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl19_cast_fu_6541_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_41_fu_6549_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1040" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_9_fu_6555_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1042" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_9_fu_6561_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1046" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_94_fu_6567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1047" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_95_fu_6571_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1048" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_104_fu_6575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1049" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_96_fu_6580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_105_fu_6585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_97_fu_6590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1067" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_9_fu_6595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1068" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_46_fu_6599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1069" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_9_fu_6609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1070" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_18_fu_6613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1071" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_19_fu_6619_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1072" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_9_fu_6625_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1073" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1074" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_9_fu_6631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1075" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_9" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_9_fu_6637_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_10_fu_6646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_10_fu_6650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_10_fu_6656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1091" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_192_fu_6662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1092" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_80_fu_6670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1093" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_38_fu_6674_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1094" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_29_fu_6680_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1095" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_10_fu_6684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1096" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_193_fu_6690_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1097" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_81_fu_6698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1098" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_194_fu_6702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1099" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_82_fu_6710_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1100" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_39_fu_6714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1101" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_30_fu_6720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_10_fu_6724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_10_fu_6728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_10_fu_6734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_92_fu_6740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_102_fu_6744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_10_fu_6749_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1117" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_44_fu_6755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1118" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_42_fu_6761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1119" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_93_fu_6767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1120" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_103_fu_6771_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1121" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_34_fu_6776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1122" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_10_fu_6780_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1123" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl21_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl21_cast_fu_6784_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1124" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_45_fu_6792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_10_fu_6798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_10_fu_6804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1135" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_103_fu_6810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1136" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_104_fu_6814_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_108_fu_6818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_105_fu_6823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1140" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_109_fu_6828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1141" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_106_fu_6833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1145" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1146" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_s" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1155" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1156" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_10_fu_6838_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1157" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_51_fu_6842_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1158" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_10_fu_6852_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1159" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_20_fu_6856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1160" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_21_fu_6862_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1161" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_10_fu_6868_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1163" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_10_fu_6874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1164" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_10_fu_6880_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_11_fu_6889_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1173" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_11_fu_6893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1175" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_11_fu_6899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1180" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_195_fu_6905_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1181" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_89_fu_6913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1182" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_42_fu_6917_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1183" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_32_fu_6923_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1184" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_11_fu_6927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1185" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_196_fu_6933_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1186" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_90_fu_6941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1187" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_197_fu_6945_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_91_fu_6953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1189" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_43_fu_6957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_33_fu_6963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1195" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_11_fu_6967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1196" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_11_fu_6971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1198" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_11_fu_6977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1203" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_101_fu_6983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1204" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_106_fu_6987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1205" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_11_fu_6992_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1206" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_48_fu_6998_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1207" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_43_fu_7004_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1208" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_102_fu_7010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1209" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_107_fu_7014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_37_fu_7019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1211" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_11_fu_7023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1212" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl23_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl23_cast_fu_7027_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_49_fu_7035_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_11_fu_7041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_11_fu_7047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1224" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_112_fu_7053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1225" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_113_fu_7057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1226" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_112_fu_7061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1227" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_114_fu_7066_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1229" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_113_fu_7071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1230" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_115_fu_7076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1234" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_10" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1244" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1245" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_11_fu_7081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1246" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_56_fu_7085_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1247" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_11_fu_7095_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1248" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_22_fu_7099_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1249" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_23_fu_7105_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1250" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_11_fu_7111_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1251" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1252" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_11_fu_7117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1253" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_11_fu_7123_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1261" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_12_fu_7132_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1262" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_12_fu_7136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1264" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_12_fu_7142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1269" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_198_fu_7148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1270" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_98_fu_7156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1271" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_46_fu_7160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_35_fu_7166_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1273" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_12_fu_7170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1274" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_199_fu_7176_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1275" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_99_fu_7184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1276" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_200_fu_7188_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1277" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_100_fu_7196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_47_fu_7200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1279" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_36_fu_7206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1284" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_12_fu_7210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1285" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_12_fu_7214_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1287" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_12_fu_7220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_110_fu_7226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_110_fu_7230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1294" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_12_fu_7235_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1295" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_52_fu_7241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1296" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_44_fu_7247_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_111_fu_7253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_111_fu_7257_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1299" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_40_fu_7262_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_12_fu_7266_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1301" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl25_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl25_cast_fu_7270_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1302" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_53_fu_7278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1307" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_12_fu_7284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1309" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_12_fu_7290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1313" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_121_fu_7296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1314" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_122_fu_7300_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1315" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_116_fu_7304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1316" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_123_fu_7309_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_117_fu_7314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1319" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_124_fu_7319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1323" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_11" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1333" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1334" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_12_fu_7324_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1335" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_61_fu_7328_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1336" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_12_fu_7338_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1337" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_24_fu_7342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1338" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_25_fu_7348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1339" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_12_fu_7354_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1340" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1341" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_12_fu_7360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_12_fu_7366_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1350" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_13_fu_7375_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1351" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_13_fu_7379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1353" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_13_fu_7385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1358" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_201_fu_7391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1359" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_107_fu_7399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1360" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_50_fu_7403_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1361" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_38_fu_7409_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1362" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_13_fu_7413_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1363" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_202_fu_7419_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1364" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_108_fu_7427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1365" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_203_fu_7431_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1366" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_109_fu_7439_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1367" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_51_fu_7443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1368" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_39_fu_7449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1373" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_13_fu_7453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1374" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_13_fu_7457_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1376" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_13_fu_7463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1381" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_119_fu_7469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1382" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_114_fu_7473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1383" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_13_fu_7478_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1384" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_56_fu_7484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1385" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_45_fu_7490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1386" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_120_fu_7496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1387" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_115_fu_7500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1388" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_43_fu_7505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1389" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_13_fu_7509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1390" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl27_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl27_cast_fu_7513_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1391" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_57_fu_7521_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1396" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_13_fu_7527_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_13_fu_7533_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_130_fu_7539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_131_fu_7543_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_120_fu_7547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_132_fu_7552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1407" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_121_fu_7557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1408" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_133_fu_7562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1412" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1413" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_12" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1422" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1423" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_13_fu_7567_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_66_fu_7571_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_13_fu_7581_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1426" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_26_fu_7585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1427" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_27_fu_7591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1428" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_13_fu_7597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1429" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1430" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_13_fu_7603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1431" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_13_fu_7609_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1439" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_14_fu_7618_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1440" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_14_fu_7622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1442" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_14_fu_7628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1447" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_204_fu_7634_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_116_fu_7642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1449" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_54_fu_7646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1450" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_41_fu_7652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1451" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_14_fu_7656_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1452" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_205_fu_7662_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1453" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_117_fu_7670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1454" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_206_fu_7674_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1455" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_118_fu_7682_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1456" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_55_fu_7686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_42_fu_7692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_14_fu_7696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1463" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_14_fu_7700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1465" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_14_fu_7706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1470" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_128_fu_7712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1471" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_118_fu_7716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1472" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_14_fu_7721_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1473" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_60_fu_7727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1474" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_46_fu_7733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1475" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_129_fu_7739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1476" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_119_fu_7743_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1477" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_46_fu_7748_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1478" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_14_fu_7752_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1479" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl29_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl29_cast_fu_7756_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1480" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_61_fu_7764_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1485" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_14_fu_7770_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1487" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_14_fu_7776_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1491" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_139_fu_7782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1492" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_140_fu_7786_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1493" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_124_fu_7790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1494" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_141_fu_7795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1496" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_125_fu_7800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1497" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_142_fu_7805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1501" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1502" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_13" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1511" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1512" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_14_fu_7810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1513" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_71_fu_7814_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1514" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_14_fu_7824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1515" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_28_fu_7828_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1516" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_29_fu_7834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1517" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_14_fu_7840_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1518" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1519" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_14_fu_7846_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1520" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_14_fu_7852_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1528" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_15_fu_7861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1529" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_15_fu_7865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1531" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_15_fu_7871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1536" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_207_fu_7877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1537" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_125_fu_7885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1538" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_58_fu_7889_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1539" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_44_fu_7895_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_15_fu_7899_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1541" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_208_fu_7905_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1542" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_126_fu_7913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1543" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_209_fu_7917_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1544" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_127_fu_7925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1545" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_59_fu_7929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1546" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_45_fu_7935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1551" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_15_fu_7939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1552" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_15_fu_7943_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1554" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_15_fu_7949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1559" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_137_fu_7955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_122_fu_7959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1561" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_15_fu_7964_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1562" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_64_fu_7970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1563" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_47_fu_7976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1564" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_138_fu_7982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_123_fu_7986_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1566" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_49_fu_7991_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1567" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_15_fu_7995_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1568" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl31_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl31_cast_fu_7999_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1569" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_65_fu_8007_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1574" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_15_fu_8013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1576" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_15_fu_8019_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1580" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_148_fu_8025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1581" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_149_fu_8029_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1582" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_128_fu_8033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1583" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_150_fu_8038_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_129_fu_8043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1586" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_151_fu_8048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1590" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1591" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_14" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1600" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1601" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_15_fu_8053_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1602" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_110_fu_8057_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1603" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_15_fu_8067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1604" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_30_fu_8071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1605" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_31_fu_8077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1606" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_15_fu_8083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1607" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_128" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1608" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_15_fu_8089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1609" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_15_fu_8095_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1617" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_16_fu_8104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1618" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_16_fu_8108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1620" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_16_fu_8114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1625" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_210_fu_8120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1626" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_134_fu_8128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1627" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_62_fu_8132_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1628" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_47_fu_8138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1629" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_16_fu_8142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1630" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_211_fu_8148_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1631" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_135_fu_8156_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1632" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_212_fu_8160_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1633" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_136_fu_8168_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1634" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_63_fu_8172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_48_fu_8178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_16_fu_8182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1641" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_16_fu_8186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1643" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_16_fu_8192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1648" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_146_fu_8198_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1649" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_126_fu_8202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1650" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_16_fu_8207_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1651" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_68_fu_8213_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1652" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_48_fu_8219_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1653" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_147_fu_8225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1654" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_127_fu_8229_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1655" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_52_fu_8234_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1656" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_16_fu_8238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1657" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl33_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl33_cast_fu_8242_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1658" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_69_fu_8250_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1663" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_16_fu_8256_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_16_fu_8262_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1669" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_157_fu_8268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_158_fu_8272_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1671" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_132_fu_8276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1672" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_159_fu_8281_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1674" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_133_fu_8286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1675" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_160_fu_8291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1679" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1680" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_15" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1689" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_16_fu_8296_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1691" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_129" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_129_fu_8300_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1692" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_16_fu_8310_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1693" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_32" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_32_fu_8314_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1694" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_33" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_33_fu_8320_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1695" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_16_fu_8326_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1696" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1697" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_16_fu_8332_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1698" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_16_fu_8338_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1706" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_17_fu_8347_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1707" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_17_fu_8351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1709" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_17_fu_8357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1714" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_213_fu_8363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1715" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_143_fu_8371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1716" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_66_fu_8375_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1717" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_50_fu_8381_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1718" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_17_fu_8385_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1719" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_214_fu_8391_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_144_fu_8399_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1721" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_215_fu_8403_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1722" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_145_fu_8411_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1723" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_67_fu_8415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1724" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_51_fu_8421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1729" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_17_fu_8425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1730" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_17_fu_8429_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1732" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_17_fu_8435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1737" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_155_fu_8441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1738" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_130" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_130_fu_8445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1739" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_17_fu_8450_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1740" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_72_fu_8456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1741" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_49_fu_8462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1742" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_156_fu_8468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1743" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_131_fu_8472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1744" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_55_fu_8477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1745" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_17_fu_8481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1746" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl35_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl35_cast_fu_8485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1747" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_73_fu_8493_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1752" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_17_fu_8499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1754" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_17_fu_8505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1758" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_166_fu_8511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1759" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_167_fu_8515_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1760" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_136_fu_8519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1761" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_168_fu_8524_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1763" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_137_fu_8529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1764" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_169_fu_8534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1768" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1769" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_16" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1778" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1779" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_17_fu_8539_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1780" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_131" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_131_fu_8543_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1781" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_17_fu_8553_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1782" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_34" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_34_fu_8557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1783" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_35" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_35_fu_8563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1784" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_17_fu_8569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1785" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_132" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1786" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_17_fu_8575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1787" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_17_fu_8581_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1795" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_18_fu_8590_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1796" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_18_fu_8594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1798" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_18_fu_8600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1803" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_216_fu_8606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1804" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_152_fu_8614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_70_fu_8618_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1806" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_53_fu_8624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1807" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_18_fu_8628_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1808" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_217_fu_8634_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1809" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_153_fu_8642_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1810" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_218_fu_8646_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1811" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_154_fu_8654_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1812" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_71_fu_8658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1813" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_54_fu_8664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1818" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_18_fu_8668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1819" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_18_fu_8672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1821" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_18_fu_8678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1826" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_164_fu_8684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1827" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_134_fu_8688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1828" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_18_fu_8693_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1829" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_76_fu_8699_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1830" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_50_fu_8705_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1831" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_165_fu_8711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1832" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_135_fu_8715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1833" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_58_fu_8720_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1834" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_18_fu_8724_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1835" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl37_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl37_cast_fu_8728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1836" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_77_fu_8736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1841" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_18_fu_8742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1843" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_18_fu_8748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1847" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_175_fu_8754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1848" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_176_fu_8758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1849" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_140_fu_8762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1850" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_177_fu_8767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1852" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_141_fu_8772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1853" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_178_fu_8777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1857" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1858" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_17" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1867" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1868" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_18_fu_8782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1869" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_133" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_133_fu_8786_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1870" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_18_fu_8796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1871" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_36" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_36_fu_8800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1872" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_37" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_37_fu_8806_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1873" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_18_fu_8812_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1874" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_134" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1875" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_18_fu_8818_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1876" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_18_fu_8824_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1884" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_19_fu_8833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1885" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_19_fu_8837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1887" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_19_fu_8843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1892" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_219_fu_8849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1893" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_161_fu_8857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1894" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_74_fu_8861_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1895" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_56_fu_8867_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1896" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_19_fu_8871_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1897" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_220_fu_8877_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1898" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_162_fu_8885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1899" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_221_fu_8889_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1900" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_163_fu_8897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1901" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_75_fu_8901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1902" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_57_fu_8907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1907" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_19_fu_8911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1908" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_19_fu_8915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1910" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_19_fu_8921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1915" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_173_fu_8927_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1916" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_138_fu_8931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1917" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_19_fu_8936_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1918" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_80_fu_8942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1919" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_51_fu_8948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1920" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_174_fu_8954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1921" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_139_fu_8958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1922" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_61_fu_8963_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1923" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_19_fu_8967_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1924" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl39_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl39_cast_fu_8971_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1925" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_81_fu_8979_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1930" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_19_fu_8985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1932" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_19_fu_8991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1936" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_184_fu_8997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1937" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_185_fu_9001_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1938" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_144_fu_9005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1939" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_186_fu_9010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1941" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_145_fu_9015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1942" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_187_fu_9020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1946" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1947" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_18" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1956" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1957" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_19_fu_9025_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1958" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_135" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_135_fu_9029_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1959" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_19_fu_9039_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1960" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_38" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_38_fu_9043_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1961" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_39" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_39_fu_9049_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1962" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_19_fu_9055_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1963" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_136" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1964" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_19_fu_9061_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1965" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_19_fu_9067_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1973" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_20_fu_9076_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1974" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_20_fu_9080_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1976" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_20_fu_9086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1981" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_222_fu_9092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1982" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_170_fu_9100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1983" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_78_fu_9104_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1984" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_59_fu_9110_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1985" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_20_fu_9114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1986" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_223_fu_9120_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1987" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_171_fu_9128_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1988" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_224_fu_9132_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1989" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_172_fu_9140_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1990" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_79_fu_9144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1991" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_60_fu_9150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1996" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_20_fu_9154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1997" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_20_fu_9158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1999" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_20_fu_9164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2004" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_182_fu_9170_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2005" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_142_fu_9174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2006" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_20_fu_9179_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2007" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_84_fu_9185_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2008" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_52_fu_9191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2009" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_183_fu_9197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2010" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_143_fu_9201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2011" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_64" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_64_fu_9206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2012" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_20_fu_9210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2013" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl41_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl41_cast_fu_9214_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2014" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_85_fu_9222_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2019" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_20_fu_9228_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2021" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_20_fu_9234_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2025" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_193" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_193_fu_9240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2026" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_194" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_194_fu_9244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2027" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_148_fu_9248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2028" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_195" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_195_fu_9253_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2030" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_149_fu_9258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2031" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_196" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_196_fu_9263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2035" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2036" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_19" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2045" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2046" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_20_fu_9268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2047" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_137" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_137_fu_9272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2048" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_20_fu_9282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2049" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_40" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_40_fu_9286_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2050" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_41" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_41_fu_9292_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2051" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_20_fu_9298_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2052" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_138" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2053" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_20_fu_9304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2054" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_20_fu_9310_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2062" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_21_fu_9319_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2063" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_21_fu_9323_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2065" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_21_fu_9329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2070" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_225_fu_9335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2071" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_179_fu_9343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2072" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_82_fu_9347_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2073" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_62_fu_9353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2074" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_21_fu_9357_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2075" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_226_fu_9363_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2076" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_180_fu_9371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2077" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_227_fu_9375_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2078" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_181_fu_9383_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2079" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_83_fu_9387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2080" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_63_fu_9393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2085" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_21_fu_9397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2086" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_21_fu_9401_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2088" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_21_fu_9407_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2093" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_191_fu_9413_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2094" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_146_fu_9417_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2095" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_21_fu_9422_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2096" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_88_fu_9428_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2097" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_53_fu_9434_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2098" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_192" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_192_fu_9440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2099" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_147_fu_9444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2100" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_67" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_67_fu_9449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2101" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_21_fu_9453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2102" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl43_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl43_cast_fu_9457_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2103" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_89_fu_9465_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2108" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_21_fu_9471_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2110" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_21_fu_9477_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2114" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_202" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_202_fu_9483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2115" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_203" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_203_fu_9487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2116" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_152_fu_9491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2117" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_204" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_204_fu_9496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2119" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_153_fu_9501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2120" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_205" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_205_fu_9506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2124" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2125" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_20" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2134" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2135" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_21_fu_9511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2136" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_139" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_139_fu_9515_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2137" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_21_fu_9525_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2138" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_42" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_42_fu_9529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2139" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_43" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_43_fu_9535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2140" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_21_fu_9541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2141" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_140" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2142" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_21_fu_9547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2143" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_21_fu_9553_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2151" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_22_fu_9562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2152" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_22_fu_9566_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2154" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_22_fu_9572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2159" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_228_fu_9578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2160" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_188_fu_9586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2161" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_86_fu_9590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2162" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_65" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_65_fu_9596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2163" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_22_fu_9600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2164" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_229_fu_9606_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2165" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_189_fu_9614_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2166" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_230_fu_9618_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2167" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_190_fu_9626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2168" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_87_fu_9630_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2169" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_66" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_66_fu_9636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2174" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_22_fu_9640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2175" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_22_fu_9644_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2177" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_22_fu_9650_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2182" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_200" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_200_fu_9656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2183" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_150_fu_9660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2184" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_22_fu_9665_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2185" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_92_fu_9671_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2186" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_54_fu_9677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2187" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_201" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_201_fu_9683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2188" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_151_fu_9687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2189" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_70" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_70_fu_9692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2190" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_22_fu_9696_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2191" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl45_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl45_cast_fu_9700_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2192" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_93_fu_9708_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2197" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_22_fu_9714_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2199" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_22_fu_9720_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2203" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_211" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_211_fu_9726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2204" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_212" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_212_fu_9730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2205" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_156_fu_9734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2206" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_213" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_213_fu_9739_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2208" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_157_fu_9744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2209" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_214" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_214_fu_9749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2213" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2214" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_21" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2223" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2224" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_22_fu_9754_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2225" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_141" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_141_fu_9758_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2226" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_22_fu_9768_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2227" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_44" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_44_fu_9772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2228" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_45" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_45_fu_9778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2229" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_22_fu_9784_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2230" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_142" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2231" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_22_fu_9790_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2232" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_22_fu_9796_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2240" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_23_fu_9805_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2241" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_23_fu_9809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2243" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_23_fu_9815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2248" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_231_fu_9821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2249" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_197" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_197_fu_9829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2250" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_90_fu_9833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2251" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_68" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_68_fu_9839_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2252" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_23_fu_9843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2253" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_232_fu_9849_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2254" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_198" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_198_fu_9857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2255" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_233_fu_9861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2256" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_199" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_199_fu_9869_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2257" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_91_fu_9873_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2258" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_69" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_69_fu_9879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2263" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_23_fu_9883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2264" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_23_fu_9887_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2266" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_23_fu_9893_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2271" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_209" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_209_fu_9899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2272" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_154_fu_9903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2273" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_23_fu_9908_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2274" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_96" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_96_fu_9914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2275" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_55_fu_9920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2276" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_210" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_210_fu_9926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2277" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_155_fu_9930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2278" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_73" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_73_fu_9935_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2279" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_23_fu_9939_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2280" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl47_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl47_cast_fu_9943_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2281" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_97" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_97_fu_9951_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2286" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_23_fu_9957_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2288" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_23_fu_9963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2292" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_220" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_220_fu_9969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2293" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_221" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_221_fu_9973_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2294" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_160_fu_9977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2295" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_222" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_222_fu_9982_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2297" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_161" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_161_fu_9987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2298" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_223" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_223_fu_9992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2302" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2303" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_22" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2312" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2313" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_23_fu_9997_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2314" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_143" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_143_fu_10001_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2315" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_23_fu_10011_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2316" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_46" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_46_fu_10015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2317" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_47" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_47_fu_10021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2318" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_23_fu_10027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2319" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_144" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2320" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_23_fu_10033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2321" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_23_fu_10039_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2329" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_24_fu_10048_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2330" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_24_fu_10052_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2332" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_24_fu_10058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2337" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_234_fu_10064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2338" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_206" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_206_fu_10072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2339" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_94_fu_10076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2340" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_71" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_71_fu_10082_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2341" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_24_fu_10086_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2342" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_235_fu_10092_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2343" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_207" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_207_fu_10100_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2344" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_236_fu_10104_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2345" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_208" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_208_fu_10112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2346" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_95_fu_10116_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2347" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_72" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_72_fu_10122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2352" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_24_fu_10126_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2353" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_24_fu_10130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2355" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_24_fu_10136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2360" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_218" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_218_fu_10142_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2361" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_158_fu_10146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2362" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_24_fu_10151_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2363" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_100" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_100_fu_10157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2364" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_56_fu_10163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2365" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_219" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_219_fu_10169_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2366" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_159_fu_10173_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2367" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_76" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_76_fu_10178_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2368" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_24_fu_10182_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2369" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl49_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl49_cast_fu_10186_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2370" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_101" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_101_fu_10194_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2375" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_24_fu_10200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2377" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_24_fu_10206_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2381" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_229" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_229_fu_10212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2382" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_230" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_230_fu_10216_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2383" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_164" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_164_fu_10220_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2384" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_231" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_231_fu_10225_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2386" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_165" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_165_fu_10230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2387" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_232" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_232_fu_10235_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2391" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2392" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_23" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2401" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2402" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_24_fu_10240_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2403" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_145" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_145_fu_10244_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2404" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_24_fu_10254_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2405" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_48" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_48_fu_10258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2406" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_49" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_49_fu_10264_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2407" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_24_fu_10270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2408" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_146" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2409" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_24_fu_10276_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2410" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_24_fu_10282_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2418" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_25_fu_10291_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2419" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_25_fu_10295_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2421" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_25_fu_10301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2426" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_237_fu_10307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2427" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_215" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_215_fu_10315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2428" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_98" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_98_fu_10319_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2429" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_74" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_74_fu_10325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2430" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_25_fu_10329_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2431" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_238" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_238_fu_10335_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2432" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_216" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_216_fu_10343_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2433" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_239" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_239_fu_10347_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2434" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_217" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_217_fu_10355_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2435" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_99" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_99_fu_10359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2436" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_75" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_75_fu_10365_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2441" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_25_fu_10369_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2442" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_25_fu_10373_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2444" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_25_fu_10379_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2449" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_227" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_227_fu_10385_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2450" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_162" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_162_fu_10389_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2451" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_25_fu_10394_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2452" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_104" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_104_fu_10400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2453" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_57_fu_10406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2454" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_228" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_228_fu_10412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2455" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_163" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_163_fu_10416_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2456" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_79" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_79_fu_10421_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2457" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_25_fu_10425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2458" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl51_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl51_cast_fu_10429_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2459" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_105" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_105_fu_10437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2464" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_25_fu_10443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2466" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_25_fu_10449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2470" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_238" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_238_fu_10455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2471" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_239" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_239_fu_10459_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2472" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_168" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_168_fu_10463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2473" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_240" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_240_fu_10468_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2475" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_169" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_169_fu_10473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2476" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_241" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_241_fu_10478_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2480" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2481" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_24" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2490" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2491" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_25_fu_10483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2492" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_147" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_147_fu_10487_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2493" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_25_fu_10497_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2494" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_50" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_50_fu_10501_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2495" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_51" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_51_fu_10507_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2496" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_25_fu_10513_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2497" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_148" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2498" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_25_fu_10519_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2499" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_25_fu_10525_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2507" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_26_fu_10534_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2508" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_26_fu_10538_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2510" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_26_fu_10544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2515" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_240" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_240_fu_10550_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2516" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_224" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_224_fu_10558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2517" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_102" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_102_fu_10562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2518" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_77" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_77_fu_10568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2519" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_26_fu_10572_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2520" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_241" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_241_fu_10578_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2521" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_225" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_225_fu_10586_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2522" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_242" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_242_fu_10590_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2523" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_226" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_226_fu_10598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2524" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_103" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_103_fu_10602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2525" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_78" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_78_fu_10608_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2530" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_26_fu_10612_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2531" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_26_fu_10616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2533" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_26_fu_10622_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2538" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_236" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_236_fu_10628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2539" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_166" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_166_fu_10632_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2540" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_26_fu_10637_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2541" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_108" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_108_fu_10643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2542" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_58_fu_10649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2543" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_237" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_237_fu_10655_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2544" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_167" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_167_fu_10659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2545" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_82" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_82_fu_10664_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2546" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_26_fu_10668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2547" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl53_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl53_cast_fu_10672_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2548" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_109" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_109_fu_10680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2553" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_26_fu_10686_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2555" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_26_fu_10692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2559" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_247" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_247_fu_10698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2560" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_248" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_248_fu_10702_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2561" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_172" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_172_fu_10706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2562" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_249" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_249_fu_10711_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2564" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_173" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_173_fu_10716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2565" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_250" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_250_fu_10721_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2569" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2570" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_25" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2579" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2580" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_26_fu_10726_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2581" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_149" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_149_fu_10730_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2582" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_26_fu_10740_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2583" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_52" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_52_fu_10744_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2584" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_53" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_53_fu_10750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2585" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_26_fu_10756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2586" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_150" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2587" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_26_fu_10762_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2588" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_26_fu_10768_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2596" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_27_fu_10777_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2597" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_27_fu_10781_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2599" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_27_fu_10787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2604" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_243" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_243_fu_10793_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2605" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_233" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_233_fu_10801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2606" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_106" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_106_fu_10805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2607" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_80" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_80_fu_10811_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2608" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_27_fu_10815_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2609" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_244" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_244_fu_10821_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2610" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_234" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_234_fu_10829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2611" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_245" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_245_fu_10833_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2612" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_235" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_235_fu_10841_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2613" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_107" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_107_fu_10845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2614" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_81" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_81_fu_10851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2619" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_27_fu_10855_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2620" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_27_fu_10859_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2622" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_27_fu_10865_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2627" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_245" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_245_fu_10871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2628" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_170" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_170_fu_10875_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2629" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_27_fu_10880_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2630" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_112" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_112_fu_10886_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2631" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_59_fu_10892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2632" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_246" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_246_fu_10898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2633" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_171" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_171_fu_10902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2634" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_85" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_85_fu_10907_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2635" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_27_fu_10911_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2636" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl55_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl55_cast_fu_10915_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2637" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_113" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_113_fu_10923_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2642" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_27_fu_10929_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2644" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_27_fu_10935_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2648" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_256" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_256_fu_10941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2649" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_257" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_257_fu_10945_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2650" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_176" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_176_fu_10949_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2651" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_258" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_258_fu_10954_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2653" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_177" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_177_fu_10959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2654" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_259" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_259_fu_10964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2658" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2659" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_26" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2668" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2669" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_27_fu_10969_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2670" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_151" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_151_fu_10973_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2671" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_27_fu_10983_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2672" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_54" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_54_fu_10987_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2673" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_55" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_55_fu_10993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2674" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_27_fu_10999_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2675" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_152" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2676" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_27_fu_11005_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2677" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_27_fu_11011_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2685" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_28_fu_11020_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2686" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_28_fu_11024_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2688" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_28_fu_11030_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2693" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_246" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_246_fu_11036_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2694" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_242" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_242_fu_11044_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2695" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_110" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_110_fu_11048_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2696" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_83" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_83_fu_11054_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2697" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_28_fu_11058_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2698" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_247" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_247_fu_11064_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2699" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_243" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_243_fu_11072_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2700" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_248" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_248_fu_11076_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2701" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_244" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_244_fu_11084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2702" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_111" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_111_fu_11088_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2703" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_84" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_84_fu_11094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2708" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_28_fu_11098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2709" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_28_fu_11102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2711" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_28_fu_11108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2716" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_254" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_254_fu_11114_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2717" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_174" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_174_fu_11118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2718" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_28_fu_11123_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2719" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_116" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_116_fu_11129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2720" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_60_fu_11135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2721" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_255" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_255_fu_11141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2722" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_175" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_175_fu_11145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2723" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_88" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_88_fu_11150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2724" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_28_fu_11154_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2725" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl57_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl57_cast_fu_11158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2726" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_117" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_117_fu_11166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2731" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_28_fu_11172_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2733" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_28_fu_11178_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2737" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_265" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_265_fu_11184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2738" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_266" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_266_fu_11188_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2739" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_180" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_180_fu_11192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2740" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_267" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_267_fu_11197_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2742" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_181" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_181_fu_11202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2743" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_268" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_268_fu_11207_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2747" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2748" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_27" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2757" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2758" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_28_fu_11212_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2759" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_153" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_153_fu_11216_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2760" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_28_fu_11226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2761" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_56" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_56_fu_11230_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2762" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_57" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_57_fu_11236_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2763" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_28_fu_11242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2764" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_154" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2765" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_28_fu_11248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2766" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_28_fu_11254_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2774" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_29_fu_11263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2775" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_29_fu_11267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2777" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_29_fu_11273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2782" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_249" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_249_fu_11279_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2783" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_251" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_251_fu_11287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2784" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_114" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_114_fu_11291_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2785" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_86" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_86_fu_11297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2786" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_29_fu_11301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2787" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_250" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_250_fu_11307_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2788" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_252" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_252_fu_11315_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2789" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_251" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_251_fu_11319_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2790" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_253" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_253_fu_11327_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2791" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_115" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_115_fu_11331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2792" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_87" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_87_fu_11337_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2797" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_29_fu_11341_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2798" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_29_fu_11345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2800" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_29_fu_11351_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2805" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_263" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_263_fu_11357_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2806" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_178" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_178_fu_11361_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2807" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_29_fu_11366_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2808" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_120" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_120_fu_11372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2809" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_61_fu_11378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2810" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_264" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_264_fu_11384_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2811" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_179" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_179_fu_11388_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2812" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_91" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_91_fu_11393_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2813" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_29_fu_11397_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2814" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl59_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl59_cast_fu_11401_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2815" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_121" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_121_fu_11409_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2820" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_29_fu_11415_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2822" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_29_fu_11421_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2826" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_274" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_274_fu_11427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2827" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_275" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_275_fu_11431_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2828" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_184" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_184_fu_11435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2829" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_276" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_276_fu_11440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2831" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_185" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_185_fu_11445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2832" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_277" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_277_fu_11450_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2836" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2837" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_28" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2846" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2847" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_29_fu_11455_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2848" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_155" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_155_fu_11459_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2849" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_29_fu_11469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2850" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_58" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_58_fu_11473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2851" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_59" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_59_fu_11479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2852" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_29_fu_11485_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2853" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_156" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2854" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_29_fu_11491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2855" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_29_fu_11497_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2863" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_30_fu_11506_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2864" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_30_fu_11510_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2866" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_30_fu_11516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2871" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_252" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_252_fu_11522_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2872" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_260" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_260_fu_11530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2873" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_118" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_118_fu_11534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2874" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_89" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_89_fu_11540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2875" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_30_fu_11544_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2876" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_253" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_253_fu_11550_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2877" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_261" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_261_fu_11558_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2878" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_254" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_254_fu_11562_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2879" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_262" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_262_fu_11570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2880" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_119" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_119_fu_11574_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2881" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_90" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_90_fu_11580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2886" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_30_fu_11584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2887" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_30_fu_11588_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2889" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_30_fu_11594_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2894" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_272" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_272_fu_11600_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2895" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_182" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_182_fu_11604_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2896" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_30_fu_11609_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2897" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_124" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_124_fu_11615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2898" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_62_fu_11621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2899" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_273" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_273_fu_11627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2900" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_183" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_183_fu_11631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2901" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_94" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_94_fu_11636_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2902" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_30_fu_11640_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2903" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl61_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl61_cast_fu_11644_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2904" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_125" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_125_fu_11652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2909" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_30_fu_11658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2911" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_30_fu_11664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2915" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_280" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_280_fu_11670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2916" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_281" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_281_fu_11674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2917" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_188" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_188_fu_11678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2918" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_282" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_282_fu_11683_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2920" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_189" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_189_fu_11688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2921" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_283" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_283_fu_11693_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2925" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2926" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_29" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2935" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2936" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_30_fu_11698_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2937" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_157" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_157_fu_11702_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2938" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_30_fu_11712_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2939" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_60" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_60_fu_11716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2940" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_61" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_61_fu_11722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2941" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_30_fu_11728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2942" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_158" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2943" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_30_fu_11734_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2944" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_30_fu_11740_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2952" filename="conv_1/conv_1.cpp" linenumber="18" name="zext_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln18_31_fu_11749_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2953" filename="conv_1/conv_1.cpp" linenumber="18" name="icmp_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln18_31_fu_11753_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2955" filename="conv_1/conv_1.cpp" linenumber="18" name="add_ln18_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln18_31_fu_11759_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2960" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_255" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_255_fu_11765_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2961" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_269" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_269_fu_11773_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2962" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_122" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_122_fu_11777_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2963" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_92" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_92_fu_11783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2964" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_31_fu_11787_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2965" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_256" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_256_fu_11793_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2966" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_270" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_270_fu_11801_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2967" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_257" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_257_fu_11805_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2968" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_271" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_271_fu_11813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2969" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_123" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_123_fu_11817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2970" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_93" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_93_fu_11823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2975" filename="conv_1/conv_1.cpp" linenumber="21" name="zext_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln21_31_fu_11827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2976" filename="conv_1/conv_1.cpp" linenumber="21" name="icmp_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln21_31_fu_11831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2978" filename="conv_1/conv_1.cpp" linenumber="21" name="add_ln21_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln21_31_fu_11837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2983" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_278" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_278_fu_11843_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2984" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_186" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_186_fu_11847_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2985" filename="conv_1/conv_1.cpp" linenumber="26" name="shl_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="shl_ln26_31_fu_11852_p2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2986" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_126" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_126_fu_11858_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2987" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_63_fu_11864_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2988" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_279" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_279_fu_11870_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2989" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_187" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_187_fu_11874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2990" filename="conv_1/conv_1.cpp" linenumber="26" name="sext_ln26_95" contextFuncName="conv_1" moduleName="conv_1" rtlName="sext_ln26_95_fu_11879_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2991" filename="conv_1/conv_1.cpp" linenumber="26" name="trunc_ln26_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln26_31_fu_11883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2992" filename="conv_1/conv_1.cpp" linenumber="26" name="p_shl63_cast" contextFuncName="conv_1" moduleName="conv_1" rtlName="p_shl63_cast_fu_11887_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2993" filename="conv_1/conv_1.cpp" linenumber="26" name="sub_ln26_127" contextFuncName="conv_1" moduleName="conv_1" rtlName="sub_ln26_127_fu_11895_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="2998" filename="conv_1/conv_1.cpp" linenumber="24" name="icmp_ln24_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln24_31_fu_11901_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3000" filename="conv_1/conv_1.cpp" linenumber="24" name="add_ln24_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln24_31_fu_11907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3004" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_284" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_284_fu_11913_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3005" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_285" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_285_fu_11917_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3006" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_190" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_190_fu_11921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3007" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_286" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_286_fu_11926_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3009" filename="conv_1/conv_1.cpp" linenumber="26" name="add_ln26_191" contextFuncName="conv_1" moduleName="conv_1" rtlName="add_ln26_191_fu_11931_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3010" filename="conv_1/conv_1.cpp" linenumber="26" name="zext_ln26_287" contextFuncName="conv_1" moduleName="conv_1" rtlName="zext_ln26_287_fu_11936_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3014" filename="conv_1/conv_1.cpp" linenumber="26" name="tmp_1_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fmul_32ns_IfE_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3015" filename="conv_1/conv_1.cpp" linenumber="26" name="w_sum_3_30" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3024" filename="conv_1/conv_1.cpp" linenumber="31" name="w_sum_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fadd_32ns_Hfu_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3025" filename="conv_1/conv_1.cpp" linenumber="34" name="bitcast_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="bitcast_ln34_31_fu_11941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3026" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_159" contextFuncName="conv_1" moduleName="conv_1" rtlName="tmp_159_fu_11945_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3027" filename="conv_1/conv_1.cpp" linenumber="34" name="trunc_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="trunc_ln34_31_fu_11955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3028" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_62" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_62_fu_11959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3029" filename="conv_1/conv_1.cpp" linenumber="34" name="icmp_ln34_63" contextFuncName="conv_1" moduleName="conv_1" rtlName="icmp_ln34_63_fu_11965_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3030" filename="conv_1/conv_1.cpp" linenumber="34" name="or_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="or_ln34_31_fu_11971_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3031" filename="conv_1/conv_1.cpp" linenumber="34" name="tmp_160" contextFuncName="conv_1" moduleName="conv_1" rtlName="conv_1_fcmp_32ns_JfO_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3032" filename="conv_1/conv_1.cpp" linenumber="34" name="and_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="and_ln34_31_fu_11977_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="3033" filename="conv_1/conv_1.cpp" linenumber="34" name="select_ln34_31" contextFuncName="conv_1" moduleName="conv_1" rtlName="select_ln34_31_fu_11983_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
