Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\petry\OneDrive\projects_quartus\test_AUDIO_NIOS2\AUDIO_PLL.qsys --synthesis=VERILOG --output-directory=C:\Users\petry\OneDrive\projects_quartus\test_AUDIO_NIOS2\AUDIO_PLL\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading test_AUDIO_NIOS2/AUDIO_PLL.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 15.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: AUDIO_PLL: Generating AUDIO_PLL "AUDIO_PLL" for QUARTUS_SYNTH
Info: audio_pll_0: "AUDIO_PLL" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: AUDIO_PLL: Done "AUDIO_PLL" with 4 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
