# PCB Design Layout for WALL-E
- 4 Layer PCB
  - Middle Layer 1, Ground Plane and a 5V bus
  - Middle Layer 2, 3.3V Plane and a 5V bus
    
### Schematic
- ![WALL-E Schematic](https://github.com/user-attachments/assets/b9389886-7fa1-4778-aa30-bf593654893d)
  - **Full Schematic**
![WALL-E PowerDistr Schem](https://github.com/user-attachments/assets/d58486a5-ef81-4707-af94-e5e37cda5c26)
  - **Power Distribution**
### PCB Layout
- ![WALL-E PCB Layers](https://github.com/user-attachments/assets/337994d5-7e91-46a3-ab14-17f2ef30d570)
  - **Top and Bottom Layer**
- ![WALL-E GroundPlane](https://github.com/user-attachments/assets/c1a52c6c-4ae1-4885-944c-adba82b23a8d)
  - **Middle Layer 1: Ground Plane**
- ![WALL-E 33VPlane](https://github.com/user-attachments/assets/354fcc1e-d300-4ef2-81cd-7fae860ba1e7)
  - **Middle Layer 2: 3.3V Plane**
### PCB CAD Model
- ![WALL-E 3D Model](https://github.com/user-attachments/assets/c26c0ed9-6c46-4e46-9f63-e02e9b6fc604)
