#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x11c62de40 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x11c66ac40_0 .net "accum", 15 0, v0x11c657950_0;  1 drivers
v0x11c66acf0_0 .var "alu_code", 3 0;
v0x11c66ad80_0 .net "branch_check", 0 0, v0x11c66a970_0;  1 drivers
v0x11c66ae50_0 .var "reg_data1", 15 0;
v0x11c66af00_0 .var "reg_data2", 15 0;
S_0x11c625000 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x11c62de40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 16 "reg_data1";
    .port_info 2 /INPUT 16 "reg_data2";
    .port_info 3 /OUTPUT 16 "accum";
    .port_info 4 /OUTPUT 1 "branch_check";
v0x11c657950_0 .var "accum", 15 0;
v0x11c66a8c0_0 .net "alu_code", 3 0, v0x11c66acf0_0;  1 drivers
v0x11c66a970_0 .var "branch_check", 0 0;
v0x11c66aa20_0 .net "reg_data1", 15 0, v0x11c66ae50_0;  1 drivers
v0x11c66aad0_0 .net "reg_data2", 15 0, v0x11c66af00_0;  1 drivers
E_0x11c631390 .event anyedge, v0x11c66a8c0_0, v0x11c66aa20_0, v0x11c66aad0_0;
S_0x11c62dfb0 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x11c66b950_0 .net "address", 7 0, v0x11c66b300_0;  1 drivers
v0x11c66ba00_0 .var "branch", 0 0;
v0x11c66ba90_0 .var "branch_adr", 7 0;
v0x11c66bb40_0 .var "clk", 0 0;
v0x11c66bbf0_0 .var "jump", 0 0;
v0x11c66bcc0_0 .var "jump_adr", 7 0;
v0x11c66bd70_0 .var "reset", 0 0;
S_0x11c66afd0 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x11c62dfb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x11c66b300_0 .var "address", 7 0;
v0x11c66b3c0_0 .net "branch", 0 0, v0x11c66ba00_0;  1 drivers
v0x11c66b460_0 .net "branch_adr", 7 0, v0x11c66ba90_0;  1 drivers
v0x11c66b520_0 .net "clk", 0 0, v0x11c66bb40_0;  1 drivers
v0x11c66b5c0_0 .net "jump", 0 0, v0x11c66bbf0_0;  1 drivers
v0x11c66b6a0_0 .net "jump_adr", 7 0, v0x11c66bcc0_0;  1 drivers
v0x11c66b750_0 .var "program", 7 0;
v0x11c66b800_0 .net "reset", 0 0, v0x11c66bd70_0;  1 drivers
E_0x11c66b280 .event anyedge, v0x11c66b750_0;
E_0x11c66b2c0 .event posedge, v0x11c66b520_0;
S_0x11c614fc0 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x11c66c450_0 .var "adr", 7 0;
v0x11c66c500_0 .var "clk", 0 0;
v0x11c66c5b0_0 .net "out", 15 0, v0x11c66c280_0;  1 drivers
v0x11c66c680_0 .var "read", 0 0;
S_0x11c66be20 .scope module, "uut" "RAM" 6 10, 7 1 0, S_0x11c614fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /OUTPUT 16 "out";
v0x11c66c0a0 .array "RAM", 255 0, 15 0;
v0x11c66c130_0 .net "adr", 7 0, v0x11c66c450_0;  1 drivers
v0x11c66c1d0_0 .net "clk", 0 0, v0x11c66c500_0;  1 drivers
v0x11c66c280_0 .var "out", 15 0;
v0x11c66c330_0 .net "read", 0 0, v0x11c66c680_0;  1 drivers
E_0x11c66c060 .event posedge, v0x11c66c1d0_0;
S_0x11c615130 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x11c66d350_0 .var "clk", 0 0;
v0x11c66d3e0_0 .var "read_adr1", 1 0;
v0x11c66d470_0 .var "read_adr2", 1 0;
v0x11c66d520_0 .net "read_data1", 15 0, v0x11c66cc80_0;  1 drivers
v0x11c66d5d0_0 .net "read_data2", 15 0, v0x11c66cd30_0;  1 drivers
v0x11c66d6a0_0 .var "read_en", 0 0;
v0x11c66d750_0 .var "reset", 0 0;
v0x11c66d800_0 .var "write_adr", 1 0;
v0x11c66d8b0_0 .var "write_data", 15 0;
v0x11c66d9e0_0 .var "write_en", 0 0;
S_0x11c66c730 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x11c615130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x11c66ca70_0 .net "clk", 0 0, v0x11c66d350_0;  1 drivers
v0x11c66cb10_0 .net "read_adr1", 1 0, v0x11c66d3e0_0;  1 drivers
v0x11c66cbc0_0 .net "read_adr2", 1 0, v0x11c66d470_0;  1 drivers
v0x11c66cc80_0 .var "read_data1", 15 0;
v0x11c66cd30_0 .var "read_data2", 15 0;
v0x11c66ce20_0 .net "read_en", 0 0, v0x11c66d6a0_0;  1 drivers
v0x11c66cec0 .array "reg_file", 3 0, 15 0;
v0x11c66cf60_0 .net "reset", 0 0, v0x11c66d750_0;  1 drivers
v0x11c66d000_0 .net "write_adr", 1 0, v0x11c66d800_0;  1 drivers
v0x11c66d110_0 .net "write_data", 15 0, v0x11c66d8b0_0;  1 drivers
v0x11c66d1c0_0 .net "write_en", 0 0, v0x11c66d9e0_0;  1 drivers
E_0x11c66ca30 .event posedge, v0x11c66ca70_0;
S_0x11c629470 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x11c66e960_0 .net "RAM_adr", 7 0, v0x11c66de10_0;  1 drivers
v0x11c66e9f0_0 .net "RAM_read", 0 0, v0x11c66dea0_0;  1 drivers
v0x11c66ea80_0 .net "Reg_read", 0 0, v0x11c66df30_0;  1 drivers
v0x11c66eb10_0 .net "Reg_write", 0 0, v0x11c66dfc0_0;  1 drivers
v0x11c66ebc0_0 .net "alu_code", 3 0, v0x11c66e140_0;  1 drivers
v0x11c66ec90_0 .var "branch_check", 0 0;
v0x11c66ed40_0 .var "instruction", 15 0;
v0x11c66edf0_0 .net "pc_branch", 0 0, v0x11c66e450_0;  1 drivers
v0x11c66eea0_0 .net "pc_jump", 0 0, v0x11c66e4f0_0;  1 drivers
v0x11c66efd0_0 .net "reg1", 1 0, v0x11c66e590_0;  1 drivers
v0x11c66f060_0 .net "reg2", 1 0, v0x11c66e640_0;  1 drivers
S_0x11c66da70 .scope module, "uut" "Control_unit" 10 18, 11 1 0, S_0x11c629470;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 1 "branch_check";
    .port_info 2 /OUTPUT 4 "alu_code";
    .port_info 3 /OUTPUT 1 "RAM_read";
    .port_info 4 /OUTPUT 1 "Reg_read";
    .port_info 5 /OUTPUT 1 "Reg_write";
    .port_info 6 /OUTPUT 1 "pc_jump";
    .port_info 7 /OUTPUT 1 "pc_branch";
    .port_info 8 /OUTPUT 2 "reg1";
    .port_info 9 /OUTPUT 2 "reg2";
    .port_info 10 /OUTPUT 8 "RAM_adr";
v0x11c66de10_0 .var "RAM_adr", 7 0;
v0x11c66dea0_0 .var "RAM_read", 0 0;
v0x11c66df30_0 .var "Reg_read", 0 0;
v0x11c66dfc0_0 .var "Reg_write", 0 0;
v0x11c66e050_0 .net "adr", 7 0, L_0x11c673680;  1 drivers
v0x11c66e140_0 .var "alu_code", 3 0;
v0x11c66e1f0_0 .net "branch_check", 0 0, v0x11c66ec90_0;  1 drivers
v0x11c66e290_0 .net "instruction", 15 0, v0x11c66ed40_0;  1 drivers
v0x11c66e340_0 .net "opcode", 3 0, L_0x11c673420;  1 drivers
v0x11c66e450_0 .var "pc_branch", 0 0;
v0x11c66e4f0_0 .var "pc_jump", 0 0;
v0x11c66e590_0 .var "reg1", 1 0;
v0x11c66e640_0 .var "reg2", 1 0;
v0x11c66e6f0_0 .net "rs1", 1 0, L_0x11c6734c0;  1 drivers
v0x11c66e7a0_0 .net "rs2", 1 0, L_0x11c673560;  1 drivers
E_0x11c66dda0/0 .event anyedge, v0x11c66e290_0, v0x11c66e340_0, v0x11c66e6f0_0, v0x11c66e7a0_0;
E_0x11c66dda0/1 .event anyedge, v0x11c66e050_0, v0x11c66e1f0_0;
E_0x11c66dda0 .event/or E_0x11c66dda0/0, E_0x11c66dda0/1;
L_0x11c673420 .part v0x11c66ed40_0, 12, 4;
L_0x11c6734c0 .part v0x11c66ed40_0, 10, 2;
L_0x11c673560 .part v0x11c66ed40_0, 8, 2;
L_0x11c673680 .part v0x11c66ed40_0, 0, 8;
S_0x11c6295e0 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x11c673300_0 .var "clk", 0 0;
v0x11c673390_0 .var "reset", 0 0;
E_0x11c66f0f0 .event anyedge, v0x11c670550_0;
S_0x11c66f130 .scope module, "uut" "cpu" 12 7, 13 3 0, S_0x11c6295e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x11c6723c0_0 .net "RAM_adress", 7 0, v0x11c66f6c0_0;  1 drivers
v0x11c672470_0 .net "RAM_read", 0 0, v0x11c66f760_0;  1 drivers
v0x11c672550_0 .net "Reg_read", 0 0, v0x11c66f800_0;  1 drivers
v0x11c6725e0_0 .net "Reg_write", 0 0, v0x11c66f8b0_0;  1 drivers
v0x11c672690_0 .net "alu_code", 3 0, v0x11c66fa40_0;  1 drivers
v0x11c6727a0_0 .net "alu_result", 15 0, v0x11c671990_0;  1 drivers
v0x11c672870_0 .net "branch_check", 0 0, v0x11c671b00_0;  1 drivers
v0x11c672940_0 .net "clk", 0 0, v0x11c673300_0;  1 drivers
v0x11c6729d0_0 .net "current_instruction", 15 0, v0x11c672230_0;  1 drivers
v0x11c672ae0_0 .net "pc_address", 7 0, v0x11c670550_0;  1 drivers
v0x11c672bb0_0 .net "pc_branch", 0 0, v0x11c66fd50_0;  1 drivers
v0x11c672c80_0 .net "pc_jump", 0 0, v0x11c66fdf0_0;  1 drivers
v0x11c672d50_0 .net "reg_1_adr", 1 0, v0x11c66fe90_0;  1 drivers
v0x11c672de0_0 .net "reg_1_data", 15 0, v0x11c671070_0;  1 drivers
v0x11c672eb0_0 .net "reg_2_adr", 1 0, v0x11c66ff40_0;  1 drivers
v0x11c672f80_0 .net "reg_2_data", 15 0, v0x11c671100_0;  1 drivers
o0x110031630 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c673050_0 .net "reg_read", 0 0, o0x110031630;  0 drivers
o0x110031690 .functor BUFZ 1, C4<z>; HiZ drive
v0x11c6731e0_0 .net "reg_write", 0 0, o0x110031690;  0 drivers
v0x11c673270_0 .net "reset", 0 0, v0x11c673390_0;  1 drivers
S_0x11c66f320 .scope module, "CU" "Control_unit" 13 47, 11 1 0, S_0x11c66f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /INPUT 1 "branch_check";
    .port_info 2 /OUTPUT 4 "alu_code";
    .port_info 3 /OUTPUT 1 "RAM_read";
    .port_info 4 /OUTPUT 1 "Reg_read";
    .port_info 5 /OUTPUT 1 "Reg_write";
    .port_info 6 /OUTPUT 1 "pc_jump";
    .port_info 7 /OUTPUT 1 "pc_branch";
    .port_info 8 /OUTPUT 2 "reg1";
    .port_info 9 /OUTPUT 2 "reg2";
    .port_info 10 /OUTPUT 8 "RAM_adr";
v0x11c66f6c0_0 .var "RAM_adr", 7 0;
v0x11c66f760_0 .var "RAM_read", 0 0;
v0x11c66f800_0 .var "Reg_read", 0 0;
v0x11c66f8b0_0 .var "Reg_write", 0 0;
v0x11c66f950_0 .net "adr", 7 0, L_0x11c673980;  1 drivers
v0x11c66fa40_0 .var "alu_code", 3 0;
v0x11c66faf0_0 .net "branch_check", 0 0, v0x11c671b00_0;  alias, 1 drivers
v0x11c66fb90_0 .net "instruction", 15 0, v0x11c672230_0;  alias, 1 drivers
v0x11c66fc40_0 .net "opcode", 3 0, L_0x11c673720;  1 drivers
v0x11c66fd50_0 .var "pc_branch", 0 0;
v0x11c66fdf0_0 .var "pc_jump", 0 0;
v0x11c66fe90_0 .var "reg1", 1 0;
v0x11c66ff40_0 .var "reg2", 1 0;
v0x11c66fff0_0 .net "rs1", 1 0, L_0x11c6737c0;  1 drivers
v0x11c6700a0_0 .net "rs2", 1 0, L_0x11c6738e0;  1 drivers
E_0x11c66f650/0 .event anyedge, v0x11c66fb90_0, v0x11c66fc40_0, v0x11c66fff0_0, v0x11c6700a0_0;
E_0x11c66f650/1 .event anyedge, v0x11c66f950_0, v0x11c66faf0_0;
E_0x11c66f650 .event/or E_0x11c66f650/0, E_0x11c66f650/1;
L_0x11c673720 .part v0x11c672230_0, 12, 4;
L_0x11c6737c0 .part v0x11c672230_0, 10, 2;
L_0x11c6738e0 .part v0x11c672230_0, 8, 2;
L_0x11c673980 .part v0x11c672230_0, 0, 8;
S_0x11c670260 .scope module, "PC" "Program_counter" 13 17, 5 1 0, S_0x11c66f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x11c670550_0 .var "address", 7 0;
v0x11c6705e0_0 .net "branch", 0 0, v0x11c66fd50_0;  alias, 1 drivers
v0x11c6706a0_0 .net "branch_adr", 7 0, v0x11c66f6c0_0;  alias, 1 drivers
v0x11c670770_0 .net "clk", 0 0, v0x11c673300_0;  alias, 1 drivers
v0x11c670800_0 .net "jump", 0 0, v0x11c66fdf0_0;  alias, 1 drivers
v0x11c6708d0_0 .net "jump_adr", 7 0, v0x11c66f6c0_0;  alias, 1 drivers
v0x11c6709a0_0 .var "program", 7 0;
v0x11c670a30_0 .net "reset", 0 0, v0x11c673390_0;  alias, 1 drivers
E_0x11c6704d0 .event anyedge, v0x11c6709a0_0;
E_0x11c670510 .event posedge, v0x11c670770_0;
S_0x11c670b80 .scope module, "RF" "Register_file" 13 34, 9 1 0, S_0x11c66f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x11c670e80_0 .net "clk", 0 0, v0x11c673300_0;  alias, 1 drivers
v0x11c670f10_0 .net "read_adr1", 1 0, v0x11c66fe90_0;  alias, 1 drivers
v0x11c670fa0_0 .net "read_adr2", 1 0, v0x11c66ff40_0;  alias, 1 drivers
v0x11c671070_0 .var "read_data1", 15 0;
v0x11c671100_0 .var "read_data2", 15 0;
v0x11c6711f0_0 .net "read_en", 0 0, o0x110031630;  alias, 0 drivers
v0x11c671290 .array "reg_file", 3 0, 15 0;
v0x11c671330_0 .net "reset", 0 0, v0x11c673390_0;  alias, 1 drivers
v0x11c6713c0_0 .net "write_adr", 1 0, v0x11c66fe90_0;  alias, 1 drivers
v0x11c6714d0_0 .net "write_data", 15 0, v0x11c671990_0;  alias, 1 drivers
v0x11c671580_0 .net "write_en", 0 0, o0x110031690;  alias, 0 drivers
S_0x11c671710 .scope module, "alu" "ALU" 13 61, 3 1 0, S_0x11c66f130;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 16 "reg_data1";
    .port_info 2 /INPUT 16 "reg_data2";
    .port_info 3 /OUTPUT 16 "accum";
    .port_info 4 /OUTPUT 1 "branch_check";
v0x11c671990_0 .var "accum", 15 0;
v0x11c671a50_0 .net "alu_code", 3 0, v0x11c66fa40_0;  alias, 1 drivers
v0x11c671b00_0 .var "branch_check", 0 0;
v0x11c671bd0_0 .net "reg_data1", 15 0, v0x11c671070_0;  alias, 1 drivers
v0x11c671c80_0 .net "reg_data2", 15 0, v0x11c671100_0;  alias, 1 drivers
E_0x11c671930 .event anyedge, v0x11c66fa40_0, v0x11c671070_0, v0x11c671100_0;
S_0x11c671da0 .scope module, "ram" "RAM" 13 27, 7 1 0, S_0x11c66f130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /OUTPUT 16 "out";
v0x11c672000 .array "RAM", 255 0, 15 0;
v0x11c672090_0 .net "adr", 7 0, v0x11c670550_0;  alias, 1 drivers
v0x11c672140_0 .net "clk", 0 0, v0x11c673300_0;  alias, 1 drivers
v0x11c672230_0 .var "out", 15 0;
v0x11c6722c0_0 .net "read", 0 0, v0x11c66f760_0;  alias, 1 drivers
    .scope S_0x11c625000;
T_0 ;
    %wait E_0x11c631390;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66a970_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c657950_0, 0, 16;
    %load/vec4 v0x11c66a8c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c657950_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66a970_0, 0, 1;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v0x11c66aa20_0;
    %load/vec4 v0x11c66aad0_0;
    %add;
    %store/vec4 v0x11c657950_0, 0, 16;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v0x11c66aa20_0;
    %load/vec4 v0x11c66aad0_0;
    %sub;
    %store/vec4 v0x11c657950_0, 0, 16;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x11c66aa20_0;
    %load/vec4 v0x11c66aad0_0;
    %cmp/e;
    %jmp/0xz  T_0.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66a970_0, 0, 1;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x11c66aa20_0;
    %load/vec4 v0x11c66aad0_0;
    %cmp/u;
    %jmp/0xz  T_0.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66a970_0, 0, 1;
T_0.9 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x11c66aad0_0;
    %load/vec4 v0x11c66aa20_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66a970_0, 0, 1;
T_0.11 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x11c62de40;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | branch_check=%b", $time, v0x11c66acf0_0, v0x11c66ae50_0, v0x11c66af00_0, v0x11c66ac40_0, v0x11c66ad80_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x11c66acf0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x11c66ae50_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x11c66af00_0, 0, 16;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x11c66afd0;
T_2 ;
    %wait E_0x11c66b2c0;
    %load/vec4 v0x11c66b800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11c66b750_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x11c66b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x11c66b6a0_0;
    %assign/vec4 v0x11c66b750_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x11c66b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x11c66b460_0;
    %assign/vec4 v0x11c66b750_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x11c66b750_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11c66b750_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x11c66afd0;
T_3 ;
    %wait E_0x11c66b280;
    %load/vec4 v0x11c66b750_0;
    %assign/vec4 v0x11c66b300_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x11c62dfb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66bb40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66bbf0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c66bcc0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ba00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c66ba90_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x11c62dfb0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x11c66bb40_0;
    %inv;
    %store/vec4 v0x11c66bb40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x11c62dfb0;
T_6 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x11c66bbf0_0, v0x11c66ba00_0, v0x11c66b950_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66bd70_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66bbf0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11c66bcc0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66bbf0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66ba00_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x11c66ba90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ba00_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x11c66be20;
T_7 ;
    %wait E_0x11c66c060;
    %load/vec4 v0x11c66c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x11c66c130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11c66c0a0, 4;
    %assign/vec4 v0x11c66c280_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x11c66c280_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11c614fc0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x11c66c500_0;
    %inv;
    %store/vec4 v0x11c66c500_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11c614fc0;
T_9 ;
    %pushi/vec4 43981, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66c0a0, 4, 0;
    %pushi/vec4 4660, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66c0a0, 4, 0;
    %pushi/vec4 10811, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66c0a0, 4, 0;
    %pushi/vec4 48879, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66c0a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66c680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66c500_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x11c614fc0;
T_10 ;
    %vpi_call 6 30 "$monitor", "Time=%0t | read=%b | adr=%b | output=%b", $time, v0x11c66c680_0, v0x11c66c450_0, v0x11c66c5b0_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66c680_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x11c66c450_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x11c66c450_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66c680_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x11c66c450_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66c680_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x11c66c450_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 6 48 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x11c66c730;
T_11 ;
    %wait E_0x11c66ca30;
    %load/vec4 v0x11c66cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c66cec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c66cec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c66cec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c66cec0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x11c66d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x11c66d110_0;
    %load/vec4 v0x11c66d000_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c66cec0, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x11c66c730;
T_12 ;
    %wait E_0x11c66ca30;
    %load/vec4 v0x11c66ce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x11c66cb10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11c66cec0, 4;
    %assign/vec4 v0x11c66cc80_0, 0;
    %load/vec4 v0x11c66cbc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11c66cec0, 4;
    %assign/vec4 v0x11c66cd30_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c66cc80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c66cd30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11c615130;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x11c66d350_0;
    %inv;
    %store/vec4 v0x11c66d350_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11c615130;
T_14 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66cec0, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66cec0, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66cec0, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c66cec0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66d350_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x11c615130;
T_15 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b", $time, v0x11c66d6a0_0, v0x11c66d9e0_0, v0x11c66d520_0, v0x11c66d5d0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66d6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c66d3e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x11c66d470_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66d750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66d6a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66d750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66d9e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c66d800_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x11c66d8b0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66d6a0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x11c66d3e0_0, 0, 2;
    %delay 10000, 0;
    %vpi_call 8 60 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x11c66da70;
T_16 ;
    %wait E_0x11c66dda0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66dea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66df30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66dfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66e4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66e450_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %load/vec4 v0x11c66e290_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c66de10_0, 0, 8;
    %load/vec4 v0x11c66e340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66df30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66dfc0_0, 0, 1;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e7a0_0;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66df30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66dfc0_0, 0, 1;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e7a0_0;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66dea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66dfc0_0, 0, 1;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e050_0;
    %store/vec4 v0x11c66de10_0, 0, 8;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66e4f0_0, 0, 1;
    %load/vec4 v0x11c66e050_0;
    %store/vec4 v0x11c66de10_0, 0, 8;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x11c66e340_0;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e7a0_0;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %load/vec4 v0x11c66e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66e450_0, 0, 1;
    %load/vec4 v0x11c66e050_0;
    %store/vec4 v0x11c66de10_0, 0, 8;
T_16.8 ;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x11c66e340_0;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e7a0_0;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %load/vec4 v0x11c66e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66e450_0, 0, 1;
    %load/vec4 v0x11c66e050_0;
    %store/vec4 v0x11c66de10_0, 0, 8;
T_16.10 ;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x11c66e340_0;
    %store/vec4 v0x11c66e140_0, 0, 4;
    %load/vec4 v0x11c66e6f0_0;
    %store/vec4 v0x11c66e590_0, 0, 2;
    %load/vec4 v0x11c66e7a0_0;
    %store/vec4 v0x11c66e640_0, 0, 2;
    %load/vec4 v0x11c66e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66e450_0, 0, 1;
    %load/vec4 v0x11c66e050_0;
    %store/vec4 v0x11c66de10_0, 0, 8;
T_16.12 ;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x11c629470;
T_17 ;
    %vpi_call 10 34 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Brch=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x11c66ed40_0, v0x11c66ebc0_0, v0x11c66ea80_0, v0x11c66eb10_0, v0x11c66eea0_0, v0x11c66edf0_0, v0x11c66efd0_0, v0x11c66f060_0, v0x11c66e960_0, v0x11c66e9f0_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x11c66ed40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ec90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x11c66ed40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ec90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x11c66ed40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ec90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x11c66ed40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ec90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x11c66ed40_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66ec90_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 10 58 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x11c670260;
T_18 ;
    %wait E_0x11c670510;
    %load/vec4 v0x11c670a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x11c6709a0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x11c670800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x11c6708d0_0;
    %assign/vec4 v0x11c6709a0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x11c6705e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x11c6706a0_0;
    %assign/vec4 v0x11c6709a0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x11c6709a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x11c6709a0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11c670260;
T_19 ;
    %wait E_0x11c6704d0;
    %load/vec4 v0x11c6709a0_0;
    %assign/vec4 v0x11c670550_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x11c671da0;
T_20 ;
    %wait E_0x11c670510;
    %load/vec4 v0x11c6722c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x11c672090_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x11c672000, 4;
    %assign/vec4 v0x11c672230_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x11c672230_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x11c670b80;
T_21 ;
    %wait E_0x11c670510;
    %load/vec4 v0x11c671330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c671290, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c671290, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c671290, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c671290, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x11c671580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x11c6714d0_0;
    %load/vec4 v0x11c6713c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x11c671290, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x11c670b80;
T_22 ;
    %wait E_0x11c670510;
    %load/vec4 v0x11c6711f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x11c670f10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11c671290, 4;
    %assign/vec4 v0x11c671070_0, 0;
    %load/vec4 v0x11c670fa0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x11c671290, 4;
    %assign/vec4 v0x11c671100_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c671070_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x11c671100_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11c66f320;
T_23 ;
    %wait E_0x11c66f650;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66fdf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c66fd50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %load/vec4 v0x11c66fb90_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
    %load/vec4 v0x11c66fc40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f8b0_0, 0, 1;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c6700a0_0;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %jmp T_23.7;
T_23.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f8b0_0, 0, 1;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c6700a0_0;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %jmp T_23.7;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66f8b0_0, 0, 1;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c66f950_0;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
    %jmp T_23.7;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66fdf0_0, 0, 1;
    %load/vec4 v0x11c66f950_0;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x11c66fc40_0;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c6700a0_0;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %load/vec4 v0x11c66faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66fd50_0, 0, 1;
    %load/vec4 v0x11c66f950_0;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
T_23.8 ;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x11c66fc40_0;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c6700a0_0;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %load/vec4 v0x11c66faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66fd50_0, 0, 1;
    %load/vec4 v0x11c66f950_0;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
T_23.10 ;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x11c66fc40_0;
    %store/vec4 v0x11c66fa40_0, 0, 4;
    %load/vec4 v0x11c66fff0_0;
    %store/vec4 v0x11c66fe90_0, 0, 2;
    %load/vec4 v0x11c6700a0_0;
    %store/vec4 v0x11c66ff40_0, 0, 2;
    %load/vec4 v0x11c66faf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c66fd50_0, 0, 1;
    %load/vec4 v0x11c66f950_0;
    %store/vec4 v0x11c66f6c0_0, 0, 8;
T_23.12 ;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x11c671710;
T_24 ;
    %wait E_0x11c671930;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c671b00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c671990_0, 0, 16;
    %load/vec4 v0x11c671a50_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x11c671990_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c671b00_0, 0, 1;
    %jmp T_24.6;
T_24.0 ;
    %load/vec4 v0x11c671bd0_0;
    %load/vec4 v0x11c671c80_0;
    %add;
    %store/vec4 v0x11c671990_0, 0, 16;
    %jmp T_24.6;
T_24.1 ;
    %load/vec4 v0x11c671bd0_0;
    %load/vec4 v0x11c671c80_0;
    %sub;
    %store/vec4 v0x11c671990_0, 0, 16;
    %jmp T_24.6;
T_24.2 ;
    %load/vec4 v0x11c671bd0_0;
    %load/vec4 v0x11c671c80_0;
    %cmp/e;
    %jmp/0xz  T_24.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c671b00_0, 0, 1;
T_24.7 ;
    %jmp T_24.6;
T_24.3 ;
    %load/vec4 v0x11c671bd0_0;
    %load/vec4 v0x11c671c80_0;
    %cmp/u;
    %jmp/0xz  T_24.9, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c671b00_0, 0, 1;
T_24.9 ;
    %jmp T_24.6;
T_24.4 ;
    %load/vec4 v0x11c671c80_0;
    %load/vec4 v0x11c671bd0_0;
    %cmp/u;
    %jmp/0xz  T_24.11, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c671b00_0, 0, 1;
T_24.11 ;
    %jmp T_24.6;
T_24.6 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x11c6295e0;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x11c673300_0;
    %inv;
    %store/vec4 v0x11c673300_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x11c6295e0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11c673390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c673300_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11c673390_0, 0, 1;
    %pushi/vec4 258, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c672000, 4, 0;
    %pushi/vec4 16643, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c672000, 4, 0;
    %pushi/vec4 258, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c672000, 4, 0;
    %pushi/vec4 16643, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c672000, 4, 0;
    %pushi/vec4 32772, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x11c672000, 4, 0;
    %delay 500000, 0;
    %vpi_call 12 24 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x11c6295e0;
T_27 ;
    %wait E_0x11c66f0f0;
    %vpi_call 12 29 "$display", "Time=%0t | PC Address=%b | instruction=%b | RAM_read=%b", $time, v0x11c672ae0_0, v0x11c6729d0_0, v0x11c672470_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
