

================================================================
== Vivado HLS Report for 'max_pool2'
================================================================
* Date:           Wed Apr  3 17:40:13 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        current_pool2D
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5645|  5645|  5645|  5645|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  5637|  5637|        45|          7|          1|   800|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     32|       0|   2522|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      8|    1245|   1435|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    334|
|Register         |        0|      -|    2889|    192|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     40|    4134|   4483|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     18|       3|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |max_pool2_AXILiteS_s_axi_U  |max_pool2_AXILiteS_s_axi  |        0|      0|  226|  360|
    |max_pool2_fcmp_32bkb_U1     |max_pool2_fcmp_32bkb      |        0|      0|   66|  239|
    |max_pool2_gmem_m_axi_U      |max_pool2_gmem_m_axi      |        2|      0|  512|  580|
    |max_pool2_mul_64ncud_U2     |max_pool2_mul_64ncud      |        0|      8|  441|  256|
    +----------------------------+--------------------------+---------+-------+-----+-----+
    |Total                       |                          |        2|      8| 1245| 1435|
    +----------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_435_p2                    |     *    |      4|  0|   20|          32|          32|
    |tmp1_fu_713_p2                     |     *    |      4|  0|   20|          31|          32|
    |tmp_13_fu_570_p2                   |     *    |      4|  0|   20|          32|          32|
    |tmp_19_fu_665_p2                   |     *    |      4|  0|   20|          32|          32|
    |tmp_24_fu_521_p2                   |     *    |      4|  0|   20|          31|          32|
    |tmp_29_fu_741_p2                   |     *    |      4|  0|   20|          32|          32|
    |tmp_5_fu_1099_p2                   |     *    |      4|  0|   20|          32|          31|
    |tmp_5_mid1_fu_1090_p2              |     *    |      4|  0|   20|          31|          32|
    |i_s_fu_526_p2                      |     +    |      0|  0|   38|           1|          31|
    |in2_sum1_fu_1072_p2                |     +    |      0|  0|   40|          33|          33|
    |in2_sum5_fu_690_p2                 |     +    |      0|  0|   40|          33|          33|
    |in2_sum6_fu_726_p2                 |     +    |      0|  0|   40|          33|          33|
    |in2_sum7_fu_754_p2                 |     +    |      0|  0|   40|          33|          33|
    |in2_sum8_fu_860_p2                 |     +    |      0|  0|   40|          33|          33|
    |in2_sum9_fu_966_p2                 |     +    |      0|  0|   40|          33|          33|
    |in2_sum_fu_650_p2                  |     +    |      0|  0|   40|          33|          33|
    |indvar_flatten_next1_fu_717_p2     |     +    |      0|  0|  103|          96|           1|
    |indvar_flatten_op_fu_512_p2        |     +    |      0|  0|   71|           1|          64|
    |j_1_fu_602_p2                      |     +    |      0|  0|   38|           1|          31|
    |n_op_fu_506_p2                     |     +    |      0|  0|   38|           1|          31|
    |out4_sum_fu_1234_p2                |     +    |      0|  0|   40|          33|          33|
    |tmp2_fu_1220_p2                    |     +    |      0|  0|   32|          32|          32|
    |tmp_14_fu_641_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_16_fu_682_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_18_fu_558_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_20_fu_705_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_22_fu_709_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_25_fu_553_p2                   |     +    |      0|  0|   39|          32|          32|
    |tmp_31_fu_1224_p2                  |     +    |      0|  0|   32|          32|          32|
    |p_neg3_fu_394_p2                   |     -    |      0|  0|   39|           1|          32|
    |p_neg9_fu_1122_p2                  |     -    |      0|  0|   39|           1|          32|
    |p_neg9_mid1_fu_1164_p2             |     -    |      0|  0|   39|           1|          32|
    |p_neg_fu_346_p2                    |     -    |      0|  0|   39|           1|          32|
    |p_neg_t1_fu_1141_p2                |     -    |      0|  0|   39|           1|          32|
    |p_neg_t1_mid1_fu_1183_p2           |     -    |      0|  0|   39|           1|          32|
    |p_neg_t5_fu_413_p2                 |     -    |      0|  0|   39|           1|          32|
    |p_neg_t_fu_366_p2                  |     -    |      0|  0|   39|           1|          32|
    |ap_block_pp0_stage0_00001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage4_01001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage5_00001          |    and   |      0|  0|    2|           1|           1|
    |ap_block_state13_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state16_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state20_pp0_stage5_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state23_pp0_stage1_iter2  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state24_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state31_pp0_stage2_iter3  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state39_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state46_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state46_pp0_stage3_iter5  |    and   |      0|  0|    2|           1|           1|
    |ap_block_state47_io                |    and   |      0|  0|    2|           1|           1|
    |ap_block_state52_pp0_stage2_iter6  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1646                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1650                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_799                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_813                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_823                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_833                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_857                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_869                   |    and   |      0|  0|    2|           1|           1|
    |ap_condition_888                   |    and   |      0|  0|    2|           1|           1|
    |tmp_36_fu_839_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp_38_fu_845_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp_45_fu_945_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp_47_fu_951_p2                   |    and   |      0|  0|    2|           1|           1|
    |tmp_54_fu_1051_p2                  |    and   |      0|  0|    2|           1|           1|
    |tmp_56_fu_1057_p2                  |    and   |      0|  0|    2|           1|           1|
    |exitcond_flatten1_fu_473_p2        |   icmp   |      0|  0|   50|          96|          96|
    |exitcond_flatten_fu_478_p2         |   icmp   |      0|  0|   29|          64|          64|
    |notlhs1_fu_1033_p2                 |   icmp   |      0|  0|   11|           8|           2|
    |notlhs3_fu_821_p2                  |   icmp   |      0|  0|   11|           8|           2|
    |notlhs5_fu_909_p2                  |   icmp   |      0|  0|   11|           8|           2|
    |notlhs7_fu_927_p2                  |   icmp   |      0|  0|   11|           8|           2|
    |notlhs9_fu_1015_p2                 |   icmp   |      0|  0|   11|           8|           2|
    |notlhs_fu_803_p2                   |   icmp   |      0|  0|   11|           8|           2|
    |notrhs1_fu_1021_p2                 |   icmp   |      0|  0|   18|          23|           1|
    |notrhs2_fu_1039_p2                 |   icmp   |      0|  0|   18|          23|           1|
    |notrhs4_fu_827_p2                  |   icmp   |      0|  0|   18|          23|           1|
    |notrhs6_fu_915_p2                  |   icmp   |      0|  0|   18|          23|           1|
    |notrhs8_fu_933_p2                  |   icmp   |      0|  0|   18|          23|           1|
    |notrhs_fu_809_p2                   |   icmp   |      0|  0|   18|          23|           1|
    |tmp_mid_fu_459_p2                  |   icmp   |      0|  0|   18|          32|           1|
    |tmp_s_fu_468_p2                    |   icmp   |      0|  0|   18|          32|          32|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_00001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage4_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage5_11001          |    or    |      0|  0|    2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|    2|           1|           1|
    |tmp_34_fu_815_p2                   |    or    |      0|  0|    2|           1|           1|
    |tmp_35_fu_833_p2                   |    or    |      0|  0|    2|           1|           1|
    |tmp_43_fu_921_p2                   |    or    |      0|  0|    2|           1|           1|
    |tmp_44_fu_939_p2                   |    or    |      0|  0|    2|           1|           1|
    |tmp_4_mid2_fu_547_p2               |    or    |      0|  0|   32|          32|           1|
    |tmp_52_fu_1027_p2                  |    or    |      0|  0|    2|           1|           1|
    |tmp_53_fu_1045_p2                  |    or    |      0|  0|    2|           1|           1|
    |tmp_9_fu_582_p2                    |    or    |      0|  0|   32|          32|           1|
    |tmp_9_mid1_fu_628_p2               |    or    |      0|  0|   32|          32|           1|
    |indvar_flatten_next_fu_745_p3      |  select  |      0|  0|   64|           1|           1|
    |j_mid_fu_563_p3                    |  select  |      0|  0|   31|           1|           1|
    |max1_fu_851_p3                     |  select  |      0|  0|   32|           1|          32|
    |max2_fu_957_p3                     |  select  |      0|  0|   32|           1|          32|
    |n_1_fu_675_p3                      |  select  |      0|  0|   31|           1|          31|
    |n_cast_mid2_fu_498_p3              |  select  |      0|  0|   31|           1|          31|
    |n_cast_mid_fu_483_p3               |  select  |      0|  0|   31|           1|           1|
    |n_mid29_op_fu_669_p3               |  select  |      0|  0|   31|           1|           1|
    |p_mid2_fu_607_p3                   |  select  |      0|  0|   31|           1|          31|
    |tmp_1_fu_386_p3                    |  select  |      0|  0|   32|           1|          32|
    |tmp_28_fu_532_p3                   |  select  |      0|  0|   31|           1|          31|
    |tmp_60_fu_1063_p3                  |  select  |      0|  0|   32|           1|          32|
    |tmp_6_fu_1150_p3                   |  select  |      0|  0|   32|           1|          32|
    |tmp_6_mid1_fu_1202_p3              |  select  |      0|  0|   32|           1|          32|
    |tmp_6_mid2_fu_1210_p3              |  select  |      0|  0|   32|           1|          32|
    |tmp_8_mid2_fu_621_p3               |  select  |      0|  0|   32|           1|          32|
    |tmp_8_mid_fu_588_p3                |  select  |      0|  0|   32|           1|           1|
    |tmp_9_mid2_fu_634_p3               |  select  |      0|  0|   32|           1|          32|
    |tmp_9_mid_fu_595_p3                |  select  |      0|  0|   32|           1|           1|
    |tmp_fu_422_p3                      |  select  |      0|  0|   32|           1|          32|
    |tmp_mid1_fu_491_p3                 |  select  |      0|  0|    2|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|    2|           1|           2|
    +-----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                              |          |     32|  0| 2522|        1454|        1901|
    +-----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  65|         16|    1|         16|
    |ap_enable_reg_pp0_iter5                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6                   |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_276_p4                |   9|          2|   31|         62|
    |ap_phi_mux_indvar_flatten1_phi_fu_242_p4  |   9|          2|   96|        192|
    |ap_phi_mux_indvar_flatten_phi_fu_254_p4   |   9|          2|   64|        128|
    |ap_phi_mux_j_phi_fu_288_p4                |   9|          2|   31|         62|
    |ap_phi_mux_n_phi_fu_265_p4                |   9|          2|   31|         62|
    |ap_sig_ioackin_gmem_ARREADY               |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY               |   9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY                |   9|          2|    1|          2|
    |gmem_ARADDR                               |  41|          8|   32|        256|
    |gmem_blk_n_AR                             |   9|          2|    1|          2|
    |gmem_blk_n_AW                             |   9|          2|    1|          2|
    |gmem_blk_n_B                              |   9|          2|    1|          2|
    |gmem_blk_n_R                              |   9|          2|    1|          2|
    |gmem_blk_n_W                              |   9|          2|    1|          2|
    |grp_fu_296_p0                             |  21|          4|   32|        128|
    |grp_fu_296_p1                             |  21|          4|   32|        128|
    |i_reg_272                                 |   9|          2|   31|         62|
    |indvar_flatten1_reg_238                   |   9|          2|   96|        192|
    |indvar_flatten_reg_250                    |   9|          2|   64|        128|
    |j_reg_284                                 |   9|          2|   31|         62|
    |n_reg_261                                 |   9|          2|   31|         62|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 334|         73|  613|       1561|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  15|   0|   15|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6        |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY    |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY     |   1|   0|    1|          0|
    |bound4_reg_1334                |  96|   0|   96|          0|
    |bound_reg_1302                 |  64|   0|   64|          0|
    |ch_in_read_reg_1249            |  32|   0|   32|          0|
    |exitcond_flatten1_reg_1344     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1348      |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_1525      |  32|   0|   32|          0|
    |gmem_addr_1_reg_1469           |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1531      |  32|   0|   32|          0|
    |gmem_addr_2_reg_1497           |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1543      |  32|   0|   32|          0|
    |gmem_addr_3_reg_1513           |  32|   0|   32|          0|
    |gmem_addr_4_read_reg_1567      |  32|   0|   32|          0|
    |gmem_addr_4_reg_1549           |  32|   0|   32|          0|
    |gmem_addr_5_read_reg_1573      |  32|   0|   32|          0|
    |gmem_addr_5_reg_1561           |  32|   0|   32|          0|
    |gmem_addr_6_read_reg_1623      |  32|   0|   32|          0|
    |gmem_addr_6_reg_1584           |  32|   0|   32|          0|
    |gmem_addr_7_reg_1617           |  32|   0|   32|          0|
    |gmem_addr_read_reg_1519        |  32|   0|   32|          0|
    |gmem_addr_reg_1447             |  32|   0|   32|          0|
    |h_read_reg_1264                |  32|   0|   32|          0|
    |i_reg_272                      |  31|   0|   31|          0|
    |i_s_reg_1393                   |  31|   0|   31|          0|
    |indvar_flatten1_reg_238        |  96|   0|   96|          0|
    |indvar_flatten_next1_reg_1492  |  96|   0|   96|          0|
    |indvar_flatten_next_reg_1508   |  64|   0|   64|          0|
    |indvar_flatten_op_reg_1377     |  64|   0|   64|          0|
    |indvar_flatten_reg_250         |  64|   0|   64|          0|
    |j_mid_reg_1413                 |  31|   0|   31|          0|
    |j_reg_284                      |  31|   0|   31|          0|
    |max1_reg_1537                  |  32|   0|   32|          0|
    |max1_reg_1537_pp0_iter3_reg    |  32|   0|   32|          0|
    |max2_reg_1555                  |  32|   0|   32|          0|
    |max2_reg_1555_pp0_iter3_reg    |  32|   0|   32|          0|
    |n_1_reg_1459                   |  31|   0|   31|          0|
    |n_cast_mid2_cast_reg_1382      |  31|   0|   32|          1|
    |n_cast_mid2_reg_1367           |  31|   0|   31|          0|
    |n_op_reg_1372                  |  31|   0|   31|          0|
    |n_reg_261                      |  31|   0|   31|          0|
    |p_lshr_f1_reg_1607             |  31|   0|   31|          0|
    |p_lshr_f6_reg_1285             |  31|   0|   31|          0|
    |p_mid2_reg_1425                |  31|   0|   31|          0|
    |tmp1_reg_1487                  |  32|   0|   32|          0|
    |tmp_13_reg_1419                |  32|   0|   32|          0|
    |tmp_14_reg_1442                |  32|   0|   32|          0|
    |tmp_14_reg_1442_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_15_reg_1280                |   1|   0|    1|          0|
    |tmp_16_reg_1464                |  32|   0|   32|          0|
    |tmp_16_reg_1464_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_18_reg_1408                |  32|   0|   32|          0|
    |tmp_19_reg_1453                |  32|   0|   32|          0|
    |tmp_1_reg_1290                 |  32|   0|   32|          0|
    |tmp_20_reg_1475                |  32|   0|   32|          0|
    |tmp_20_reg_1475_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_21_reg_1602                |   1|   0|    1|          0|
    |tmp_22_reg_1481                |  32|   0|   32|          0|
    |tmp_22_reg_1481_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_24_reg_1387                |  32|   0|   32|          0|
    |tmp_25_reg_1403                |  32|   0|   32|          0|
    |tmp_28_reg_1398                |  31|   0|   31|          0|
    |tmp_29_reg_1503                |  32|   0|   32|          0|
    |tmp_2_cast_reg_1318            |  30|   0|   33|          3|
    |tmp_2_reg_1270                 |  30|   0|   30|          0|
    |tmp_3_cast_reg_1323            |  30|   0|   33|          3|
    |tmp_3_reg_1275                 |  30|   0|   30|          0|
    |tmp_56_reg_1579                |   1|   0|    1|          0|
    |tmp_5_mid1_reg_1590            |  32|   0|   32|          0|
    |tmp_5_reg_1597                 |  32|   0|   32|          0|
    |tmp_6_mid2_reg_1612            |  32|   0|   32|          0|
    |tmp_8_mid2_reg_1431            |  31|   0|   32|          1|
    |tmp_9_mid2_reg_1436            |  31|   0|   32|          1|
    |tmp_mid1_reg_1359              |   1|   0|    1|          0|
    |tmp_mid_reg_1339               |   1|   0|    1|          0|
    |tmp_reg_1296                   |  32|   0|   32|          0|
    |w_read_reg_1256                |  32|   0|   32|          0|
    |exitcond_flatten1_reg_1344     |  64|  32|    1|          0|
    |exitcond_flatten_reg_1348      |  64|  32|    1|          0|
    |i_reg_272                      |  64|  32|   31|          0|
    |i_s_reg_1393                   |  64|  32|   31|          0|
    |p_mid2_reg_1425                |  64|  32|   31|          0|
    |tmp_29_reg_1503                |  64|  32|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2889| 192| 2641|          9|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   max_pool2  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   max_pool2  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   max_pool2  | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

