# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../ALU/ALU.srcs/sources_1/new/ALU_Control.vhd" \
"../../../../ALU_Control.srcs/sim_1/new/ALU_control_tb.vhd" \

# Do not sort compile order
nosort
