Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 16:36:04 2024
| Host         : SID running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_FPGA_timing_summary_routed.rpt -pb main_FPGA_timing_summary_routed.pb -rpx main_FPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : main_FPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    522         
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (522)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1506)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (522)
--------------------------
 There are 522 register/latch pins with no clock driven by root clock pin: toggle_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1506)
---------------------------------------------------
 There are 1506 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.021        0.000                      0                   80        0.259        0.000                      0                   80        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.021        0.000                      0                   80        0.259        0.000                      0                   80        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.138ns (25.748%)  route 3.282ns (74.252%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.965     9.637    counter[31]_i_1_n_0
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.301    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X50Y108        FDRE (Setup_fdre_C_R)       -0.524    14.658    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.138ns (25.748%)  route 3.282ns (74.252%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.965     9.637    counter[31]_i_1_n_0
    SLICE_X50Y108        FDRE                                         r  counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.301    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X50Y108        FDRE (Setup_fdre_C_R)       -0.524    14.658    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.021ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.420ns  (logic 1.138ns (25.748%)  route 3.282ns (74.252%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.965     9.637    counter[31]_i_1_n_0
    SLICE_X50Y108        FDRE                                         r  counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.301    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X50Y108        FDRE (Setup_fdre_C_R)       -0.524    14.658    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                  5.021    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.580%)  route 3.143ns (73.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.826     9.499    counter[31]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y107        FDRE (Setup_fdre_C_R)       -0.524    14.633    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.580%)  route 3.143ns (73.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.826     9.499    counter[31]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y107        FDRE (Setup_fdre_C_R)       -0.524    14.633    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.580%)  route 3.143ns (73.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.826     9.499    counter[31]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y107        FDRE (Setup_fdre_C_R)       -0.524    14.633    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 1.138ns (26.580%)  route 3.143ns (73.420%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.826     9.499    counter[31]_i_1_n_0
    SLICE_X50Y107        FDRE                                         r  counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.494    14.916    clk_IBUF_BUFG
    SLICE_X50Y107        FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X50Y107        FDRE (Setup_fdre_C_R)       -0.524    14.633    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.633    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.138ns (26.609%)  route 3.139ns (73.391%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.821     9.494    counter[31]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.495    14.917    clk_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.524    14.634    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.138ns (26.609%)  route 3.139ns (73.391%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.821     9.494    counter[31]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.495    14.917    clk_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.524    14.634    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 1.138ns (26.609%)  route 3.139ns (73.391%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.615     5.217    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  counter_reg[29]/Q
                         net (fo=2, routed)           0.734     6.469    T0/data/dataoutans/counter[29]
    SLICE_X51Y104        LUT4 (Prop_lut4_I0_O)        0.124     6.593 f  T0/data/dataoutans/toggle_i_8/O
                         net (fo=1, routed)           0.406     6.999    T0/data/dataoutans/toggle_i_8_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.123 f  T0/data/dataoutans/toggle_i_6/O
                         net (fo=1, routed)           0.433     7.556    T0/data/dataoutans/toggle_i_6_n_0
    SLICE_X51Y105        LUT5 (Prop_lut5_I0_O)        0.124     7.680 f  T0/data/dataoutans/toggle_i_3/O
                         net (fo=18, routed)          0.580     8.260    T0_n_0
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.124     8.384 r  counter[0]_i_2/O
                         net (fo=2, routed)           0.165     8.549    counter[0]_i_2_n_0
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.124     8.673 r  counter[31]_i_1/O
                         net (fo=31, routed)          0.821     9.494    counter[31]_i_1_n_0
    SLICE_X50Y106        FDRE                                         r  counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.495    14.917    clk_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.158    
    SLICE_X50Y106        FDRE (Setup_fdre_C_R)       -0.524    14.634    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.627%)  route 0.181ns (49.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  toggle_reg/Q
                         net (fo=18, routed)          0.181     1.805    T0/data/dataoutans/toggle_OBUF
    SLICE_X45Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  T0/data/dataoutans/fout[14]_i_1/O
                         net (fo=1, routed)           0.000     1.850    T0_n_3
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/C
                         clock pessimism             -0.499     1.498    
    SLICE_X45Y101        FDRE (Hold_fdre_C_D)         0.092     1.590    fout_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y105        FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.126     1.768    counter[19]
    SLICE_X50Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    data0[19]
    SLICE_X50Y105        FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y105        FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y105        FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y104        FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y104        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg[15]/Q
                         net (fo=3, routed)           0.127     1.769    counter[15]
    SLICE_X50Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    data0[15]
    SLICE_X50Y104        FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y104        FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y104        FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg[23]/Q
                         net (fo=3, routed)           0.127     1.769    counter[23]
    SLICE_X50Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.879 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.879    data0[23]
    SLICE_X50Y106        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y106        FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.477    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDRE (Prop_fdre_C_Q)         0.164     1.641 r  counter_reg[31]/Q
                         net (fo=2, routed)           0.127     1.768    counter[31]
    SLICE_X50Y108        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.878    data0[31]
    SLICE_X50Y108        FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.993    clk_IBUF_BUFG
    SLICE_X50Y108        FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X50Y108        FDRE (Hold_fdre_C_D)         0.134     1.611    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.127     1.770    counter[3]
    SLICE_X50Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.880 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    data0[3]
    SLICE_X50Y101        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.613    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.620 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.180     1.801    counter[0]
    SLICE_X51Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.846 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    p_0_in[0]
    SLICE_X51Y102        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.091     1.570    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.478    clk_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y103        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.137     1.779    counter[11]
    SLICE_X50Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    data0[11]
    SLICE_X50Y103        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     1.994    clk_IBUF_BUFG
    SLICE_X50Y103        FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.134     1.612    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.274ns (66.506%)  route 0.138ns (33.494%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.138     1.781    counter[7]
    SLICE_X50Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.891 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    data0[7]
    SLICE_X50Y102        FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y102        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X50Y102        FDRE (Hold_fdre_C_D)         0.134     1.613    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.299ns (69.174%)  route 0.133ns (30.826%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.560     1.479    clk_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.133     1.754    counter[0]
    SLICE_X50Y101        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.912 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.912    data0[1]
    SLICE_X50Y101        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.830     1.995    clk_IBUF_BUFG
    SLICE_X50Y101        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.499     1.495    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.134     1.629    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y102   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y103   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y103   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y103   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y104   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y104   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y104   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y104   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y105   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y104   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y104   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y102   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y103   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y104   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y104   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1506 Endpoints
Min Delay          1506 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.253ns  (logic 2.061ns (14.460%)  route 12.192ns (85.540%))
  Logic Levels:           11  (FDRE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         4.334     4.753    T0/data/ir/alumux2sel
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.324     5.077 f  T0/data/ir/out101_carry_i_9/O
                         net (fo=5, routed)           1.112     6.189    T0/data/ir/data_reg[7]_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.326     6.515 f  T0/data/ir/RD[12]_i_17/O
                         net (fo=3, routed)           1.178     7.693    T0/data/ir/RD[12]_i_17_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.817 r  T0/data/ir/RD[12]_i_10/O
                         net (fo=4, routed)           1.100     8.917    T0/data/ir/RD[12]_i_10_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I4_O)        0.124     9.041 f  T0/data/ir/RD[21]_i_12/O
                         net (fo=2, routed)           0.949     9.990    T0/control/RD[20]_i_4_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.114 r  T0/control/RD[21]_i_10/O
                         net (fo=4, routed)           0.333    10.447    T0/control/data_reg[16]
    SLICE_X32Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.571 r  T0/control/RD[25]_i_9/O
                         net (fo=4, routed)           0.318    10.889    T0/data/B/RD[28]_i_4_2
    SLICE_X35Y107        LUT6 (Prop_lut6_I4_O)        0.124    11.013 r  T0/data/B/RD[28]_i_10/O
                         net (fo=4, routed)           0.971    11.985    T0/data/B/RD[28]_i_10_n_0
    SLICE_X38Y108        LUT5 (Prop_lut5_I0_O)        0.124    12.109 r  T0/data/B/RD[29]_i_10/O
                         net (fo=1, routed)           0.858    12.967    T0/data/B/RD[29]_i_10_n_0
    SLICE_X38Y108        LUT6 (Prop_lut6_I1_O)        0.124    13.091 r  T0/data/B/RD[29]_i_4/O
                         net (fo=1, routed)           1.038    14.129    T0/control/RD_reg[29]
    SLICE_X36Y108        LUT6 (Prop_lut6_I4_O)        0.124    14.253 r  T0/control/RD[29]_i_1/O
                         net (fo=1, routed)           0.000    14.253    T0/data/alu/RD_reg[31]_1[29]
    SLICE_X36Y108        FDRE                                         r  T0/data/alu/RD_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.078ns  (logic 2.785ns (19.783%)  route 11.293ns (80.217%))
  Logic Levels:           12  (CARRY4=1 FDRE=1 LUT3=1 LUT5=4 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.701     4.120    T0/data/ir/alumux2sel
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.296     4.416 r  T0/data/ir/in20_carry_i_4/O
                         net (fo=1, routed)           0.000     4.416    T0/data/alu/DUT1/RD[4]_i_11[0]
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     4.960 f  T0/data/alu/DUT1/in20_carry/O[2]
                         net (fo=2, routed)           0.823     5.783    T0/control/O[2]
    SLICE_X35Y94         LUT6 (Prop_lut6_I3_O)        0.301     6.084 r  T0/control/RD[4]_i_11/O
                         net (fo=4, routed)           0.807     6.892    T0/data/alu/DUT1/RD[12]_i_13_0
    SLICE_X35Y95         LUT5 (Prop_lut5_I2_O)        0.154     7.046 f  T0/data/alu/DUT1/RD[7]_i_11/O
                         net (fo=5, routed)           0.959     8.005    T0/control/RD[15]_i_12_0
    SLICE_X36Y97         LUT5 (Prop_lut5_I3_O)        0.327     8.332 f  T0/control/RD[12]_i_13/O
                         net (fo=5, routed)           0.473     8.805    T0/data/alu/DUT1/RD[13]_i_8_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I4_O)        0.124     8.929 f  T0/data/alu/DUT1/RD[15]_i_12/O
                         net (fo=5, routed)           1.145    10.074    T0/data/alu/DUT1/RD[15]_i_12_n_0
    SLICE_X32Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.198 f  T0/data/alu/DUT1/RD[20]_i_13/O
                         net (fo=4, routed)           0.973    11.171    T0/data/alu/DUT1/RD[20]_i_13_n_0
    SLICE_X37Y102        LUT6 (Prop_lut6_I0_O)        0.124    11.295 r  T0/data/alu/DUT1/RD[18]_i_10/O
                         net (fo=1, routed)           0.789    12.085    T0/data/alu/DUT1/RD[18]_i_10_n_0
    SLICE_X35Y102        LUT5 (Prop_lut5_I4_O)        0.124    12.209 f  T0/data/alu/DUT1/RD[18]_i_8/O
                         net (fo=1, routed)           0.815    13.023    T0/data/ir/RD_reg[18]
    SLICE_X33Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.147 r  T0/data/ir/RD[18]_i_4/O
                         net (fo=1, routed)           0.807    13.954    T0/control/RD_reg[18]
    SLICE_X31Y103        LUT5 (Prop_lut5_I4_O)        0.124    14.078 r  T0/control/RD[18]_i_1/O
                         net (fo=1, routed)           0.000    14.078    T0/data/alu/RD_reg[31]_1[18]
    SLICE_X31Y103        FDRE                                         r  T0/data/alu/RD_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.069ns  (logic 2.705ns (19.227%)  route 11.364ns (80.773%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.779     4.198    T0/data/ir/alumux2sel
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.322     4.520 r  T0/data/ir/out101_carry_i_19/O
                         net (fo=72, routed)          3.579     8.099    T0/control/alumux2out[0]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.326     8.425 r  T0/control/out101_carry_i_8/O
                         net (fo=1, routed)           0.000     8.425    T0/data/alu/DUT10/S[0]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.957 r  T0/data/alu/DUT10/out101_carry/CO[3]
                         net (fo=1, routed)           0.001     8.958    T0/data/alu/DUT10/out101_carry_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  T0/data/alu/DUT10/out101_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.072    T0/data/alu/DUT10/out101_carry__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  T0/data/alu/DUT10/out101_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.186    T0/data/alu/DUT10/out101_carry__1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  T0/data/alu/DUT10/out101_carry__2/CO[3]
                         net (fo=32, routed)          3.021    12.321    T0/data/B/CO[0]
    SLICE_X32Y96         LUT5 (Prop_lut5_I3_O)        0.124    12.445 r  T0/data/B/RD[3]_i_13/O
                         net (fo=1, routed)           0.674    13.119    T0/control/RD_reg[3]_i_2_0
    SLICE_X32Y96         LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  T0/control/RD[3]_i_6/O
                         net (fo=1, routed)           0.000    13.243    T0/control/RD[3]_i_6_n_0
    SLICE_X32Y96         MUXF7 (Prop_muxf7_I1_O)      0.217    13.460 r  T0/control/RD_reg[3]_i_2/O
                         net (fo=1, routed)           0.309    13.770    T0/control/RD_reg[3]_i_2_n_0
    SLICE_X36Y96         LUT5 (Prop_lut5_I0_O)        0.299    14.069 r  T0/control/RD[3]_i_1/O
                         net (fo=1, routed)           0.000    14.069    T0/data/alu/RD_reg[31]_1[3]
    SLICE_X36Y96         FDRE                                         r  T0/data/alu/RD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.718ns  (logic 2.849ns (20.768%)  route 10.869ns (79.232%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.701     4.120    T0/data/ir/alumux2sel
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.296     4.416 r  T0/data/ir/in20_carry_i_4/O
                         net (fo=1, routed)           0.000     4.416    T0/data/alu/DUT1/RD[4]_i_11[0]
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.929 r  T0/data/alu/DUT1/in20_carry/CO[3]
                         net (fo=1, routed)           0.000     4.929    T0/data/alu/DUT1/in20_carry_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.252 r  T0/data/alu/DUT1/in20_carry__0/O[1]
                         net (fo=6, routed)           0.855     6.107    T0/control/RD[8]_i_10[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.306     6.413 r  T0/control/RD[12]_i_19/O
                         net (fo=2, routed)           0.803     7.216    T0/data/alu/DUT1/RD[23]_i_18_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.340 f  T0/data/alu/DUT1/RD[23]_i_21/O
                         net (fo=1, routed)           0.940     8.280    T0/data/alu/DUT1/RD[23]_i_21_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.404 f  T0/data/alu/DUT1/RD[23]_i_18/O
                         net (fo=1, routed)           0.745     9.149    T0/data/alu/DUT1/RD[23]_i_18_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  T0/data/alu/DUT1/RD[23]_i_16/O
                         net (fo=1, routed)           0.831    10.104    T0/data/alu/DUT1/RD[23]_i_16_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  T0/data/alu/DUT1/RD[23]_i_12/O
                         net (fo=6, routed)           0.676    10.904    T0/data/alu/DUT1/RD[23]_i_12_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I4_O)        0.124    11.028 r  T0/data/alu/DUT1/RD[30]_i_13/O
                         net (fo=5, routed)           0.986    12.014    T0/data/alu/DUT1/RD[30]_i_13_n_0
    SLICE_X33Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.138 f  T0/data/alu/DUT1/RD[25]_i_8/O
                         net (fo=1, routed)           0.658    12.796    T0/control/RD_reg[25]
    SLICE_X32Y108        LUT6 (Prop_lut6_I0_O)        0.124    12.920 r  T0/control/RD[25]_i_5/O
                         net (fo=1, routed)           0.674    13.594    T0/control/RD[25]_i_5_n_0
    SLICE_X32Y108        LUT6 (Prop_lut6_I5_O)        0.124    13.718 r  T0/control/RD[25]_i_1/O
                         net (fo=1, routed)           0.000    13.718    T0/data/alu/RD_reg[31]_1[25]
    SLICE_X32Y108        FDRE                                         r  T0/data/alu/RD_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.671ns  (logic 2.705ns (19.787%)  route 10.966ns (80.213%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT3=1 LUT5=3 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.779     4.198    T0/data/ir/alumux2sel
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.322     4.520 r  T0/data/ir/out101_carry_i_19/O
                         net (fo=72, routed)          3.579     8.099    T0/control/alumux2out[0]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.326     8.425 r  T0/control/out101_carry_i_8/O
                         net (fo=1, routed)           0.000     8.425    T0/data/alu/DUT10/S[0]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.957 r  T0/data/alu/DUT10/out101_carry/CO[3]
                         net (fo=1, routed)           0.001     8.958    T0/data/alu/DUT10/out101_carry_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  T0/data/alu/DUT10/out101_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.072    T0/data/alu/DUT10/out101_carry__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  T0/data/alu/DUT10/out101_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.186    T0/data/alu/DUT10/out101_carry__1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  T0/data/alu/DUT10/out101_carry__2/CO[3]
                         net (fo=32, routed)          1.780    11.080    T0/data/B/CO[0]
    SLICE_X33Y97         LUT5 (Prop_lut5_I4_O)        0.124    11.204 r  T0/data/B/RD[1]_i_12/O
                         net (fo=1, routed)           0.870    12.074    T0/control/RD_reg[1]_i_2_0
    SLICE_X32Y97         LUT5 (Prop_lut5_I0_O)        0.124    12.198 r  T0/control/RD[1]_i_6/O
                         net (fo=1, routed)           0.000    12.198    T0/control/RD[1]_i_6_n_0
    SLICE_X32Y97         MUXF7 (Prop_muxf7_I1_O)      0.217    12.415 r  T0/control/RD_reg[1]_i_2/O
                         net (fo=1, routed)           0.957    13.372    T0/control/RD_reg[1]_i_2_n_0
    SLICE_X39Y97         LUT5 (Prop_lut5_I0_O)        0.299    13.671 r  T0/control/RD[1]_i_1/O
                         net (fo=1, routed)           0.000    13.671    T0/data/alu/RD_reg[31]_1[1]
    SLICE_X39Y97         FDRE                                         r  T0/data/alu/RD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.646ns  (logic 2.849ns (20.879%)  route 10.797ns (79.121%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.701     4.120    T0/data/ir/alumux2sel
    SLICE_X34Y96         LUT3 (Prop_lut3_I1_O)        0.296     4.416 r  T0/data/ir/in20_carry_i_4/O
                         net (fo=1, routed)           0.000     4.416    T0/data/alu/DUT1/RD[4]_i_11[0]
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.929 r  T0/data/alu/DUT1/in20_carry/CO[3]
                         net (fo=1, routed)           0.000     4.929    T0/data/alu/DUT1/in20_carry_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.252 r  T0/data/alu/DUT1/in20_carry__0/O[1]
                         net (fo=6, routed)           0.855     6.107    T0/control/RD[8]_i_10[0]
    SLICE_X36Y96         LUT6 (Prop_lut6_I4_O)        0.306     6.413 r  T0/control/RD[12]_i_19/O
                         net (fo=2, routed)           0.803     7.216    T0/data/alu/DUT1/RD[23]_i_18_0
    SLICE_X35Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.340 f  T0/data/alu/DUT1/RD[23]_i_21/O
                         net (fo=1, routed)           0.940     8.280    T0/data/alu/DUT1/RD[23]_i_21_n_0
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.124     8.404 f  T0/data/alu/DUT1/RD[23]_i_18/O
                         net (fo=1, routed)           0.745     9.149    T0/data/alu/DUT1/RD[23]_i_18_n_0
    SLICE_X35Y100        LUT6 (Prop_lut6_I1_O)        0.124     9.273 f  T0/data/alu/DUT1/RD[23]_i_16/O
                         net (fo=1, routed)           0.831    10.104    T0/data/alu/DUT1/RD[23]_i_16_n_0
    SLICE_X35Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.228 f  T0/data/alu/DUT1/RD[23]_i_12/O
                         net (fo=6, routed)           0.673    10.901    T0/data/alu/DUT1/RD[23]_i_12_n_0
    SLICE_X35Y105        LUT6 (Prop_lut6_I1_O)        0.124    11.025 r  T0/data/alu/DUT1/RD[31]_i_10/O
                         net (fo=1, routed)           1.016    12.040    T0/data/alu/DUT1/RD[31]_i_10_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.164 f  T0/data/alu/DUT1/RD[31]_i_7/O
                         net (fo=1, routed)           0.800    12.965    T0/control/RD_reg[31]_1
    SLICE_X35Y106        LUT6 (Prop_lut6_I1_O)        0.124    13.089 f  T0/control/RD[31]_i_4/O
                         net (fo=1, routed)           0.433    13.522    T0/control/RD[31]_i_4_n_0
    SLICE_X35Y106        LUT5 (Prop_lut5_I2_O)        0.124    13.646 r  T0/control/RD[31]_i_2/O
                         net (fo=1, routed)           0.000    13.646    T0/data/alu/RD_reg[31]_1[31]
    SLICE_X35Y106        FDRE                                         r  T0/data/alu/RD_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux1sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.533ns  (logic 2.278ns (16.833%)  route 11.255ns (83.167%))
  Logic Levels:           12  (FDRE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux1sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  T0/control/alumux1sel_reg/Q
                         net (fo=106, routed)         4.056     4.512    T0/control/alumux1sel
    SLICE_X30Y102        LUT4 (Prop_lut4_I2_O)        0.124     4.636 r  T0/control/out101_carry__0_i_12/O
                         net (fo=21, routed)          0.658     5.294    T0/control/npcre_reg_14
    SLICE_X32Y102        LUT6 (Prop_lut6_I5_O)        0.124     5.418 r  T0/control/RD[2]_i_31/O
                         net (fo=2, routed)           0.942     6.360    T0/control/RD[2]_i_31_n_0
    SLICE_X32Y101        LUT5 (Prop_lut5_I4_O)        0.152     6.512 r  T0/control/RD[2]_i_24/O
                         net (fo=2, routed)           0.583     7.095    T0/control/RD[2]_i_24_n_0
    SLICE_X35Y101        LUT5 (Prop_lut5_I1_O)        0.352     7.447 f  T0/control/RD[0]_i_7/O
                         net (fo=2, routed)           0.961     8.407    T0/control/RD[0]_i_7_n_0
    SLICE_X35Y104        LUT6 (Prop_lut6_I5_O)        0.326     8.733 r  T0/control/RD[2]_i_14/O
                         net (fo=2, routed)           1.038     9.771    T0/control/RD[2]_i_14_n_0
    SLICE_X32Y97         LUT3 (Prop_lut3_I1_O)        0.124     9.895 f  T0/control/RD[2]_i_7/O
                         net (fo=2, routed)           0.730    10.625    T0/control/RD[2]_i_7_n_0
    SLICE_X31Y96         LUT3 (Prop_lut3_I1_O)        0.124    10.749 r  T0/control/RD[3]_i_14/O
                         net (fo=2, routed)           0.445    11.194    T0/control/RD[3]_i_14_n_0
    SLICE_X31Y96         LUT4 (Prop_lut4_I3_O)        0.124    11.318 r  T0/control/RD[5]_i_11/O
                         net (fo=2, routed)           0.808    12.127    T0/control/RD[5]_i_11_n_0
    SLICE_X32Y95         LUT6 (Prop_lut6_I5_O)        0.124    12.251 r  T0/control/RD[4]_i_6/O
                         net (fo=1, routed)           0.161    12.412    T0/control/RD[4]_i_6_n_0
    SLICE_X32Y95         LUT5 (Prop_lut5_I0_O)        0.124    12.536 r  T0/control/RD[4]_i_2/O
                         net (fo=1, routed)           0.873    13.409    T0/control/RD[4]_i_2_n_0
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124    13.533 r  T0/control/RD[4]_i_1/O
                         net (fo=1, routed)           0.000    13.533    T0/data/alu/RD_reg[31]_1[4]
    SLICE_X33Y95         FDRE                                         r  T0/data/alu/RD_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.485ns  (logic 1.937ns (14.364%)  route 11.548ns (85.636%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         4.334     4.753    T0/data/ir/alumux2sel
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.324     5.077 r  T0/data/ir/out101_carry_i_9/O
                         net (fo=5, routed)           1.112     6.189    T0/data/ir/data_reg[7]_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.326     6.515 r  T0/data/ir/RD[12]_i_17/O
                         net (fo=3, routed)           1.178     7.693    T0/data/ir/RD[12]_i_17_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.817 f  T0/data/ir/RD[12]_i_10/O
                         net (fo=4, routed)           1.100     8.917    T0/data/ir/RD[12]_i_10_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I4_O)        0.124     9.041 r  T0/data/ir/RD[21]_i_12/O
                         net (fo=2, routed)           0.949     9.990    T0/control/RD[20]_i_4_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.114 f  T0/control/RD[21]_i_10/O
                         net (fo=4, routed)           0.832    10.947    T0/control/data_reg[16]
    SLICE_X33Y106        LUT5 (Prop_lut5_I4_O)        0.124    11.071 r  T0/control/RD[23]_i_13/O
                         net (fo=2, routed)           0.428    11.499    T0/control/RD[23]_i_13_n_0
    SLICE_X32Y105        LUT5 (Prop_lut5_I2_O)        0.124    11.623 r  T0/control/RD[23]_i_10/O
                         net (fo=1, routed)           0.815    12.438    T0/control/RD[23]_i_10_n_0
    SLICE_X32Y106        LUT6 (Prop_lut6_I1_O)        0.124    12.562 r  T0/control/RD[23]_i_4/O
                         net (fo=1, routed)           0.799    13.361    T0/control/RD[23]_i_4_n_0
    SLICE_X31Y106        LUT5 (Prop_lut5_I4_O)        0.124    13.485 r  T0/control/RD[23]_i_1/O
                         net (fo=1, routed)           0.000    13.485    T0/data/alu/RD_reg[31]_1[23]
    SLICE_X31Y106        FDRE                                         r  T0/data/alu/RD_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.388ns  (logic 2.171ns (16.216%)  route 11.217ns (83.784%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         4.334     4.753    T0/data/ir/alumux2sel
    SLICE_X36Y97         LUT3 (Prop_lut3_I1_O)        0.324     5.077 f  T0/data/ir/out101_carry_i_9/O
                         net (fo=5, routed)           1.112     6.189    T0/data/ir/data_reg[7]_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I5_O)        0.326     6.515 f  T0/data/ir/RD[12]_i_17/O
                         net (fo=3, routed)           1.178     7.693    T0/data/ir/RD[12]_i_17_n_0
    SLICE_X35Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.817 r  T0/data/ir/RD[12]_i_10/O
                         net (fo=4, routed)           1.100     8.917    T0/data/ir/RD[12]_i_10_n_0
    SLICE_X33Y101        LUT6 (Prop_lut6_I4_O)        0.124     9.041 f  T0/data/ir/RD[21]_i_12/O
                         net (fo=2, routed)           0.949     9.990    T0/control/RD[20]_i_4_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.114 r  T0/control/RD[21]_i_10/O
                         net (fo=4, routed)           0.333    10.447    T0/control/data_reg[16]
    SLICE_X32Y106        LUT6 (Prop_lut6_I2_O)        0.124    10.571 r  T0/control/RD[25]_i_9/O
                         net (fo=4, routed)           1.184    11.755    T0/control/data_reg[21]
    SLICE_X35Y108        LUT5 (Prop_lut5_I4_O)        0.150    11.905 r  T0/control/RD[26]_i_10/O
                         net (fo=1, routed)           0.862    12.767    T0/control/RD[26]_i_10_n_0
    SLICE_X34Y108        LUT6 (Prop_lut6_I1_O)        0.332    13.099 r  T0/control/RD[26]_i_4/O
                         net (fo=1, routed)           0.165    13.264    T0/control/RD[26]_i_4_n_0
    SLICE_X34Y108        LUT5 (Prop_lut5_I4_O)        0.124    13.388 r  T0/control/RD[26]_i_1/O
                         net (fo=1, routed)           0.000    13.388    T0/data/alu/RD_reg[31]_1[26]
    SLICE_X34Y108        FDRE                                         r  T0/data/alu/RD_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/control/alumux2sel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/alu/RD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.358ns  (logic 2.403ns (17.989%)  route 10.955ns (82.011%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT3=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y110        FDRE                         0.000     0.000 r  T0/control/alumux2sel_reg/C
    SLICE_X41Y110        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  T0/control/alumux2sel_reg/Q
                         net (fo=169, routed)         3.779     4.198    T0/data/ir/alumux2sel
    SLICE_X39Y96         LUT3 (Prop_lut3_I1_O)        0.322     4.520 r  T0/data/ir/out101_carry_i_19/O
                         net (fo=72, routed)          3.579     8.099    T0/control/alumux2out[0]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.326     8.425 r  T0/control/out101_carry_i_8/O
                         net (fo=1, routed)           0.000     8.425    T0/data/alu/DUT10/S[0]
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.957 r  T0/data/alu/DUT10/out101_carry/CO[3]
                         net (fo=1, routed)           0.001     8.958    T0/data/alu/DUT10/out101_carry_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.072 r  T0/data/alu/DUT10/out101_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.072    T0/data/alu/DUT10/out101_carry__0_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.186 r  T0/data/alu/DUT10/out101_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.186    T0/data/alu/DUT10/out101_carry__1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.300 r  T0/data/alu/DUT10/out101_carry__2/CO[3]
                         net (fo=32, routed)          2.613    11.913    T0/control/CO[0]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.124    12.037 r  T0/control/RD[2]_i_10/O
                         net (fo=1, routed)           0.984    13.020    T0/control/RD[2]_i_10_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    13.144 r  T0/control/RD[2]_i_3/O
                         net (fo=1, routed)           0.000    13.144    T0/control/RD[2]_i_3_n_0
    SLICE_X34Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    13.358 r  T0/control/RD_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.358    T0/data/alu/RD_reg[31]_1[2]
    SLICE_X34Y94         FDRE                                         r  T0/data/alu/RD_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T0/data/alu/RD_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/aluout/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE                         0.000     0.000 r  T0/data/alu/RD_reg[7]/C
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/alu/RD_reg[7]/Q
                         net (fo=1, routed)           0.099     0.240    T0/data/aluout/data_reg[31]_1[7]
    SLICE_X40Y98         FDRE                                         r  T0/data/aluout/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[30]/C
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[30]/Q
                         net (fo=1, routed)           0.100     0.241    T0/data/B/D[30]
    SLICE_X48Y107        FDRE                                         r  T0/data/B/data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[15]/C
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[15]/Q
                         net (fo=1, routed)           0.101     0.242    T0/data/B/D[15]
    SLICE_X49Y103        FDRE                                         r  T0/data/B/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[23]/C
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[23]/Q
                         net (fo=1, routed)           0.101     0.242    T0/data/B/D[23]
    SLICE_X48Y104        FDRE                                         r  T0/data/B/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.743%)  route 0.103ns (42.257%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[31]/C
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[31]/Q
                         net (fo=1, routed)           0.103     0.244    T0/data/B/D[31]
    SLICE_X48Y107        FDRE                                         r  T0/data/B/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[13]/C
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[13]/Q
                         net (fo=1, routed)           0.105     0.246    T0/data/B/D[13]
    SLICE_X48Y104        FDRE                                         r  T0/data/B/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[12]/C
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[12]/Q
                         net (fo=1, routed)           0.107     0.248    T0/data/B/D[12]
    SLICE_X48Y101        FDRE                                         r  T0/data/B/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y107        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[28]/C
    SLICE_X47Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[28]/Q
                         net (fo=1, routed)           0.107     0.248    T0/data/B/D[28]
    SLICE_X48Y107        FDRE                                         r  T0/data/B/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.886%)  route 0.107ns (43.114%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y100        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[6]/C
    SLICE_X47Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[6]/Q
                         net (fo=1, routed)           0.107     0.248    T0/data/B/D[6]
    SLICE_X48Y100        FDRE                                         r  T0/data/B/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T0/data/regb/RT_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            T0/data/B/data_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE                         0.000     0.000 r  T0/data/regb/RT_reg[17]/C
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/regb/RT_reg[17]/Q
                         net (fo=1, routed)           0.110     0.251    T0/data/B/D[17]
    SLICE_X43Y101        FDRE                                         r  T0/data/B/data_reg[17]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fout_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.114ns  (logic 4.025ns (49.606%)  route 4.089ns (50.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  fout_reg[15]/Q
                         net (fo=1, routed)           4.089     9.766    fout_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.335 r  fout_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.335    fout[15]
    V11                                                               r  fout[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.010ns (49.764%)  route 4.048ns (50.236%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[13]/Q
                         net (fo=1, routed)           4.048     9.727    fout_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.281 r  fout_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.281    fout[13]
    V14                                                               r  fout[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.055ns  (logic 4.008ns (49.762%)  route 4.047ns (50.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[10]/Q
                         net (fo=1, routed)           4.047     9.725    fout_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    13.277 r  fout_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.277    fout[10]
    U14                                                               r  fout[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 4.026ns (50.550%)  route 3.939ns (49.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[14]/Q
                         net (fo=1, routed)           3.939     9.617    fout_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.187 r  fout_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.187    fout[14]
    V12                                                               r  fout[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toggle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.956ns  (logic 4.119ns (51.777%)  route 3.837ns (48.223%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  toggle_reg/Q
                         net (fo=18, routed)          0.812     6.490    toggle_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.586 r  toggle_OBUF_BUFG_inst/O
                         net (fo=525, routed)         3.025     9.611    toggle_OBUF_BUFG
    R12                  OBUF (Prop_obuf_I_O)         3.567    13.179 r  toggle_OBUF_inst/O
                         net (fo=0)                   0.000    13.179    toggle
    R12                                                               r  toggle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 4.011ns (50.819%)  route 3.882ns (49.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[7]/Q
                         net (fo=1, routed)           3.882     9.560    fout_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.115 r  fout_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.115    fout[7]
    U16                                                               r  fout[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.874ns  (logic 4.008ns (50.902%)  route 3.866ns (49.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  fout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  fout_reg[5]/Q
                         net (fo=1, routed)           3.866     9.543    fout_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.095 r  fout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.095    fout[5]
    V17                                                               r  fout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.684ns  (logic 4.008ns (52.157%)  route 3.676ns (47.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.619     5.221    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.456     5.677 r  fout_reg[12]/Q
                         net (fo=1, routed)           3.676     9.354    fout_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    12.905 r  fout_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.905    fout[12]
    V15                                                               r  fout[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.011ns (52.231%)  route 3.668ns (47.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[6]/Q
                         net (fo=1, routed)           3.668     9.347    fout_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    12.902 r  fout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.902    fout[6]
    U17                                                               r  fout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.624ns  (logic 3.987ns (52.299%)  route 3.637ns (47.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.620     5.222    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.456     5.678 r  fout_reg[11]/Q
                         net (fo=1, routed)           3.637     9.315    fout_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    12.846 r  fout_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.846    fout[11]
    T16                                                               r  fout[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.377ns (63.852%)  route 0.780ns (36.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fout_reg[1]/Q
                         net (fo=1, routed)           0.780     2.403    fout_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.639 r  fout_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.639    fout[1]
    K15                                                               r  fout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.394ns (61.110%)  route 0.887ns (38.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fout_reg[2]/Q
                         net (fo=1, routed)           0.887     2.510    fout_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.763 r  fout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.763    fout[2]
    J13                                                               r  fout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.362ns (59.491%)  route 0.928ns (40.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fout_reg[0]/Q
                         net (fo=1, routed)           0.928     2.550    fout_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.771 r  fout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.771    fout[0]
    H17                                                               r  fout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.396ns (58.405%)  route 0.994ns (41.595%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fout_reg[9]/Q
                         net (fo=1, routed)           0.994     2.618    fout_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.873 r  fout_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.873    fout[9]
    T15                                                               r  fout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.392ns (57.056%)  route 1.048ns (42.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fout_reg[3]/Q
                         net (fo=1, routed)           1.048     2.671    fout_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.922 r  fout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.922    fout[3]
    N14                                                               r  fout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.506ns  (logic 1.393ns (55.599%)  route 1.113ns (44.401%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.561     1.480    clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  fout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  fout_reg[4]/Q
                         net (fo=1, routed)           1.113     2.734    fout_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.987 r  fout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.987    fout[4]
    R18                                                               r  fout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            toggle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.539ns  (logic 1.435ns (56.519%)  route 1.104ns (43.481%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y100        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  toggle_reg/Q
                         net (fo=18, routed)          0.349     1.972    toggle_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.998 r  toggle_OBUF_BUFG_inst/O
                         net (fo=525, routed)         0.755     2.753    toggle_OBUF_BUFG
    R12                  OBUF (Prop_obuf_I_O)         1.268     4.021 r  toggle_OBUF_inst/O
                         net (fo=0)                   0.000     4.021    toggle
    R12                                                               r  toggle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.389ns (53.309%)  route 1.217ns (46.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fout_reg[8]/Q
                         net (fo=1, routed)           1.217     2.840    fout_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     4.089 r  fout_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.089    fout[8]
    V16                                                               r  fout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.665ns  (logic 1.373ns (51.527%)  route 1.292ns (48.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.482    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  fout_reg[11]/Q
                         net (fo=1, routed)           1.292     2.915    fout_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     4.147 r  fout_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.147    fout[11]
    T16                                                               r  fout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fout[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.700ns  (logic 1.393ns (51.615%)  route 1.306ns (48.385%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.562     1.481    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  fout_reg[12]/Q
                         net (fo=1, routed)           1.306     2.929    fout_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     4.181 r  fout_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.181    fout[12]
    V15                                                               r  fout[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.176ns  (logic 0.642ns (29.507%)  route 1.534ns (70.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.534     2.052    T0/data/dataoutans/datapathoutenre
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     2.176 r  T0/data/dataoutans/fout[5]_i_1/O
                         net (fo=1, routed)           0.000     2.176    T0_n_12
    SLICE_X48Y102        FDRE                                         r  fout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  fout_reg[5]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.173ns  (logic 0.642ns (29.543%)  route 1.531ns (70.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.531     2.049    T0/data/dataoutans/datapathoutenre
    SLICE_X48Y102        LUT6 (Prop_lut6_I3_O)        0.124     2.173 r  T0/data/dataoutans/fout[4]_i_1/O
                         net (fo=1, routed)           0.000     2.173    T0_n_13
    SLICE_X48Y102        FDRE                                         r  fout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.498     4.920    clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  fout_reg[4]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.061ns  (logic 0.642ns (31.144%)  route 1.419ns (68.856%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.419     1.937    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.061 r  T0/data/dataoutans/fout[10]_i_1/O
                         net (fo=1, routed)           0.000     2.061    T0_n_7
    SLICE_X45Y101        FDRE                                         r  fout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[10]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.060ns  (logic 0.642ns (31.160%)  route 1.418ns (68.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.418     1.936    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.060 r  T0/data/dataoutans/fout[14]_i_1/O
                         net (fo=1, routed)           0.000     2.060    T0_n_3
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.020ns  (logic 0.642ns (31.779%)  route 1.378ns (68.221%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.378     1.896    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.020 r  T0/data/dataoutans/fout[6]_i_1/O
                         net (fo=1, routed)           0.000     2.020    T0_n_11
    SLICE_X45Y100        FDRE                                         r  fout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[6]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.016ns  (logic 0.642ns (31.842%)  route 1.374ns (68.158%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.374     1.892    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     2.016 r  T0/data/dataoutans/fout[13]_i_1/O
                         net (fo=1, routed)           0.000     2.016    T0_n_4
    SLICE_X45Y100        FDRE                                         r  fout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[13]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.903ns  (logic 0.642ns (33.742%)  route 1.261ns (66.258%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.261     1.779    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.903 r  T0/data/dataoutans/fout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    T0_n_16
    SLICE_X45Y102        FDRE                                         r  fout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[1]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.901ns  (logic 0.642ns (33.778%)  route 1.259ns (66.222%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.259     1.777    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y102        LUT6 (Prop_lut6_I3_O)        0.124     1.901 r  T0/data/dataoutans/fout[11]_i_1/O
                         net (fo=1, routed)           0.000     1.901    T0_n_6
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.500     4.922    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.642ns (37.227%)  route 1.083ns (62.773%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.083     1.601    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y103        LUT6 (Prop_lut6_I3_O)        0.124     1.725 r  T0/data/dataoutans/fout[12]_i_1/O
                         net (fo=1, routed)           0.000     1.725    T0_n_5
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.499     4.921    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/C

Slack:                    inf
  Source:                 T0/control/datapathoutenre_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.725ns  (logic 0.642ns (37.227%)  route 1.083ns (62.773%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y110        FDRE                         0.000     0.000 r  T0/control/datapathoutenre_reg/C
    SLICE_X46Y110        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  T0/control/datapathoutenre_reg/Q
                         net (fo=17, routed)          1.083     1.601    T0/data/dataoutans/datapathoutenre
    SLICE_X45Y103        LUT6 (Prop_lut6_I3_O)        0.124     1.725 r  T0/data/dataoutans/fout[2]_i_1/O
                         net (fo=1, routed)           0.000     1.725    T0_n_15
    SLICE_X45Y103        FDRE                                         r  fout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.499     4.921    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[1]/C
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[1]/Q
                         net (fo=1, routed)           0.053     0.194    T0/data/dataoutans/data_reg_n_0_[1]
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.239 r  T0/data/dataoutans/fout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.239    T0_n_16
    SLICE_X45Y102        FDRE                                         r  fout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[1]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[7]/C
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[7]/Q
                         net (fo=1, routed)           0.085     0.226    T0/data/dataoutans/data_reg_n_0_[7]
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  T0/data/dataoutans/fout[7]_i_1/O
                         net (fo=1, routed)           0.000     0.271    T0_n_10
    SLICE_X45Y102        FDRE                                         r  fout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[7]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[9]/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[9]/Q
                         net (fo=1, routed)           0.085     0.226    T0/data/dataoutans/data_reg_n_0_[9]
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.045     0.271 r  T0/data/dataoutans/fout[9]_i_1/O
                         net (fo=1, routed)           0.000     0.271    T0_n_8
    SLICE_X45Y101        FDRE                                         r  fout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[9]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[11]/C
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[11]/Q
                         net (fo=1, routed)           0.086     0.227    T0/data/dataoutans/data_reg_n_0_[11]
    SLICE_X45Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  T0/data/dataoutans/fout[11]_i_1/O
                         net (fo=1, routed)           0.000     0.272    T0_n_6
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[11]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.260%)  route 0.108ns (36.740%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[13]/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[13]/Q
                         net (fo=1, routed)           0.108     0.249    T0/data/dataoutans/data_reg_n_0_[13]
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.294 r  T0/data/dataoutans/fout[13]_i_1/O
                         net (fo=1, routed)           0.000     0.294    T0_n_4
    SLICE_X45Y100        FDRE                                         r  fout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[13]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.951%)  route 0.114ns (38.049%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[24]/C
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[24]/Q
                         net (fo=1, routed)           0.114     0.255    T0/data/dataoutans/data_reg_n_0_[24]
    SLICE_X45Y102        LUT6 (Prop_lut6_I5_O)        0.045     0.300 r  T0/data/dataoutans/fout[8]_i_1/O
                         net (fo=1, routed)           0.000     0.300    T0_n_9
    SLICE_X45Y102        FDRE                                         r  fout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y102        FDRE                                         r  fout_reg[8]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y102        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[5]/C
    SLICE_X49Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[5]/Q
                         net (fo=1, routed)           0.137     0.278    T0/data/dataoutans/data_reg_n_0_[5]
    SLICE_X48Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.323 r  T0/data/dataoutans/fout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.323    T0_n_12
    SLICE_X48Y102        FDRE                                         r  fout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     1.997    clk_IBUF_BUFG
    SLICE_X48Y102        FDRE                                         r  fout_reg[5]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.203%)  route 0.111ns (32.797%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y102        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[12]/C
    SLICE_X44Y102        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  T0/data/dataoutans/data_reg[12]/Q
                         net (fo=1, routed)           0.111     0.239    T0/data/dataoutans/data_reg_n_0_[12]
    SLICE_X45Y103        LUT6 (Prop_lut6_I4_O)        0.099     0.338 r  T0/data/dataoutans/fout[12]_i_1/O
                         net (fo=1, routed)           0.000     0.338    T0_n_5
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.831     1.997    clk_IBUF_BUFG
    SLICE_X45Y103        FDRE                                         r  fout_reg[12]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.337%)  route 0.191ns (50.663%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[6]/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  T0/data/dataoutans/data_reg[6]/Q
                         net (fo=1, routed)           0.191     0.332    T0/data/dataoutans/data_reg_n_0_[6]
    SLICE_X45Y100        LUT6 (Prop_lut6_I4_O)        0.045     0.377 r  T0/data/dataoutans/fout[6]_i_1/O
                         net (fo=1, routed)           0.000     0.377    T0_n_11
    SLICE_X45Y100        FDRE                                         r  fout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y100        FDRE                                         r  fout_reg[6]/C

Slack:                    inf
  Source:                 T0/data/dataoutans/data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            fout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.226ns (58.367%)  route 0.161ns (41.633%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDRE                         0.000     0.000 r  T0/data/dataoutans/data_reg[14]/C
    SLICE_X44Y101        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  T0/data/dataoutans/data_reg[14]/Q
                         net (fo=1, routed)           0.161     0.289    T0/data/dataoutans/data_reg_n_0_[14]
    SLICE_X45Y101        LUT6 (Prop_lut6_I4_O)        0.098     0.387 r  T0/data/dataoutans/fout[14]_i_1/O
                         net (fo=1, routed)           0.000     0.387    T0_n_3
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     1.998    clk_IBUF_BUFG
    SLICE_X45Y101        FDRE                                         r  fout_reg[14]/C





