//
// File created by:  irun
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
TESTBENCH.sv
-DEFINE
GATE
-VFILE
/RAID2/COURSE/iclab/iclabta01/umc018/Verilog/umc18_neg.v
-YDIR
/RAID2/cad/synopsys/synthesis/cur/dw/sim_ver/
-LIBEXT
.v
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.20.nc/xllibs
-ALLOWUNBOUND
