/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 288 208)
	(text "cpu" (rect 5 0 28 15)(font "Arial" ))
	(text "inst" (rect 8 128 31 143)(font "Arial" ))
	(port
		(pt 0 120)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 112 41 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 0 104)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 96 40 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 40)
		(input)
		(text "bus_grant" (rect 0 0 66 15)(font "Arial" ))
		(text "bus_grant" (rect 24 32 90 47)(font "Arial" ))
		(line (pt 0 40)(pt 16 40))
	)
	(port
		(pt 224 112)
		(input)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 168 104 211 119)(font "Arial" ))
		(line (pt 208 112)(pt 224 112))
	)
	(port
		(pt 0 24)
		(output)
		(text "bus_req" (rect 0 0 54 15)(font "Arial" ))
		(text "bus_req" (rect 24 16 78 31)(font "Arial" ))
		(line (pt 16 24)(pt 0 24))
	)
	(port
		(pt 224 32)
		(output)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 120 24 221 39)(font "Arial" ))
		(line (pt 224 32)(pt 208 32)(line_width 3))
	)
	(port
		(pt 224 80)
		(output)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 168 72 216 87)(font "Arial" ))
		(line (pt 224 80)(pt 208 80))
	)
	(port
		(pt 224 64)
		(output)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 168 56 214 71)(font "Arial" ))
		(line (pt 224 64)(pt 208 64))
	)
	(port
		(pt 224 96)
		(output)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 88 88 224 103)(font "Arial" ))
		(line (pt 224 96)(pt 208 96)(line_width 3))
	)
	(port
		(pt 224 48)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 120 40 220 55)(font "Arial" ))
		(line (pt 224 48)(pt 208 48)(line_width 3))
	)
	(parameter
		"EXEC_START_ADDR"
		"0"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 208 128))
	)
	(annotation_block (parameter)(rect 288 24 552 64))
)
