@W: BN137 :"h:\desktop\github\vhdl\vhdl project\hardware_files\rcb.vhd":414:1:414:2|Found combinational loop during mapping at net ram_start
@W: MT529 :"h:\desktop\github\vhdl\vhdl project\hardware_files\ram_fsm.vhd":16:22:16:29|Found inferred clock rcb|clk which controls 85 sequential elements including ram_state_machine.data_del[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
