5 a 1 * 0
8 /data/cf/uvlogic1/uvg/trevorw/projects/covered/diags/verilog -t main -vcd disable2.vcd -o disable2.cdd -v disable2.v
3 0 $root $root NA 0 0 1
3 0 main main disable2.v 1 36 1
2 1 5 8000c 2 3d 12100a 0 0 1 2 1102 $u0
1 a 3 830004 1 0 0 0 1 1 2
4 1 0 0
3 1 main.$u0 main.$u0 disable2.v 0 14 1
2 2 6 10004 2 3d 13100a 0 0 1 2 1102 $u1
4 2 0 0
3 1 main.$u0.$u1 main.$u0.$u1 disable2.v 0 13 1
2 3 7 30006 1 3e 131002 0 0 1 2 2 $u2
2 4 8 a000e 1 3e 120002 0 0 1 2 2 $u4
2 5 7 3000c 2 3f 20002 0 0 1 2 2
4 5 0 0
4 4 5 5
4 3 4 4
3 1 main.$u0.$u1.$u2 main.$u0.$u1.$u2 disable2.v 7 7 1
2 6 7 30006 2 3b 13100a 0 0 1 2 1102 foo
4 6 0 0
3 1 main.$u0.$u1.$u3 main.$u0.$u1.$u3 disable2.v 0 12 1
2 7 9 c000d 1 0 20008 0 0 32 64 10 1 0 0 0 0 0 0
2 8 9 b000d 2 2c 23100a 7 0 32 2 aa aa aa aa aa aa aa aa
2 9 10 4000e 1 40 120002 0 0 1 2 2 foo
2 10 11 8000b 1 0 20008 0 0 1 4 1
2 11 11 40004 0 1 400 0 0 a
2 12 11 4000b 1 37 a 10 11
4 12 0 0
4 9 12 12
4 8 9 0
3 1 main.$u0.$u1.$u4 main.$u0.$u1.$u4 disable2.v 8 8 1
2 13 8 a000e 2 3d 13100a 0 0 1 2 1102 $u3
4 13 0 0
3 1 main.$u5 main.$u5 disable2.v 0 23 1
3 3 main.foo main.foo disable2.v 25 34 1
2 14 27 20006 1 3d 131002 0 0 1 2 102 bar
1 a 26 830006 1 0 0 0 1 1 102
4 14 0 0
3 1 main.foo.bar main.foo.bar disable2.v 27 33 1
2 15 28 8000b 1 0 20004 0 0 1 4 0
2 16 28 40004 0 1 400 0 0 a
2 17 28 4000b 1 37 11006 15 16
2 18 29 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 19 29 40006 2 2c 22000a 18 0 32 2 aa aa aa aa aa aa aa aa
2 20 30 8000b 1 0 20008 0 0 1 4 1
2 21 30 40004 0 1 400 0 0 a
2 22 30 4000b 1 37 a 20 21
2 23 31 50006 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 24 31 40006 1 2c 220002 23 0 32 2 aa aa aa aa aa aa aa aa
2 25 32 8000b 0 0 20010 0 0 1 4 0
2 26 32 40004 0 1 400 0 0 a
2 27 32 4000b 0 37 22 25 26
4 27 0 0
4 24 27 0
4 22 24 24
4 19 22 0
4 17 19 19
