<Mu2e_Registers>
  <Register Name="CSR" Address="0" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="Control and status register" BitComments="Enable the on card test pulser!Run the test pulser for one spill or continuously (0=run once)!Enable the flash gate!CMB pulse function (0=applied to the flash gate, 1= applied to the CMB LEDs!Issue a reset to the AFE deserializer logic in the FPGA!Issue a MIG DDR interface reset!Reset readout sequencer 1: Reset, 0: No action!Issue a general reset. The AFE FIFOs, Trigger counter, Spill counter and Readout sequencer are reset.!Reset the serial controller in the AFE chips!Clear FM receive parity error!!!!!" Width="16" UpperAddress="0" LowerAddress="0">CSR</Register>
  <Register Name="SDRAM_WritePointer" Address="3" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="SDRam Write address (2=upper bits, 3=lower bits)" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="2" LowerAddress="3">SDRAM_WritePointer</Register>
  <Register Name="SDRAM_ReadPointer" Address="5" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="SDRam Read address (4=upper bits, 5=lower bits)" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="4" LowerAddress="5">SDRAM_ReadPointer</Register>
  <Register Name="SDRAM_read_swapped" Address="6" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Byte swapped SDRam read data port" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SDRAM_read_swapped</Register>
  <Register Name="SDRAM_read" Address="7" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Un-swapped SDRam data port" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SDRAM_read</Register>
  <Register Name="MIG_Status" Address="8" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="MIG status register" BitComments="DDR Reset Busy!DDR Cal Done!WRITE command FIFO full!WRITE command FIFO empty!WRITE data FIFO full!WRITE data FIFO empty!READ command FIFO full!READ command FIFO empty!READ data FIFO full!READ data FIFO full!!!!!" Width="16" UpperAddress="0" LowerAddress="0">MIG_Status</Register>
  <Register Name="MIG_fifo_count" Address="9" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="13:8 = ? , 5:0 = ?" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">MIG_fifo_count</Register>
  <Register Name="MIG_burst_size" Address="10" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="always 8 for now" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">MIG_burst_size</Register>
  <Register Name="HISTO_THRESH_AFE0" Address="16" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Histogram counter threshold for AFE 0" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">HISTO_THRESH_AFE0</Register>
  <Register Name="HISTO_THRESH_AFE1" Address="17" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Histogram counter threshold for AFE 1" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">HISTO_THRESH_AFE1</Register>
  <Register Name="HISTO_COUNT_INTERVAL" Address="18" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="A 12 bit counting interval in steps of 1 millisecond." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">HISTO_COUNT_INTERVAL</Register>
  <Register Name="HISTO_CHAN_SEL" Address="19" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="A three bit register specifying which of the eight AFE channels is applied to the threshold (for both AFEs)." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">HISTO_CHAN_SEL</Register>
  <Register Name="HISTO_COUNT0" Address="21" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Histogram count AFE0 (0x14=upper bits, 0x15=lower bits)" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="20" LowerAddress="21">HISTO_COUNT0</Register>
  <Register Name="HISTO_COUNT1" Address="23" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Histogram count AFE1 (0x16=upper bits, 0x17=lower bits)" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="22" LowerAddress="23">HISTO_COUNT1</Register>
  <Register Name="MUX_SEL" Address="32" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="Selects which of 16 DAC trim resistors is connected to the second level multiplexer. Set Mux enable to 0 before taking SiPM pulsed data." BitComments="CH select 3:0!!!!MUX enable!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">MUX_SEL</Register>
  <Register Name="CHAN_MASK" Address="33" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="A four bit register to select which CMBs to read out. Bits 0..3 enable CMBs 1..4" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">CHAN_MASK</Register>
  <Register Name="TEST_COUNTER" Address="35" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="A write to this address defines the 32 bit test counter.  A read from this address displays the value of bits and increments all 32 bits of the counter after the read." BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="34" LowerAddress="35">TEST_COUNTER</Register>
  <Register Name="ONE_WIRE_COMMAND" Address="36" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire command register" BitComments="Bits 0..7: if an individual write transaction is requested, the lower eight bits of this register are sent to the one wire interface.!!!!!!!!Bit 8: Start the read temperature sequencer. A complete read temperature sequence will execute when this bit is set. The read value of this bit will return a 0 until the sequence is complete.!Bit 9: Start the read ROM sequencer. A complete ROM read sequence will execute when this bit is set. The read value of this bit will return a 0 until the sequence is complete.!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_COMMAND</Register>
  <Register Name="ONE_WIRE_CONTROL" Address="37" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="Bit 0..3: Selects which CMB read data is stored in the register file!!!!Bit 4: Request a write transaction!Bit 5: Request a read transaction!Request a reset transaction!Bit 7: Transaction status. Returns a ‘1’ when transaction is in progress!Bit 15..8: Transaction bitcount (N-1). For a write set to seven. For a 72 bit read set to 71.!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_CONTROL</Register>
  <Register Name="ONE_WIRE_READ0" Address="38" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_READ0</Register>
  <Register Name="ONE_WIRE_READ1" Address="39" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_READ1</Register>
  <Register Name="ONE_WIRE_REA2" Address="40" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_REA2</Register>
  <Register Name="ONE_WIRE_READ3" Address="41" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_READ3</Register>
  <Register Name="ONE_WIRE_READ4" Address="42" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="One wire control register" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">ONE_WIRE_READ4</Register>
  <Register Name="AFE_INPUT_FIFO_EMPTY_FLAG" Address="47" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="Shows the level of the empty flags of the 16 FIFOs used to buffer data destined for the DDR RAM." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">AFE_INPUT_FIFO_EMPTY_FLAG</Register>
  <Register Name="BIAS_DAC_CH0" Address="48" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan0" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH0</Register>
  <Register Name="BIAS_DAC_CH1" Address="49" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan1" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH1</Register>
  <Register Name="BIAS_DAC_CH2" Address="50" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan2" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH2</Register>
  <Register Name="BIAS_DAC_CH3" Address="51" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan3" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH3</Register>
  <Register Name="BIAS_DAC_CH4" Address="52" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan4" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH4</Register>
  <Register Name="BIAS_DAC_CH5" Address="53" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan5" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH5</Register>
  <Register Name="BIAS_DAC_CH6" Address="54" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan6" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH6</Register>
  <Register Name="BIAS_DAC_CH7" Address="55" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan7" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH7</Register>
  <Register Name="BIAS_DAC_CH8" Address="56" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan8" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH8</Register>
  <Register Name="BIAS_DAC_CH9" Address="57" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan9" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH9</Register>
  <Register Name="BIAS_DAC_CH10" Address="58" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan10" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH10</Register>
  <Register Name="BIAS_DAC_CH11" Address="59" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan11" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH11</Register>
  <Register Name="BIAS_DAC_CH12" Address="60" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan12" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH12</Register>
  <Register Name="BIAS_DAC_CH13" Address="61" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan13" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH13</Register>
  <Register Name="BIAS_DAC_CH14" Address="62" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan14" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH14</Register>
  <Register Name="BIAS_DAC_CH15" Address="63" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="12 bit DACs with a span of ±4.096V. Chan15" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_DAC_CH15</Register>
  <Register Name="LED_INTENSITY_DAC_CH0" Address="64" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Four 12 bit DACs with a span of 0..14V.  Addresses 0x40..0x43 Apply to CMB 1..4. Chan0" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">LED_INTENSITY_DAC_CH0</Register>
  <Register Name="LED_INTENSITY_DAC_CH1" Address="65" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Four 12 bit DACs with a span of 0..14V.  Addresses 0x40..0x43 Apply to CMB 1..4. Chan1" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">LED_INTENSITY_DAC_CH1</Register>
  <Register Name="LED_INTENSITY_DAC_CH2" Address="66" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Four 12 bit DACs with a span of 0..14V.  Addresses 0x40..0x43 Apply to CMB 1..4. Chan2" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">LED_INTENSITY_DAC_CH2</Register>
  <Register Name="LED_INTENSITY_DAC_CH3" Address="67" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Four 12 bit DACs with a span of 0..14V.  Addresses 0x40..0x43 Apply to CMB 1..4. Chan3" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">LED_INTENSITY_DAC_CH3</Register>
  <Register Name="BIAS_BUS_DAC0" Address="68" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Two 12 bits DACs with a possible span of 0..80V. Address 0x44 applies to CMB1..2" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_BUS_DAC0</Register>
  <Register Name="BIAS_BUS_DAC1" Address="69" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Two 12 bits DACs with a possible span of 0..80V. Address 0x44 applies to CMB3..4" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">BIAS_BUS_DAC1</Register>
  <Register Name="AFE_VGA0" Address="70" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Two 12 bits DACs with a span of 0..1.54V. Address 0x46 applies to AFE 0" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">AFE_VGA0</Register>
  <Register Name="AFE_VGA1" Address="71" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Two 12 bits DACs with a span of 0..1.54V. Address 0x46 applies to AFE 1" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">AFE_VGA1</Register>
  <Register Name="SETUP_DAC_CH0" Address="72" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan0" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH0</Register>
  <Register Name="SETUP_DAC_CH1" Address="73" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan1" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH1</Register>
  <Register Name="SETUP_DAC_CH2" Address="74" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan2" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH2</Register>
  <Register Name="SETUP_DAC_CH3" Address="75" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan3" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH3</Register>
  <Register Name="SETUP_DAC_CH4" Address="76" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan4" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH4</Register>
  <Register Name="SETUP_DAC_CH5" Address="77" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan5" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH5</Register>
  <Register Name="SETUP_DAC_CH6" Address="78" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Dont' touch this. Chan6" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SETUP_DAC_CH6</Register>
  <Register Name="SPILL_TRIG_COUNT" Address="103" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Reads the number of triggers received during the spill." BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="102" LowerAddress="103">SPILL_TRIG_COUNT</Register>
  <Register Name="SPILL_NUMBER" Address="104" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Increments once per spill. Use buffer reset to reset this counter." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SPILL_NUMBER</Register>
  <Register Name="EVENT_WORD_COUNT" Address="105" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Increments once per spill. Use buffer reset to reset this counter." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">EVENT_WORD_COUNT</Register>
  <Register Name="SPILL_WORD_COUNT" Address="107" FPGAOffsetMultiplier="0" PrefHex="False" Comment="Read the word count from the most recent spill" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="106" LowerAddress="107">SPILL_WORD_COUNT</Register>
  <Register Name="UPTIME" Address="109" FPGAOffsetMultiplier="0" PrefHex="False" Comment="A counter showing the number of seconds since the last FPGA reset" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="108" LowerAddress="109">UPTIME</Register>
  <Register Name="TRIG_TIME_STAMP" Address="115" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="A 32 bit register showing the time stamp of the most recent trigger" BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="114" LowerAddress="115">TRIG_TIME_STAMP</Register>
  <Register Name="PULSER_TRIG_DELAY" Address="116" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="An eight bit value in steps of 6.28ns that specifies the delay between receipt of a pulser trigger command from the controller and the issuing of a test pulse to the CMB LEDs. The desire is to obviate the need for pipeline readjustment between data taking and pulser triggers." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">PULSER_TRIG_DELAY</Register>
  <Register Name="SPILL_ERROR" Address="117" FPGAOffsetMultiplier="0" PrefHex="True" Comment="Read the spill error register" BitComments="[0] One or more of the AFE FIFOs has overflowed![1] Event FIFO empty. This should be the case at the end of a spill.![2] Parity error on the command link from the controller to the TDC.!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SPILL_ERROR</Register>
  <Register Name="SPILL_STATE" Address="118" FPGAOffsetMultiplier="0" PrefHex="True" Comment="Read the spill state register" BitComments="[0] The DDR write sequencer is busy.![1] Spill End Flag.![2] Spill Gate.!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">SPILL_STATE</Register>
  <Register Name="FLASH_GATE_CONTROL" Address="768" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. Flash gate control." BitComments="[0] Enable the flash gate.![1] Select the CMB pulse routing. 0: Flash Gate, 1: LED flasher.![2] LED Flasher signal source. 0: Test pulser, 1: Flash Gate.!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">FLASH_GATE_CONTROL</Register>
  <Register Name="FLASH_GATE_TURN_ON" Address="769" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. A write to this address defines the time in the microbunch in steps of 6.28ns that the flash gate is asserted, that is when the SiPM voltage is lowered. The microbunch duration is 270 steps" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">FLASH_GATE_TURN_ON</Register>
  <Register Name="FLASH_GATE_TURN_OFF" Address="770" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. A write to this address defines the time in the microbunch in steps of 6.28ns that the flash gate is de-asserted, that is when the SiPM voltage is raised." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">FLASH_GATE_TURN_OFF</Register>
  <Register Name="TRIG_CONTROL" Address="771" FPGAOffsetMultiplier="1024" PrefHex="True" Comment="Broadcast. Trigger control register." BitComments="[0] Writing a ‘1’ to this bit position sends a software trigger.![1] Selects the trigger input type as a pulse or an FM data stream. The assumption is that a trigger pulse comes from the LEMO connector, the FM encoded trigger message comes from the RJ-45 connector. The microprocessor controls the multiplexer that routes either the LEMO or the RJ-45 signal to the trigger input on the FPGAs.![2] Trigger Inhibit. if trigger inhibit is enabled, this bit goes to one in response to a trigger![3] Trigger Inhibit enable.![4] Spill Inhibit. if spill inhibit is enabled, this bit goes to one in response to end of spill. Writing a ‘1’ to this position sets a request to clear the inhibit. Clear spill inhibit will wait until any spill in progress finishes before clearing and allow more triggers.![5] Clear spill inhibit.![6] Spill Inhibit enable.![7] Not used.![8] Enable the on card test pulser.![9] Run the test pulser for one spill or continuously. 1: Run once 0: Run continuously!!!!!" Width="16" UpperAddress="0" LowerAddress="0">TRIG_CONTROL</Register>
  <Register Name="HIT_DEL_REG" Address="772" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. Specifies the number of pipeline stages the hit data traverses before being presented to the first level FIFO. This is used to compensate for trigger delays. The least count is 12.56 ns and the span is eight bits. The minimum delay setting is one and increases monotonically up to a setting of 255. " BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">HIT_DEL_REG</Register>
  <Register Name="NUM_SAMPLE_REG" Address="773" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. Specifies the number ADC samples per trigger to record. 1..254 Samples." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">NUM_SAMPLE_REG</Register>
  <Register Name="TEST_PULSE_FREQ" Address="775" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. Test Pulser frequency word. The rate is 0.0741 Hz per count." BitComments="!!!!!!!!!!!!!!" Width="32" UpperAddress="774" LowerAddress="775">TEST_PULSE_FREQ</Register>
  <Register Name="TEST_PULSE_DURATION" Address="776" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. A write to this address defines the length of the internally generated spill in seconds." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">TEST_PULSE_DURATION</Register>
  <Register Name="TEST_PULSE_INTERSPILL" Address="777" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast. A write to this address defines the length of the internally generated gap between spills in seconds. This is only significant if the test pulser is set to run continuously." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">TEST_PULSE_INTERSPILL</Register>
  <Register Name="COARSE_COUNT_INTI" Address="778" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="A write to this address defines the lower eight bits of the initial count of the time stamp counter. This can be used to match the delay between receipt of a trigger at the controller and the FEB." BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">COARSE_COUNT_INTI</Register>
  <Register Name="TEST_PULSE_DELAY" Address="779" FPGAOffsetMultiplier="1024" PrefHex="False" Comment="Broadcast.A write to this address defines the delay in 6.28 ns clock ticks between receipt of a test pulse trigger from the controller and the firing of the trigger logic on the FEB" BitComments="!!!!!!!!!!!!!!" Width="16" UpperAddress="0" LowerAddress="0">TEST_PULSE_DELAY</Register>
</Mu2e_Registers>