Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 23:11:14 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/mode4_adder_tree/post_route_timing.rpt
| Design       : mode4_adder_tree
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[2]/D   6.744         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[3]/D   6.776         
add0_out_stage1_reg_reg[2]/C   outp_reg[0]/D                  6.809         
add0_out_stage1_reg_reg[2]/C   outp_reg[2]/D                  6.818         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[6]/D   6.829         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[8]/D   6.832         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[4]/D   6.832         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[10]/D  6.837         
add0_out_stage1_reg_reg[2]/C   outp_reg[1]/D                  6.839         
add0_out_stage1_reg_reg[2]/C   outp_reg[3]/D                  6.846         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[7]/D   6.855         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[9]/D   6.858         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[5]/D   6.864         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[11]/D  6.871         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[0]/D   7.046         
add0_out_stage1_reg_reg[2]/C   outp_reg[10]/D                 7.063         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[1]/D   7.064         
add0_out_stage1_reg_reg[2]/C   outp_reg[8]/D                  7.075         
add0_out_stage1_reg_reg[2]/C   outp_reg[11]/D                 7.089         
add0_out_stage1_reg_reg[2]/C   outp_reg[9]/D                  7.098         
add0_out_stage1_reg_reg[2]/C   outp_reg[4]/D                  7.120         
add0_out_stage1_reg_reg[2]/C   outp_reg[6]/D                  7.125         
add0_out_stage1_reg_reg[2]/C   outp_reg[5]/D                  7.142         
add0_out_stage1_reg_reg[2]/C   outp_reg[12]/D                 7.148         
add0_out_stage1_reg_reg[2]/C   outp_reg[7]/D                  7.149         
add0_out_stage1_reg_reg[2]/C   outp_reg[14]/D                 7.158         
add0_out_stage1_reg_reg[2]/C   outp_reg[13]/D                 7.178         
add0_out_stage1_reg_reg[2]/C   outp_reg[15]/D                 7.186         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[15]/D  7.226         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[13]/D  7.237         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[12]/D  7.385         
add1_out_stage2_reg_reg[0]/C   add0_out_stage1_reg_reg[14]/D  7.391         



