from io import StringIO

import pytest

from xdsl.builder import Builder
from xdsl.dialects import riscv
from xdsl.dialects.builtin import ModuleOp
from xdsl.ir import MLContext
from xdsl.transforms.riscv_register_allocation import RISCVRegisterAllocation

pytest.importorskip("riscemu", reason="riscemu is an optional dependency")

from xdsl.interpreters.riscv_emulator import RV_Debug, run_riscv

ctx = MLContext()
ctx.register_dialect(riscv.RISCV)


def test_simple():
    @ModuleOp
    @Builder.implicit_region
    def module():
        six = riscv.LiOp(6).rd
        seven = riscv.LiOp(7).rd
        forty_two = riscv.MulOp(six, seven).rd
        riscv.CustomAssemblyInstructionOp("print", inputs=[forty_two], result_types=[])

    RISCVRegisterAllocation().apply(ctx, module)

    code = riscv.riscv_code(module)

    stream = StringIO()
    RV_Debug.stream = stream
    run_riscv(
        code,
        extensions=[RV_Debug],
        unlimited_regs=True,
        verbosity=1,
    )
    assert "42\n" == stream.getvalue()


def test_multiply_add():
    @ModuleOp
    @Builder.implicit_region
    def module():
        @Builder.implicit_region
        def main():
            riscv.LiOp(3, rd=riscv.Registers.A0)
            riscv.LiOp(2, rd=riscv.Registers.A1)
            riscv.LiOp(1, rd=riscv.Registers.A2)

            riscv.JalOp("muladd")
            res = riscv.GetRegisterOp(riscv.Registers.A0).res
            riscv.CustomAssemblyInstructionOp("print", [res], [])

            riscv.LiOp(93, rd=riscv.Registers.A7)
            riscv.EcallOp()

        riscv.LabelOp("main", main)

        @Builder.implicit_region
        def multiply():
            riscv.CommentOp("no extra registers needed, so no need to deal with stack")
            a0_multiply = riscv.GetRegisterOp(riscv.Registers.A0)
            a1_multiply = riscv.GetRegisterOp(riscv.Registers.A1)
            riscv.MulOp(a0_multiply, a1_multiply, rd=riscv.Registers.A0)
            riscv.ReturnOp()

        riscv.LabelOp("multiply", multiply)

        @Builder.implicit_region
        def add():
            riscv.CommentOp("no extra registers needed, so no need to deal with stack")
            a0_add = riscv.GetRegisterOp(riscv.Registers.A0)
            a1_add = riscv.GetRegisterOp(riscv.Registers.A1)
            riscv.AddOp(a0_add, a1_add, rd=riscv.Registers.A0)
            riscv.ReturnOp()

        riscv.LabelOp("add", add)

        @Builder.implicit_region
        def muladd():
            riscv.CommentOp("a0 <- a0 * a1 + a2")
            riscv.CommentOp("prologue")
            # get registers with the arguments to muladd
            a2_muladd = riscv.GetRegisterOp(riscv.Registers.A2)

            # get registers we'll use in this section
            sp_muladd = riscv.GetRegisterOp(riscv.Registers.SP)
            s0_muladd_0 = riscv.GetRegisterOp(riscv.Registers.S0)
            ra_muladd = riscv.GetRegisterOp(riscv.Registers.RA)
            riscv.CommentOp(
                "decrement stack pointer by number of register values we need to store for later"
            )
            riscv.AddiOp(sp_muladd, -8, rd=riscv.Registers.SP)
            riscv.CommentOp("save the s registers we'll use on the stack")
            riscv.SwOp(sp_muladd, s0_muladd_0, 0)
            riscv.CommentOp("save the return address we'll use on the stack")
            riscv.SwOp(sp_muladd, ra_muladd, 4)

            # store third parameter, in a2 to the temporary register s0
            # guaranteed to be the same after call to multiply
            s0_muladd_1 = riscv.MVOp(a2_muladd, rd=riscv.Registers.S0)
            riscv.JalOp("multiply")

            # The product of a0 and a1 is stored in a0
            # We now have to move s0 to a1, and call add

            riscv.MVOp(s0_muladd_1, rd=riscv.Registers.A1)

            riscv.JalOp("add")

            riscv.CommentOp("epilogue")
            riscv.CommentOp("store the old values back into the s registers")
            riscv.LwOp(sp_muladd, 0, rd=riscv.Registers.S0)

            riscv.CommentOp("store the return address back into the ra register")
            riscv.LwOp(sp_muladd, 4, rd=riscv.Registers.RA)

            riscv.CommentOp(
                "set the sp back to what it was at the start of the function call"
            )
            riscv.AddiOp(sp_muladd, 8, rd=riscv.Registers.SP)

            riscv.CommentOp("jump back to caller")
            riscv.ReturnOp()

        riscv.LabelOp("muladd", muladd)

    RISCVRegisterAllocation().apply(ctx, module)

    code = riscv.riscv_code(module)

    stream = StringIO()
    RV_Debug.stream = stream
    run_riscv(
        code,
        extensions=[RV_Debug],
        unlimited_regs=True,
        verbosity=1,
    )
    assert (
        stream.getvalue()
        == """7
"""
    )
