--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml div.twx div.ncd -o div.twr div.pcf

Design file:              div.ncd
Physical constraint file: div.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
denom<0>    |    4.012(R)|   -0.754(R)|clk_BUFGP         |   0.000|
denom<1>    |    4.157(R)|   -1.048(R)|clk_BUFGP         |   0.000|
denom<2>    |    3.472(R)|   -1.207(R)|clk_BUFGP         |   0.000|
denom<3>    |    3.267(R)|   -1.051(R)|clk_BUFGP         |   0.000|
num<0>      |    0.283(R)|    0.645(R)|clk_BUFGP         |   0.000|
num<1>      |    0.154(R)|    0.725(R)|clk_BUFGP         |   0.000|
num<2>      |    0.287(R)|    0.646(R)|clk_BUFGP         |   0.000|
num<3>      |    0.212(R)|    0.706(R)|clk_BUFGP         |   0.000|
num<4>      |    0.629(R)|    0.380(R)|clk_BUFGP         |   0.000|
num<5>      |    0.865(R)|    0.164(R)|clk_BUFGP         |   0.000|
num<6>      |    1.403(R)|   -0.216(R)|clk_BUFGP         |   0.000|
num<7>      |    1.475(R)|   -0.052(R)|clk_BUFGP         |   0.000|
start       |    0.410(R)|    0.516(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
overflow    |   10.960(R)|clk_BUFGP         |   0.000|
quotient<0> |    8.358(R)|clk_BUFGP         |   0.000|
quotient<1> |    7.674(R)|clk_BUFGP         |   0.000|
quotient<2> |    7.860(R)|clk_BUFGP         |   0.000|
quotient<3> |    7.767(R)|clk_BUFGP         |   0.000|
rdy         |    9.857(R)|clk_BUFGP         |   0.000|
remainder<0>|    7.844(R)|clk_BUFGP         |   0.000|
remainder<1>|    7.763(R)|clk_BUFGP         |   0.000|
remainder<2>|    7.962(R)|clk_BUFGP         |   0.000|
remainder<3>|    8.155(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.246|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
denom<0>       |overflow       |    9.353|
denom<1>       |overflow       |    9.498|
denom<2>       |overflow       |    8.813|
denom<3>       |overflow       |    8.608|
---------------+---------------+---------+


Analysis completed Sat Jan 18 20:36:58 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 183 MB



