#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Mar 21 18:00:24 2024
# Process ID: 8616
# Current directory: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1
# Command line: vivado.exe -log soc_lite_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source soc_lite_top.tcl -notrace
# Log file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top.vdi
# Journal file: E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1\vivado.jou
# Running On: ysxAshore, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 34263 MB
#-----------------------------------------------------------
source soc_lite_top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.035 ; gain = 160.930
Command: link_design -top soc_lite_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'data_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 944.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1718.129 ; gain = 623.125
Finished Parsing XDC File [e:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc:5]
Finished Parsing XDC File [E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/constraints/soc_lite_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1722.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1722.113 ; gain = 1255.855
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.856 . Memory (MB): peak = 1722.113 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18c7ee1c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1736.574 ; gain = 14.461

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 45 inverters resulting in an inversion of 249 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fec8ceff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 47 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f6ad4441

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 250728ab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.748 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 52 cells and removed 1 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 250728ab7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.858 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e788b844

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f17b8700

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.883 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              47  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              52  |               1  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2072.883 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f17b8700

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.883 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 320 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 640
Ending PowerOpt Patch Enables Task | Checksum: f17b8700

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.980 . Memory (MB): peak = 3290.828 ; gain = 0.000
Ending Power Optimization Task | Checksum: f17b8700

Time (s): cpu = 00:02:47 ; elapsed = 00:03:04 . Memory (MB): peak = 3290.828 ; gain = 1217.945

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f17b8700

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3290.828 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3290.828 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: f17b8700

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:52 ; elapsed = 00:03:09 . Memory (MB): peak = 3290.828 ; gain = 1568.715
INFO: [runtcl-4] Executing : report_drc -file soc_lite_top_drc_opted.rpt -pb soc_lite_top_drc_opted.pb -rpx soc_lite_top_drc_opted.rpx
Command: report_drc -file soc_lite_top_drc_opted.rpt -pb soc_lite_top_drc_opted.pb -rpx soc_lite_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c596c963

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3290.828 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8ef7187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2c73a244e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2c73a244e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2c73a244e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 263928169

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 23d4093ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 23d4093ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2685852d1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 95 LUTNM shape to break, 247 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 13, two critical 82, total 95, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 210 nets or LUTs. Breaked 95 LUTs, combined 115 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3290.828 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           95  |            115  |                   210  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           95  |            115  |                   210  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ba346ad4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10263b155

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10263b155

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c89fbfb2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17503b9e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a6d685e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e5ffb2c3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b093ac31

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 16d3164e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1601421ef

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 106c9f685

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1aba501ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1aba501ca

Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d5e863b9

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.722 | TNS=-10375.908 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c6fb3dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.790 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c6fb3dbf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.936 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d5e863b9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.522. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23cad22aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3290.828 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 23cad22aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23cad22aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23cad22aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 23cad22aa

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3290.828 ; gain = 0.000

Time (s): cpu = 00:00:36 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d14a90ea

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000
Ending Placer Task | Checksum: 10310820a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:57 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file soc_lite_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file soc_lite_top_utilization_placed.rpt -pb soc_lite_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 2.17s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3290.828 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-2213.325 |
Phase 1 Physical Synthesis Initialization | Checksum: 17140cf28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.828 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-2213.325 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17140cf28

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.522 | TNS=-2213.325 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.507 | TNS=-2212.636 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_valid_reg_0[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.498 | TNS=-2214.235 |
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.495 | TNS=-2218.135 |
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_valid_reg_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.474 | TNS=-2216.450 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1.  Re-placed instance inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.466 | TNS=-2218.753 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/ramloop[42].ram.ram_ena. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_comp.
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.440 | TNS=-2218.615 |
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_valid_reg_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_mem_stage/mem_valid_reg_0[14]. Critical path length was reduced through logic transformation on cell cpu/u_mem_stage/inst_ram_i_5_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.435 | TNS=-2220.732 |
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/ramloop[43].ram.ram_ena. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__53_comp.
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.429 | TNS=-2220.975 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/ramloop[19].ram.ram_ena. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[211].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__59_comp.
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-2220.551 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1.  Re-placed instance inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.421 | TNS=-2220.496 |
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_valid_reg_0[17]_repN.  Re-placed instance cpu/u_mem_stage/inst_ram_i_2_comp
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_valid_reg_0[17]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.417 | TNS=-2220.308 |
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_valid_reg_0[17]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_mem_stage/mem_valid_reg_0[17]_repN. Critical path length was reduced through logic transformation on cell cpu/u_mem_stage/inst_ram_i_2_comp_1.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-2225.710 |
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_valid_reg_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_mem_stage/mem_valid_reg_0[15]. Critical path length was reduced through logic transformation on cell cpu/u_mem_stage/inst_ram_i_4_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.404 | TNS=-2228.845 |
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0_comp_2.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-2230.539 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_init.ram/ramloop[21].ram.ram_ena. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[213].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__58_comp.
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.395 | TNS=-2229.537 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[235].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1_comp_1.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_valid_reg_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.389 | TNS=-2225.838 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1. Critical path length was reduced through logic transformation on cell inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2_comp_1.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_valid_reg_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.388 | TNS=-2217.724 |
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_valid_reg_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_mem_stage/mem_valid_reg_0[16]. Critical path length was reduced through logic transformation on cell cpu/u_mem_stage/inst_ram_i_3_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.380 | TNS=-2221.081 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1.  Re-placed instance inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[203].ram.r/prim_init.ram/addra_12_sn_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.336 | TNS=-2220.222 |
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_valid_reg_0[12]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_mem_stage/mem_valid_reg_0[12]_repN. Critical path length was reduced through logic transformation on cell cpu/u_mem_stage/inst_ram_i_7_comp_3.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/if_pc[31]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.335 | TNS=-2220.100 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[92].  Re-placed instance cpu/u_id_stage/exe_data[141]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[92]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.326 | TNS=-2201.528 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[109]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.231 | TNS=-2010.619 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[109]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.223 | TNS=-1995.541 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[57]_0.  Re-placed instance cpu/u_id_stage/exe_data[124]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[57]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.219 | TNS=-1988.163 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_41_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_41_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.217 | TNS=-1984.478 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[44]_0.  Re-placed instance cpu/u_wb_stage/exe_data[143]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[44]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-1980.797 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[57].  Re-placed instance cpu/u_id_stage/exe_data[126]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[57]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.215 | TNS=-1980.797 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_3.  Re-placed instance cpu/u_id_stage/exe_data[111]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.209 | TNS=-1969.768 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51].  Re-placed instance cpu/u_id_stage/exe_data[120]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.208 | TNS=-1967.935 |
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_93_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_93_comp.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.200 | TNS=-1953.303 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[83].  Re-placed instance cpu/u_id_stage/exe_data[132]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[83]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.193 | TNS=-1940.542 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_62_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_62_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_62_comp.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.179 | TNS=-1915.205 |
INFO: [Physopt 32-81] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.162 | TNS=-1884.612 |
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_22_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.162 | TNS=-1884.612 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/exe_data[148]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/wb_data_reg[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.162 | TNS=-1884.612 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[109]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.156 | TNS=-1873.613 |
INFO: [Physopt 32-81] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.155 | TNS=-1864.956 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45].  Re-placed instance cpu/u_id_stage/exe_data[116]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-1855.592 |
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_56_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[44]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.148 | TNS=-1851.855 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[57]_4.  Re-placed instance cpu/u_id_stage/exe_data[123]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[57]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.146 | TNS=-1848.119 |
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[45]_3. Replicated 2 times.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.145 | TNS=-1846.251 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_1.  Re-placed instance cpu/u_id_stage/exe_data[114]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.144 | TNS=-1844.387 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[100].  Re-placed instance cpu/u_id_stage/exe_data[150]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[100]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.140 | TNS=-1836.949 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51]_0.  Re-placed instance cpu/u_id_stage/exe_data[122]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[51]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.135 | TNS=-1827.673 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.133 | TNS=-1823.969 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_45_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_45_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.125 | TNS=-1809.206 |
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_60_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_60_comp.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[118]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.122 | TNS=-1803.694 |
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[56]_0.  Re-placed instance cpu/u_wb_stage/exe_data[155]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[56]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.120 | TNS=-1800.027 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[54]_0.  Re-placed instance cpu/u_wb_stage/exe_data[153]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[54]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.119 | TNS=-1798.196 |
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_35_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_35_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.118 | TNS=-1796.366 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_25_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_25_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.118 | TNS=-1796.366 |
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_27_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_27_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.118 | TNS=-1796.366 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[112]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[112]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[112]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.117 | TNS=-1794.535 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_36_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[58]_0.  Re-placed instance cpu/u_wb_stage/exe_data[157]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[58]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.117 | TNS=-1794.535 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[224].ram.r/prim_init.ram/addra_12_sn_1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/wb_data_reg[53]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_to_id_bus[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/wb_data[53]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/wb_data[63]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.116 | TNS=-1792.705 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[39]_1.  Re-placed instance cpu/u_id_stage/exe_data[107]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[39]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.101 | TNS=-1765.384 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_wb_stage/wb_data_reg[47]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[15].  Re-placed instance cpu/u_mem_stage/wb_data[47]_i_1
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_to_id_bus[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.095 | TNS=-1754.504 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[95].  Re-placed instance cpu/u_id_stage/exe_data[144]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[95]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.084 | TNS=-1734.611 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[37]_0.  Re-placed instance cpu/u_wb_stage/exe_data[136]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[37]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.070 | TNS=-1709.441 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_wb_stage/wb_data_reg[43]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_to_id_bus[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_csr/timer_64_reg[11]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_data_reg[33]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_memReadData10_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bridge_1x2/byteReadData__39[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bridge_1x2/sel_sram_r_reg_8[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.065 | TNS=-1700.503 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_valid_i_100_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.037 | TNS=-1651.188 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[86].  Re-placed instance cpu/u_id_stage/exe_data[135]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[86]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.020 | TNS=-1622.816 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[99]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[99]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[99]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-1530.841 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[33]_1.  Re-placed instance cpu/u_id_stage/exe_data[101]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[33]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.952 | TNS=-1510.004 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[82].  Re-placed instance cpu/u_id_stage/exe_data[131]_i_1
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[82]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.914 | TNS=-1447.833 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[100]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.904 | TNS=-1432.292 |
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/ramloop[42].ram.ram_ena.  Re-placed instance inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__9_comp
INFO: [Physopt 32-735] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[234].ram.r/prim_init.ram/ramloop[42].ram.ram_ena. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.901 | TNS=-1431.973 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/ramloop[28].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.901 | TNS=-1431.973 |
Phase 3 Critical Path Optimization | Checksum: 1283b811a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 3290.828 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.901 | TNS=-1431.973 |
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_18_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_38_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_79_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[2]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_64_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[43]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.895 | TNS=-1422.497 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_65_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[41]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.891 | TNS=-1415.497 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_91_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_96_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_70_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[34]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.889 | TNS=-1412.638 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_reg_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_48_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_48_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.886 | TNS=-1407.943 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[46]_0.  Re-placed instance cpu/u_wb_stage/exe_data[145]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[46]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-1393.677 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.877 | TNS=-1393.397 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_47_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.872 | TNS=-1385.823 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_93_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_1[92]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_data_reg[28]_1[92]. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[141]_i_2_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[42]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.867 | TNS=-1377.996 |
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.865 | TNS=-1374.871 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[39].  Re-placed instance cpu/u_id_stage/exe_data[110]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[39]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.858 | TNS=-1363.952 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.856 | TNS=-1360.841 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_34_comp.
INFO: [Physopt 32-735] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.854 | TNS=-1357.732 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[39]_0.  Re-placed instance cpu/u_id_stage/exe_data[108]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[39]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.849 | TNS=-1349.975 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_1.  Re-placed instance cpu/u_id_stage/exe_data[114]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.838 | TNS=-1332.983 |
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[10].  Re-placed instance cpu/u_mem_stage/wb_data[42]_i_1
INFO: [Physopt 32-735] Processed net cpu/u_mem_stage/mem_to_id_bus[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.826 | TNS=-1314.222 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_68_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[37]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.820 | TNS=-1305.349 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[109]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[42]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.803 | TNS=-1279.133 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[33]_0.  Re-placed instance cpu/u_id_stage/exe_data[102]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[33]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.797 | TNS=-1270.376 |
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]_repN_1. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_53_comp_2.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.794 | TNS=-1265.864 |
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[40]_0.  Re-placed instance cpu/u_wb_stage/exe_data[139]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[40]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.791 | TNS=-1261.366 |
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[39]_1.  Re-placed instance cpu/u_id_stage/exe_data[107]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[39]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.762 | TNS=-1218.403 |
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[46]_0.  Re-placed instance cpu/u_wb_stage/exe_data[145]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[46]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.759 | TNS=-1214.013 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_82_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_82_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_82_comp.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[95]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.758 | TNS=-1212.551 |
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_64_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_66_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[40]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.757 | TNS=-1211.090 |
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_55_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[46]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.749 | TNS=-1199.343 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_100_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_100_comp.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[86]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.747 | TNS=-1196.531 |
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[112]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[45]_1.  Re-placed instance cpu/u_wb_stage/exe_data[112]_i_3
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[45]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.745 | TNS=-1193.630 |
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[112]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[112]_i_2_comp.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[45]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.740 | TNS=-1186.391 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[47]_0.  Re-placed instance cpu/u_wb_stage/exe_data[146]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[47]_0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_53_comp_3.
INFO: [Physopt 32-735] Processed net cpu/u_wb_stage/wb_data_reg[47]_0. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[45]_2. Replicated 3 times.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/wb_data_reg[45]_2. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]_repN_1. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_70_replica_comp_2.
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/id_data_reg[28]_1[83]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[106]_i_2
INFO: [Physopt 32-735] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_data_reg[28]_1[92]. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[141]_i_2_comp_1.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[33].  Re-placed instance cpu/u_id_stage/exe_data[104]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_103_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[106]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[1]. Replicated 1 times.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_47_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_47_comp.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[39]. Replicated 2 times.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_69_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[33]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[33]_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[102]_i_2_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_104_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[82].  Re-placed instance cpu/u_id_stage/exe_data[131]_i_1
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[39]_1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[39]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[39]_repN. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[110]_i_2_replica_comp.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_52_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_0.  Re-placed instance cpu/u_id_stage/exe_data[115]_i_2
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[89].  Re-placed instance cpu/u_id_stage/exe_data[138]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[12].  Re-placed instance cpu/u_mem_stage/wb_data[44]_i_1
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/exe_data[103]_i_2_n_0.  Re-placed instance cpu/u_id_stage/exe_data[103]_i_2
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_3_repN.  Re-placed instance cpu/u_id_stage/exe_data[111]_i_2_replica
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_103_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_103_comp.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_67_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[33]_1.  Re-placed instance cpu/u_wb_stage/exe_data[100]_i_3
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_46_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_46_comp.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[100]_i_2_comp.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[42]_1.  Re-placed instance cpu/u_wb_stage/exe_data[109]_i_3
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[33]. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[104]_i_2_comp.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_52_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_54_comp.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[43]_0.  Re-placed instance cpu/u_wb_stage/exe_data[142]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[46]_0.  Re-placed instance cpu/u_wb_stage/exe_data[145]_i_2
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[112]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[112]_i_2_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[39]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/wb_data_reg[40].  Re-placed instance cpu/u_mem_stage/exe_data[107]_i_3
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[33]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[33]_1. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[101]_i_2_comp.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_0.  Re-placed instance cpu/u_id_stage/exe_data[115]_i_2
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[39]_1. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[107]_i_2_comp.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[45]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[99]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[99]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[99]_i_2_comp.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_104_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_104_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[103]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[103]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[103]_i_2_comp.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[39]_0. Replicated 2 times.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_93_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_93_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[39]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[39]_0_repN. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[108]_i_2_replica_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[45]_3_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[45]_3_repN. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[111]_i_2_replica_comp.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_97_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_97_comp.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Replicated 1 times.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[43]_0.  Re-placed instance cpu/u_wb_stage/exe_data[142]_i_2
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/id_data_reg[28]_1[89].  Re-placed instance cpu/u_id_stage/exe_data[138]_i_2
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[39]_repN. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[110]_i_2_replica_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[45]_1. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[114]_i_2_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_50_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_32_comp.
INFO: [Physopt 32-702] Processed net cpu/u_wb_stage/wb_data_reg[43]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[11].  Re-placed instance cpu/u_mem_stage/wb_data[43]_i_1
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/id_data_reg[28]_1[83]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51]_2.  Re-placed instance cpu/u_id_stage/exe_data[119]_i_2
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[109]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[109]_i_2_comp_2.
INFO: [Physopt 32-710] Processed net cpu/u_wb_stage/wb_data_reg[43]_0. Critical path length was reduced through logic transformation on cell cpu/u_wb_stage/exe_data[142]_i_2_comp_2.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[39]_2.  Re-placed instance cpu/u_id_stage/exe_data[105]_i_2
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[39]_repN. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[110]_i_2_replica_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_1[83]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[33]_0.  Re-placed instance cpu/u_wb_stage/exe_data[132]_i_3
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_1[95]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[45]_0.  Re-placed instance cpu/u_wb_stage/exe_data[144]_i_3
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[57]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[57]. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[126]_i_2_comp.
INFO: [Physopt 32-81] Processed net cpu/u_id_stage/id_data_reg[28]_1[86]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_52_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51]_3.  Re-placed instance cpu/u_id_stage/exe_data[117]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[51]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[53]_0.  Re-placed instance cpu/u_wb_stage/exe_data[120]_i_3
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_51_comp.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[9].  Re-placed instance cpu/u_mem_stage/wb_data[41]_i_1
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_49_0[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_50_comp.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_56_comp_1.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51]_1.  Re-placed instance cpu/u_id_stage/exe_data[121]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[45]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[45]_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[115]_i_2_comp.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[11].  Re-placed instance cpu/u_mem_stage/wb_data[43]_i_1
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_2_repN.  Re-placed instance cpu/u_id_stage/exe_data[113]_i_2_replica
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/S[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[57]_1.  Re-placed instance cpu/u_id_stage/exe_data[128]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[45]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[45]_repN_1. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[116]_i_2_replica_comp.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[103]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[103]_i_2_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_23_comp.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_2_repN.  Re-placed instance cpu/u_id_stage/exe_data[113]_i_2_replica
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_valid_i_104_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/id_valid_i_104_comp_1.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_69_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_70_comp_1.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_36_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_36_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_37_comp.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_1[82]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/id_data_reg[28]_1[82]. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[131]_i_1_comp_1.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[33]_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[102]_i_2_comp_1.
INFO: [Physopt 32-663] Processed net cpu/u_mem_stage/mem_to_id_bus[10].  Re-placed instance cpu/u_mem_stage/wb_data[42]_i_1
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/wb_data_reg[57]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/wb_data_reg[57]_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[124]_i_2_comp.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[36]_0.  Re-placed instance cpu/u_wb_stage/exe_data[135]_i_3
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_53_0[2]_repN_1. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_53_comp_4.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_to_exe_bus[2]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/exe_data[156]_i_1_comp_1.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[100]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[100]_i_2_comp_1.
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/S[1]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_29_comp.
INFO: [Physopt 32-702] Processed net cpu/u_wb_stage/wb_data_reg[46]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_wb_stage/wb_data_reg[46]_0. Critical path length was reduced through logic transformation on cell cpu/u_wb_stage/exe_data[145]_i_2_comp_2.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_1[100]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_wb_stage/wb_data_reg[51]_0.  Re-placed instance cpu/u_wb_stage/exe_data[150]_i_3
INFO: [Physopt 32-710] Processed net cpu/u_exe_stage/u_mul/id_valid_i_67_0[0]. Critical path length was reduced through logic transformation on cell cpu/u_exe_stage/u_mul/id_valid_i_68_comp_1.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[45]_2_repN.  Re-placed instance cpu/u_id_stage/exe_data[113]_i_2_replica
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net cpu/u_id_stage/exe_data[106]_i_2_n_0. Critical path length was reduced through logic transformation on cell cpu/u_id_stage/exe_data[106]_i_2_comp.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[192].ram.r/prim_init.ram/addra_12_sn_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/if_ADEF_EXCP_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_data_reg[28]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/rj_eq_rd. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_id_stage/id_valid_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_52_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/u_id_stage/wb_data_reg[51]_3.  Re-placed instance cpu/u_id_stage/exe_data[117]_i_2
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_30_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_exe_stage/u_mul/id_valid_i_36_0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_wb_stage/wb_data_reg[58]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_to_id_bus[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/wb_data[58]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/wb_data[63]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net cpu/u_mem_stage/mem_memReadData10_out[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bridge_1x2/byteReadData__39[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bridge_1x2/sel_sram_r_reg_8[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[23]_INST_0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[220].ram.r/prim_init.ram/ramloop[28].ram.ram_ena. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[7]. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 1c2ffc4b1

Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 4672.543 ; gain = 1381.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 4672.543 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.314 | TNS=-678.443 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.208  |       1534.883  |           23  |              0  |                   193  |           0  |           2  |  00:01:27  |
|  Total          |          1.208  |       1534.883  |           23  |              0  |                   193  |           0  |           3  |  00:01:27  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4672.543 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 19c78fa13

Time (s): cpu = 00:01:00 ; elapsed = 00:01:29 . Memory (MB): peak = 4672.543 ; gain = 1381.715
INFO: [Common 17-83] Releasing license: Implementation
691 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:31 . Memory (MB): peak = 4672.543 ; gain = 1381.715
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4698.852 ; gain = 26.309
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 991448f0 ConstDB: 0 ShapeSum: 44d310a6 RouteDB: 0
Post Restoration Checksum: NetGraph: 46921fd5 | NumContArr: 450b0e76 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: a4a783f8

Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: a4a783f8

Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: a4a783f8

Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 4890.227 ; gain = 188.246
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: c29c06c0

Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 4890.227 ; gain = 188.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.043 | TNS=-408.710| WHS=-0.157 | THS=-30.059|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00188278 %
  Global Horizontal Routing Utilization  = 3.30469e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9663
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9662
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10765078f

Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10765078f

Time (s): cpu = 00:01:08 ; elapsed = 00:01:13 . Memory (MB): peak = 4890.227 ; gain = 188.246
Phase 3 Initial Routing | Checksum: 1958ef666

Time (s): cpu = 00:03:29 ; elapsed = 00:02:47 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2535
 Number of Nodes with overlaps = 1117
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.649 | TNS=-1098.635| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cb215e7d

Time (s): cpu = 00:04:14 ; elapsed = 00:03:35 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.289 | TNS=-887.964| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d8c88ee9

Time (s): cpu = 00:04:46 ; elapsed = 00:04:12 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 148
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.437 | TNS=-1081.452| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 21d07b8fa

Time (s): cpu = 00:05:15 ; elapsed = 00:04:45 . Memory (MB): peak = 4890.227 ; gain = 188.246
Phase 4 Rip-up And Reroute | Checksum: 21d07b8fa

Time (s): cpu = 00:05:15 ; elapsed = 00:04:45 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c4d78ea6

Time (s): cpu = 00:05:16 ; elapsed = 00:04:46 . Memory (MB): peak = 4890.227 ; gain = 188.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.281 | TNS=-850.761| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1f27dffaf

Time (s): cpu = 00:05:18 ; elapsed = 00:04:47 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f27dffaf

Time (s): cpu = 00:05:18 ; elapsed = 00:04:48 . Memory (MB): peak = 4890.227 ; gain = 188.246
Phase 5 Delay and Skew Optimization | Checksum: 1f27dffaf

Time (s): cpu = 00:05:18 ; elapsed = 00:04:48 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 232811d4e

Time (s): cpu = 00:05:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4890.227 ; gain = 188.246
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.198 | TNS=-794.462| WHS=0.087  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232811d4e

Time (s): cpu = 00:05:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4890.227 ; gain = 188.246
Phase 6 Post Hold Fix | Checksum: 232811d4e

Time (s): cpu = 00:05:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.12025 %
  Global Horizontal Routing Utilization  = 3.69898 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 72.0721%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y77 -> INT_R_X19Y77

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 25debcfff

Time (s): cpu = 00:05:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25debcfff

Time (s): cpu = 00:05:19 ; elapsed = 00:04:49 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 26ff90f72

Time (s): cpu = 00:05:20 ; elapsed = 00:04:50 . Memory (MB): peak = 4890.227 ; gain = 188.246

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.198 | TNS=-794.462| WHS=0.087  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 26ff90f72

Time (s): cpu = 00:05:20 ; elapsed = 00:04:50 . Memory (MB): peak = 4890.227 ; gain = 188.246
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 546baeec

Time (s): cpu = 00:05:20 ; elapsed = 00:04:51 . Memory (MB): peak = 4890.227 ; gain = 188.246

Time (s): cpu = 00:05:20 ; elapsed = 00:04:51 . Memory (MB): peak = 4890.227 ; gain = 188.246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
710 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:22 ; elapsed = 00:04:52 . Memory (MB): peak = 4890.227 ; gain = 191.375
INFO: [runtcl-4] Executing : report_drc -file soc_lite_top_drc_routed.rpt -pb soc_lite_top_drc_routed.pb -rpx soc_lite_top_drc_routed.rpx
Command: report_drc -file soc_lite_top_drc_routed.rpt -pb soc_lite_top_drc_routed.pb -rpx soc_lite_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file soc_lite_top_methodology_drc_routed.rpt -pb soc_lite_top_methodology_drc_routed.pb -rpx soc_lite_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_lite_top_methodology_drc_routed.rpt -pb soc_lite_top_methodology_drc_routed.pb -rpx soc_lite_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4890.227 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
Command: report_power -file soc_lite_top_power_routed.rpt -pb soc_lite_top_power_summary_routed.pb -rpx soc_lite_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
720 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file soc_lite_top_route_status.rpt -pb soc_lite_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file soc_lite_top_timing_summary_routed.rpt -pb soc_lite_top_timing_summary_routed.pb -rpx soc_lite_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file soc_lite_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file soc_lite_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file soc_lite_top_bus_skew_routed.rpt -pb soc_lite_top_bus_skew_routed.pb -rpx soc_lite_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4890.227 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/soc_verify/soc_bram/run_vivado/project/loongson.runs/impl_1/soc_lite_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 18:11:47 2024...
