{
"result":{
"query":":facetid:toc:\"db/conf/isca/isca2016.bht\"",
"status":{
"@code":"200",
"text":"OK"
},
"time":{
"@unit":"msecs",
"text":"676.90"
},
"completions":{
"@total":"1",
"@computed":"1",
"@sent":"1",
"c":{
"@sc":"58",
"@dc":"58",
"@oc":"58",
"@id":"39097712",
"text":":facetid:toc:db/conf/isca/isca2016.bht"
}
},
"hits":{
"@total":"58",
"@computed":"58",
"@sent":"58",
"@first":"0",
"hit":[{
"@score":"1",
"@id":"2682613",
"info":{"authors":{"author":[{"@pid":"118/3999-1","text":"Timothy Hayes 0001"},{"@pid":"59/11209","text":"Oscar Palomar"},{"@pid":"79/1809","text":"Osman S. Unsal"},{"@pid":"41/1128","text":"Adri√°n Cristal"},{"@pid":"v/MateoValero","text":"Mateo Valero"}]},"title":"Future Vector Microprocessor Extensions for Data Aggregations.","venue":"ISCA","pages":"418-430","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/0001PUCV16","doi":"10.1109/ISCA.2016.44","ee":"https://doi.org/10.1109/ISCA.2016.44","url":"https://dblp.org/rec/conf/isca/0001PUCV16"},
"url":"URL#2682613"
},
{
"@score":"1",
"@id":"2682614",
"info":{"authors":{"author":[{"@pid":"184/8315","text":"Mohammad Mejbah Ul Alam"},{"@pid":"45/7115","text":"Abdullah Muzahid"}]},"title":"Production-Run Software Failure Diagnosis via Adaptive Communication Tracking.","venue":"ISCA","pages":"354-366","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlamM16","doi":"10.1109/ISCA.2016.39","ee":"https://doi.org/10.1109/ISCA.2016.39","url":"https://dblp.org/rec/conf/isca/AlamM16"},
"url":"URL#2682614"
},
{
"@score":"1",
"@id":"2682615",
"info":{"authors":{"author":[{"@pid":"00/10861","text":"Jorge Albericio"},{"@pid":"150/8285","text":"Patrick Judd"},{"@pid":"79/11277","text":"Tayler H. Hetherington"},{"@pid":"a/TorMAamodt","text":"Tor M. Aamodt"},{"@pid":"61/5482","text":"Natalie D. Enright Jerger"},{"@pid":"m/AndreasMoshovos","text":"Andreas Moshovos"}]},"title":"Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing.","venue":"ISCA","pages":"1-13","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/AlbericioJHAJM16","doi":"10.1109/ISCA.2016.11","ee":"https://doi.org/10.1109/ISCA.2016.11","url":"https://dblp.org/rec/conf/isca/AlbericioJHAJM16"},
"url":"URL#2682615"
},
{
"@score":"1",
"@id":"2682616",
"info":{"authors":{"author":[{"@pid":"80/7061","text":"Mohammad Arjomand"},{"@pid":"k/MahmutTKandemir","text":"Mahmut T. Kandemir"},{"@pid":"72/3356","text":"Anand Sivasubramaniam"},{"@pid":"d/ChitaRDas","text":"Chita R. Das"}]},"title":"Boosting Access Parallelism to PCM-Based Main Memory.","venue":"ISCA","pages":"695-706","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ArjomandKSD16","doi":"10.1109/ISCA.2016.66","ee":"https://doi.org/10.1109/ISCA.2016.66","url":"https://dblp.org/rec/conf/isca/ArjomandKSD16"},
"url":"URL#2682616"
},
{
"@score":"1",
"@id":"2682619",
"info":{"authors":{"author":[{"@pid":"22/4963","text":"Yu-Hsin Chen"},{"@pid":"73/2231","text":"Joel S. Emer"},{"@pid":"49/3209","text":"Vivienne Sze"}]},"title":"Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.","venue":"ISCA","pages":"367-379","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChenES16","doi":"10.1109/ISCA.2016.40","ee":"https://doi.org/10.1109/ISCA.2016.40","url":"https://dblp.org/rec/conf/isca/ChenES16"},
"url":"URL#2682619"
},
{
"@score":"1",
"@id":"2682620",
"info":{"authors":{"author":[{"@pid":"19/9032","text":"Hsiang-Yun Cheng"},{"@pid":"66/8314","text":"Jishen Zhao"},{"@pid":"11/2192","text":"Jack Sampson"},{"@pid":"i/MaryJaneIrwin","text":"Mary Jane Irwin"},{"@pid":"99/6904","text":"Aamer Jaleel"},{"@pid":"09/2321","text":"Yu Lu"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"}]},"title":"LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.","venue":"ISCA","pages":"103-114","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChengZSIJL016","doi":"10.1109/ISCA.2016.19","ee":"https://doi.org/10.1109/ISCA.2016.19","url":"https://dblp.org/rec/conf/isca/ChengZSIJL016"},
"url":"URL#2682620"
},
{
"@score":"1",
"@id":"2682622",
"info":{"authors":{"author":[{"@pid":"170/0138","text":"Hari Cherupalli"},{"@pid":"98/4371-2","text":"Rakesh Kumar 0002"},{"@pid":"47/7358","text":"John Sartori"}]},"title":"Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems.","venue":"ISCA","pages":"671-681","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Cherupalli0S16","doi":"10.1109/ISCA.2016.64","ee":"https://doi.org/10.1109/ISCA.2016.64","url":"https://dblp.org/rec/conf/isca/Cherupalli0S16"},
"url":"URL#2682622"
},
{
"@score":"1",
"@id":"2682623",
"info":{"authors":{"author":[{"@pid":"67/8760","text":"Ping Chi"},{"@pid":"91/9920","text":"Shuangchen Li"},{"@pid":"47/4804","text":"Cong Xu"},{"@pid":"15/4777-32","text":"Tao Zhang 0032"},{"@pid":"66/8314","text":"Jishen Zhao"},{"@pid":"15/2486","text":"Yongpan Liu"},{"@pid":"w/YuWang2","text":"Yu Wang 0002"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"}]},"title":"PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory.","venue":"ISCA","pages":"27-39","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ChiLXZZLWX16","doi":"10.1109/ISCA.2016.13","ee":"https://doi.org/10.1109/ISCA.2016.13","url":"https://dblp.org/rec/conf/isca/ChiLXZZLWX16"},
"url":"URL#2682623"
},
{
"@score":"1",
"@id":"2682625",
"info":{"authors":{"author":[{"@pid":"12/10322","text":"Christoffer Dall"},{"@pid":"184/8320","text":"Shih-Wei Li"},{"@pid":"184/8223","text":"Jin Tack Lim"},{"@pid":"n/JasonNieh","text":"Jason Nieh"},{"@pid":"184/8213","text":"Georgios Koloventzos"}]},"title":"ARM Virtualization: Performance and Architectural Implications.","venue":"ISCA","pages":"304-316","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DallLLNK16","doi":"10.1109/ISCA.2016.35","ee":"https://doi.org/10.1109/ISCA.2016.35","url":"https://dblp.org/rec/conf/isca/DallLLNK16"},
"url":"URL#2682625"
},
{
"@score":"1",
"@id":"2682626",
"info":{"authors":{"author":[{"@pid":"136/7930","text":"Henry Duwe"},{"@pid":"130/7707","text":"Xun Jian"},{"@pid":"184/8263","text":"Daniel Petrisko"},{"@pid":"98/4371-2","text":"Rakesh Kumar 0002"}]},"title":"Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation.","venue":"ISCA","pages":"634-644","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/DuweJP016","doi":"10.1109/ISCA.2016.61","ee":"https://doi.org/10.1109/ISCA.2016.61","url":"https://dblp.org/rec/conf/isca/DuweJP016"},
"url":"URL#2682626"
},
{
"@score":"1",
"@id":"2682627",
"info":{"authors":{"author":[{"@pid":"17/9796","text":"Jayneel Gandhi"},{"@pid":"h/MarkDHill","text":"Mark D. Hill"},{"@pid":"s/MichaelMSwift","text":"Michael M. Swift"}]},"title":"Agile Paging: Exceeding the Best of Nested and Shadow Paging.","venue":"ISCA","pages":"707-718","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GandhiHS16","doi":"10.1109/ISCA.2016.67","ee":"https://doi.org/10.1109/ISCA.2016.67","url":"https://dblp.org/rec/conf/isca/GandhiHS16"},
"url":"URL#2682627"
},
{
"@score":"1",
"@id":"2682628",
"info":{"authors":{"author":[{"@pid":"61/7672-1","text":"Mingyu Gao 0001"},{"@pid":"69/9942","text":"Christina Delimitrou"},{"@pid":"53/8189","text":"Dimin Niu"},{"@pid":"92/9803","text":"Krishna T. Malladi"},{"@pid":"95/4848","text":"Hongzhong Zheng"},{"@pid":"99/923","text":"Bob Brennan"},{"@pid":"k/ChristoforosEKozyrakis","text":"Christos Kozyrakis"}]},"title":"DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.","venue":"ISCA","pages":"506-518","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GaoDNMZBK16","doi":"10.1109/ISCA.2016.51","ee":"https://doi.org/10.1109/ISCA.2016.51","url":"https://dblp.org/rec/conf/isca/GaoDNMZBK16"},
"url":"URL#2682628"
},
{
"@score":"1",
"@id":"2682629",
"info":{"authors":{"author":[{"@pid":"46/6130","text":"Jayesh Gaur"},{"@pid":"77/5087","text":"Alaa R. Alameldeen"},{"@pid":"36/1380","text":"Sreenivas Subramoney"}]},"title":"Base-Victim Compression: An Opportunistic Cache Compression Architecture.","venue":"ISCA","pages":"317-328","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GaurAS16","doi":"10.1109/ISCA.2016.36","ee":"https://doi.org/10.1109/ISCA.2016.36","url":"https://dblp.org/rec/conf/isca/GaurAS16"},
"url":"URL#2682629"
},
{
"@score":"1",
"@id":"2682630",
"info":{"authors":{"author":[{"@pid":"87/755","text":"Boncheol Gu"},{"@pid":"184/1423","text":"Andre S. Yoon"},{"@pid":"12/7623","text":"Duck-Ho Bae"},{"@pid":"20/2790","text":"Insoon Jo"},{"@pid":"11/6811","text":"Jinyoung Lee"},{"@pid":"140/4381","text":"Jonghyun Yoon"},{"@pid":"44/2167","text":"Jeong-Uk Kang"},{"@pid":"178/3189","text":"Moonsang Kwon"},{"@pid":"14/744","text":"Chanho Yoon"},{"@pid":"04/7001","text":"Sangyeun Cho"},{"@pid":"69/665","text":"Jaeheon Jeong"},{"@pid":"178/3192","text":"Duckhyun Chang"}]},"title":"Biscuit: A Framework for Near-Data Processing of Big Data Workloads.","venue":"ISCA","pages":"153-165","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/GuYBJLYKKYCJC16","doi":"10.1109/ISCA.2016.23","ee":"https://doi.org/10.1109/ISCA.2016.23","url":"https://dblp.org/rec/conf/isca/GuYBJLYKKYCJC16"},
"url":"URL#2682630"
},
{
"@score":"1",
"@id":"2682631",
"info":{"authors":{"author":[{"@pid":"80/806-3","text":"Song Han 0003"},{"@pid":"88/10181","text":"Xingyu Liu"},{"@pid":"169/9863","text":"Huizi Mao"},{"@pid":"131/5127","text":"Jing Pu"},{"@pid":"68/8120","text":"Ardavan Pedram"},{"@pid":"h/MarkHorowitz","text":"Mark A. Horowitz"},{"@pid":"d/WJDally","text":"William J. Dally"}]},"title":"EIE: Efficient Inference Engine on Compressed Deep Neural Network.","venue":"ISCA","pages":"243-254","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HanLMPPHD16","doi":"10.1109/ISCA.2016.30","ee":"https://doi.org/10.1109/ISCA.2016.30","url":"https://dblp.org/rec/conf/isca/HanLMPPHD16"},
"url":"URL#2682631"
},
{
"@score":"1",
"@id":"2682632",
"info":{"authors":{"author":[{"@pid":"127/9046","text":"Milad Hashemi"},{"@pid":"64/8277","text":"Khubaib"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"p/YaleNPatt","text":"Yale N. Patt"}]},"title":"Accelerating Dependent Cache Misses with an Enhanced Memory Controller.","venue":"ISCA","pages":"444-455","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HashemiKEMP16","doi":"10.1109/ISCA.2016.46","ee":"https://doi.org/10.1109/ISCA.2016.46","url":"https://dblp.org/rec/conf/isca/HashemiKEMP16"},
"url":"URL#2682632"
},
{
"@score":"1",
"@id":"2682634",
"info":{"authors":{"author":[{"@pid":"173/8396","text":"Kevin Hsieh"},{"@pid":"85/6918","text":"Eiman Ebrahimi"},{"@pid":"81/10063","text":"Gwangsun Kim"},{"@pid":"51/7934","text":"Niladrish Chatterjee"},{"@pid":"13/434","text":"Mike O&apos;Connor"},{"@pid":"163/0027","text":"Nandita Vijaykumar"},{"@pid":"m/OnurMutlu","text":"Onur Mutlu"},{"@pid":"k/StephenWKeckler","text":"Stephen W. Keckler"}]},"title":"Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems.","venue":"ISCA","pages":"204-216","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HsiehEKCOVMK16","doi":"10.1109/ISCA.2016.27","ee":"https://doi.org/10.1109/ISCA.2016.27","url":"https://dblp.org/rec/conf/isca/HsiehEKCOVMK16"},
"url":"URL#2682634"
},
{
"@score":"1",
"@id":"2682635",
"info":{"authors":{"author":[{"@pid":"168/1953","text":"Yipeng Huang 0001"},{"@pid":"89/2184","text":"Ning Guo"},{"@pid":"64/3916","text":"Mingoo Seok"},{"@pid":"82/6403","text":"Yannis P. Tsividis"},{"@pid":"46/652","text":"Simha Sethumadhavan"}]},"title":"Evaluation of an Analog Accelerator for Linear Algebra.","venue":"ISCA","pages":"570-582","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HuangGSTS16","doi":"10.1109/ISCA.2016.56","ee":"https://doi.org/10.1109/ISCA.2016.56","url":"https://dblp.org/rec/conf/isca/HuangGSTS16"},
"url":"URL#2682635"
},
{
"@score":"1",
"@id":"2682636",
"info":{"authors":{"author":[{"@pid":"59/6496","text":"Ziqiang Huang"},{"@pid":"98/1014","text":"Andrew D. Hilton"},{"@pid":"l/BenjaminCLee","text":"Benjamin C. Lee"}]},"title":"Decoupling Loads for Nano-Instruction Set Computers.","venue":"ISCA","pages":"406-417","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/HuangHL16","doi":"10.1109/ISCA.2016.43","ee":"https://doi.org/10.1109/ISCA.2016.43","url":"https://dblp.org/rec/conf/isca/HuangHL16"},
"url":"URL#2682636"
},
{
"@score":"1",
"@id":"2682637",
"info":{"authors":{"author":[{"@pid":"138/4187","text":"Akanksha Jain"},{"@pid":"65/1026","text":"Calvin Lin"}]},"title":"Back to the Future: Leveraging Belady&apos;s Algorithm for Improved Cache Replacement.","venue":"ISCA","pages":"78-89","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/JainL16","doi":"10.1109/ISCA.2016.17","ee":"https://doi.org/10.1109/ISCA.2016.17","url":"https://dblp.org/rec/conf/isca/JainL16"},
"url":"URL#2682637"
},
{
"@score":"1",
"@id":"2682638",
"info":{"authors":{"author":[{"@pid":"88/8064","text":"Dong-Wan Kim"},{"@pid":"95/2048","text":"Mattan Erez"}]},"title":"RelaxFault Memory Repair.","venue":"ISCA","pages":"645-657","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimE16","doi":"10.1109/ISCA.2016.62","ee":"https://doi.org/10.1109/ISCA.2016.62","url":"https://dblp.org/rec/conf/isca/KimE16"},
"url":"URL#2682638"
},
{
"@score":"1",
"@id":"2682639",
"info":{"authors":{"author":[{"@pid":"156/9818","text":"Donggyu Kim"},{"@pid":"131/5113","text":"Adam M. Izraelevitz"},{"@pid":"20/9104","text":"Christopher Celio"},{"@pid":"24/3377","text":"Hokeun Kim"},{"@pid":"125/7922","text":"Brian Zimmer"},{"@pid":"39/7588","text":"Yunsup Lee"},{"@pid":"92/2089","text":"Jonathan Bachrach"},{"@pid":"a/KrsteAsanovic","text":"Krste Asanovic"}]},"title":"Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.","venue":"ISCA","pages":"128-139","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimICKZLBA16","doi":"10.1109/ISCA.2016.21","ee":"https://doi.org/10.1109/ISCA.2016.21","url":"https://dblp.org/rec/conf/isca/KimICKZLBA16"},
"url":"URL#2682639"
},
{
"@score":"1",
"@id":"2682640",
"info":{"authors":{"author":[{"@pid":"130/7653","text":"Channoh Kim"},{"@pid":"49/4600","text":"Sungmin Kim"},{"@pid":"41/5095","text":"Hyeon-Gyu Cho"},{"@pid":"145/8684","text":"Doo-Young Kim"},{"@pid":"184/8296","text":"Jaehyeok Kim"},{"@pid":"149/4002","text":"Young H. Oh"},{"@pid":"130/7699","text":"Hakbeom Jang"},{"@pid":"21/4685","text":"Jae W. Lee"}]},"title":"Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.","venue":"ISCA","pages":"291-303","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimKCKKOJL16","doi":"10.1109/ISCA.2016.34","ee":"https://doi.org/10.1109/ISCA.2016.34","url":"https://dblp.org/rec/conf/isca/KimKCKKOJL16"},
"url":"URL#2682640"
},
{
"@score":"1",
"@id":"2682641",
"info":{"authors":{"author":[{"@pid":"92/10277","text":"Duckhwan Kim 0001"},{"@pid":"12/10064","text":"Jaeha Kung"},{"@pid":"00/257","text":"Sek M. Chai"},{"@pid":"14/5230","text":"Sudhakar Yalamanchili"},{"@pid":"66/1210","text":"Saibal Mukhopadhyay"}]},"title":"Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.","venue":"ISCA","pages":"380-392","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimKCYM16","doi":"10.1109/ISCA.2016.41","ee":"https://doi.org/10.1109/ISCA.2016.41","url":"https://dblp.org/rec/conf/isca/KimKCYM16"},
"url":"URL#2682641"
},
{
"@score":"1",
"@id":"2682642",
"info":{"authors":{"author":[{"@pid":"94/2042","text":"Jungrae Kim"},{"@pid":"82/9635","text":"Michael B. Sullivan 0001"},{"@pid":"184/8246","text":"Esha Choukse"},{"@pid":"95/2048","text":"Mattan Erez"}]},"title":"Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures.","venue":"ISCA","pages":"329-340","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimSCE16","doi":"10.1109/ISCA.2016.37","ee":"https://doi.org/10.1109/ISCA.2016.37","url":"https://dblp.org/rec/conf/isca/KimSCE16"},
"url":"URL#2682642"
},
{
"@score":"1",
"@id":"2682643",
"info":{"authors":{"author":[{"@pid":"94/2042","text":"Jungrae Kim"},{"@pid":"82/9635","text":"Michael B. Sullivan 0001"},{"@pid":"184/8252","text":"Sangkug Lym"},{"@pid":"95/2048","text":"Mattan Erez"}]},"title":"All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory.","venue":"ISCA","pages":"622-633","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KimSLE16","doi":"10.1109/ISCA.2016.60","ee":"https://doi.org/10.1109/ISCA.2016.60","url":"https://dblp.org/rec/conf/isca/KimSLE16"},
"url":"URL#2682643"
},
{
"@score":"1",
"@id":"2682644",
"info":{"authors":{"author":[{"@pid":"172/1102","text":"David Koeplinger"},{"@pid":"13/11061","text":"Raghu Prabhakar"},{"@pid":"76/10181-1","text":"Yaqi Zhang 0001"},{"@pid":"69/9942","text":"Christina Delimitrou"},{"@pid":"k/ChristoforosEKozyrakis","text":"Christos Kozyrakis"},{"@pid":"o/KunleOlukotun","text":"Kunle Olukotun"}]},"title":"Automatic Generation of Efficient Accelerators for Reconfigurable Hardware.","venue":"ISCA","pages":"115-127","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/KoeplingerPZDKO16","doi":"10.1109/ISCA.2016.20","ee":"https://doi.org/10.1109/ISCA.2016.20","url":"https://dblp.org/rec/conf/isca/KoeplingerPZDKO16"},
"url":"URL#2682644"
},
{
"@score":"1",
"@id":"2682645",
"info":{"authors":{"author":[{"@pid":"29/5459","text":"Michael A. Laurenzano"},{"@pid":"89/5923","text":"Yunqi Zhang"},{"@pid":"35/3697","text":"Jiang Chen"},{"@pid":"35/1464","text":"Lingjia Tang"},{"@pid":"48/6796","text":"Jason Mars"}]},"title":"PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures.","venue":"ISCA","pages":"140-152","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LaurenzanoZCTM16","doi":"10.1109/ISCA.2016.22","ee":"https://doi.org/10.1109/ISCA.2016.22","url":"https://dblp.org/rec/conf/isca/LaurenzanoZCTM16"},
"url":"URL#2682645"
},
{
"@score":"1",
"@id":"2682647",
"info":{"authors":{"author":[{"@pid":"37/9365","text":"Robert LiKamWa"},{"@pid":"184/8248","text":"Yunhui Hou"},{"@pid":"76/2452","text":"Yuan Gao"},{"@pid":"184/8283","text":"Mia Polansky"},{"@pid":"27/2552-1","text":"Lin Zhong 0001"}]},"title":"RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision.","venue":"ISCA","pages":"255-266","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiKamWaHGPZ16","doi":"10.1109/ISCA.2016.31","ee":"https://doi.org/10.1109/ISCA.2016.31","url":"https://dblp.org/rec/conf/isca/LiKamWaHGPZ16"},
"url":"URL#2682647"
},
{
"@score":"1",
"@id":"2682648",
"info":{"authors":{"author":[{"@pid":"66/190-9","text":"Chao Li 0009"},{"@pid":"33/4679-7","text":"Zhenhua Wang 0007"},{"@pid":"184/8262","text":"Xiaofeng Hou"},{"@pid":"31/6907","text":"Haopeng Chen"},{"@pid":"88/6436","text":"Xiaoyao Liang"},{"@pid":"99/6797","text":"Minyi Guo"}]},"title":"Power Attack Defense: Securing Battery-Backed Data Centers.","venue":"ISCA","pages":"493-505","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiWHCLG16","doi":"10.1109/ISCA.2016.50","ee":"https://doi.org/10.1109/ISCA.2016.50","url":"https://dblp.org/rec/conf/isca/LiWHCLG16"},
"url":"URL#2682648"
},
{
"@score":"1",
"@id":"2682649",
"info":{"authors":{"author":[{"@pid":"85/9414","text":"Shaoli Liu"},{"@pid":"44/11216","text":"Zidong Du"},{"@pid":"17/8990","text":"Jinhua Tao"},{"@pid":"03/278","text":"Dong Han"},{"@pid":"43/4720","text":"Tao Luo"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"48/474","text":"Yunji Chen"},{"@pid":"60/419-2","text":"Tianshi Chen 0002"}]},"title":"Cambricon: An Instruction Set Architecture for Neural Networks.","venue":"ISCA","pages":"393-405","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/LiuDTHLXCC16","doi":"10.1109/ISCA.2016.42","ee":"https://doi.org/10.1109/ISCA.2016.42","url":"https://dblp.org/rec/conf/isca/LiuDTHLXCC16"},
"url":"URL#2682649"
},
{
"@score":"1",
"@id":"2682650",
"info":{"authors":{"author":[{"@pid":"84/3666","text":"Ikuo Magaki"},{"@pid":"184/8325","text":"Moein Khazraee"},{"@pid":"184/8231","text":"Luis Vega Gutierrez"},{"@pid":"09/3568","text":"Michael Bedford Taylor"}]},"title":"ASIC Clouds: Specializing the Datacenter.","venue":"ISCA","pages":"178-190","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MagakiKGT16","doi":"10.1109/ISCA.2016.25","ee":"https://doi.org/10.1109/ISCA.2016.25","url":"https://dblp.org/rec/conf/isca/MagakiKGT16"},
"url":"URL#2682650"
},
{
"@score":"1",
"@id":"2682651",
"info":{"authors":{"author":[{"@pid":"161/0102","text":"Divya Mahajan"},{"@pid":"44/8745","text":"Amir Yazdanbakhsh"},{"@pid":"115/5952","text":"Jongse Park"},{"@pid":"148/9849","text":"Bradley Thwaites"},{"@pid":"00/809","text":"Hadi Esmaeilzadeh"}]},"title":"Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration.","venue":"ISCA","pages":"66-77","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MahajanYPTE16","doi":"10.1109/ISCA.2016.16","ee":"https://doi.org/10.1109/ISCA.2016.16","url":"https://dblp.org/rec/conf/isca/MahajanYPTE16"},
"url":"URL#2682651"
},
{
"@score":"1",
"@id":"2682653",
"info":{"authors":{"author":[{"@pid":"157/2774","text":"Joshua San Miguel"},{"@pid":"61/5482","text":"Natalie D. Enright Jerger"}]},"title":"The Anytime Automaton.","venue":"ISCA","pages":"545-557","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/MiguelJ16","doi":"10.1109/ISCA.2016.54","ee":"https://doi.org/10.1109/ISCA.2016.54","url":"https://dblp.org/rec/conf/isca/MiguelJ16"},
"url":"URL#2682653"
},
{
"@score":"1",
"@id":"2682655",
"info":{"authors":{"author":[{"@pid":"159/0073","text":"Prashant J. Nair"},{"@pid":"40/5734","text":"Vilas Sridharan"},{"@pid":"60/6934","text":"Moinuddin K. Qureshi"}]},"title":"XED: Exposing On-Die Error Detection Information for Strong Memory Reliability.","venue":"ISCA","pages":"341-353","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/NairSQ16","doi":"10.1109/ISCA.2016.38","ee":"https://doi.org/10.1109/ISCA.2016.38","url":"https://dblp.org/rec/conf/isca/NairSQ16"},
"url":"URL#2682655"
},
{
"@score":"1",
"@id":"2682657",
"info":{"authors":{"author":[{"@pid":"128/6741","text":"Yunho Oh"},{"@pid":"120/9078","text":"Keunsoo Kim"},{"@pid":"162/1154","text":"Myung Kuk Yoon"},{"@pid":"18/4207","text":"Jong Hyun Park"},{"@pid":"23/7453-1","text":"Yongjun Park 0001"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"},{"@pid":"02/5812","text":"Murali Annavaram"}]},"title":"APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs.","venue":"ISCA","pages":"191-203","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/OhKYPPRA16","doi":"10.1109/ISCA.2016.26","ee":"https://doi.org/10.1109/ISCA.2016.26","url":"https://dblp.org/rec/conf/isca/OhKYPPRA16"},
"url":"URL#2682657"
},
{
"@score":"1",
"@id":"2682658",
"info":{"authors":{"author":[{"@pid":"71/5377","text":"Muhammet Mustafa Ozdal"},{"@pid":"170/0128","text":"Serif Yesil"},{"@pid":"86/938","text":"Taemin Kim"},{"@pid":"33/386","text":"Andrey Ayupov"},{"@pid":"162/5725","text":"John Greth"},{"@pid":"50/774","text":"Steven M. Burns"},{"@pid":"89/1795-1","text":"√ñzcan √ñzturk 0001"}]},"title":"Energy Efficient Architecture for Graph Analytics Accelerators.","venue":"ISCA","pages":"166-177","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/OzdalYKAGBO16","doi":"10.1109/ISCA.2016.24","ee":"https://doi.org/10.1109/ISCA.2016.24","url":"https://dblp.org/rec/conf/isca/OzdalYKAGBO16"},
"url":"URL#2682658"
},
{
"@score":"1",
"@id":"2682659",
"info":{"authors":{"author":[{"@pid":"157/2815-1","text":"Chang Hyun Park 0001"},{"@pid":"184/8264","text":"Taekyung Heo"},{"@pid":"83/5240","text":"Jaehyuk Huh"}]},"title":"Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching.","venue":"ISCA","pages":"90-102","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ParkHH16","doi":"10.1109/ISCA.2016.18","ee":"https://doi.org/10.1109/ISCA.2016.18","url":"https://dblp.org/rec/conf/isca/ParkHH16"},
"url":"URL#2682659"
},
{
"@score":"1",
"@id":"2682660",
"info":{"authors":{"author":[{"@pid":"184/8218","text":"Raghavendra Pradyumna Pothukuchi"},{"@pid":"12/2730","text":"Amin Ansari"},{"@pid":"22/1421","text":"Petros G. Voulgaris"},{"@pid":"t/JosepTorrellas","text":"Josep Torrellas"}]},"title":"Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.","venue":"ISCA","pages":"658-670","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/PothukuchiAVT16","doi":"10.1109/ISCA.2016.63","ee":"https://doi.org/10.1109/ISCA.2016.63","url":"https://dblp.org/rec/conf/isca/PothukuchiAVT16"},
"url":"URL#2682660"
},
{
"@score":"1",
"@id":"2682662",
"info":{"authors":{"author":[{"@pid":"135/8203","text":"Brandon Reagen"},{"@pid":"87/9432","text":"Paul N. Whatmough"},{"@pid":"08/9962","text":"Robert Adolf"},{"@pid":"184/8270","text":"Saketh Rama"},{"@pid":"177/3977","text":"Hyunkwang Lee"},{"@pid":"72/6528","text":"Sae Kyu Lee"},{"@pid":"40/6058","text":"Jos√© Miguel Hern√°ndez-Lobato"},{"@pid":"21/5583","text":"Gu-Yeon Wei"},{"@pid":"30/135","text":"David M. Brooks"}]},"title":"Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.","venue":"ISCA","pages":"267-278","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ReagenWARLLHWB16","doi":"10.1109/ISCA.2016.32","ee":"https://doi.org/10.1109/ISCA.2016.32","url":"https://dblp.org/rec/conf/isca/ReagenWARLLHWB16"},
"url":"URL#2682662"
},
{
"@score":"1",
"@id":"2682664",
"info":{"authors":{"author":[{"@pid":"184/8244","text":"Hoseok Seol"},{"@pid":"65/11470","text":"Wongyu Shin"},{"@pid":"81/11177","text":"Jaemin Jang"},{"@pid":"147/1000","text":"Jungwhan Choi"},{"@pid":"163/0004","text":"Jinwoong Suh"},{"@pid":"75/34","text":"Lee-Sup Kim"}]},"title":"Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity.","venue":"ISCA","pages":"719-730","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SeolSJCSK16","doi":"10.1109/ISCA.2016.68","ee":"https://doi.org/10.1109/ISCA.2016.68","url":"https://dblp.org/rec/conf/isca/SeolSJCSK16"},
"url":"URL#2682664"
},
{
"@score":"1",
"@id":"2682665",
"info":{"authors":{"author":[{"@pid":"87/9640","text":"Ali Shafiee"},{"@pid":"173/5588","text":"Anirban Nag"},{"@pid":"74/2786","text":"Naveen Muralimanohar"},{"@pid":"20/6518","text":"Rajeev Balasubramonian"},{"@pid":"34/9429","text":"John Paul Strachan"},{"@pid":"74/8189","text":"Miao Hu"},{"@pid":"67/802","text":"R. Stanley Williams"},{"@pid":"37/44","text":"Vivek Srikumar"}]},"title":"ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.","venue":"ISCA","pages":"14-26","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShafieeNMBSHWS16","doi":"10.1109/ISCA.2016.12","ee":"https://doi.org/10.1109/ISCA.2016.12","url":"https://dblp.org/rec/conf/isca/ShafieeNMBSHWS16"},
"url":"URL#2682665"
},
{
"@score":"1",
"@id":"2682666",
"info":{"authors":{"author":[{"@pid":"183/0763","text":"Sagi Shahar"},{"@pid":"184/8323","text":"Shai Bergman"},{"@pid":"94/2996","text":"Mark Silberstein"}]},"title":"ActivePointers: A Case for Software Address Translation on GPUs.","venue":"ISCA","pages":"596-608","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ShaharBS16","doi":"10.1109/ISCA.2016.58","ee":"https://doi.org/10.1109/ISCA.2016.58","url":"https://dblp.org/rec/conf/isca/ShaharBS16"},
"url":"URL#2682666"
},
{
"@score":"1",
"@id":"2682667",
"info":{"authors":{"author":[{"@pid":"123/2640","text":"Faissal M. Sleiman"},{"@pid":"01/1282","text":"Thomas F. Wenisch"}]},"title":"Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading.","venue":"ISCA","pages":"431-443","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/SleimanW16","doi":"10.1109/ISCA.2016.45","ee":"https://doi.org/10.1109/ISCA.2016.45","url":"https://dblp.org/rec/conf/isca/SleimanW16"},
"url":"URL#2682667"
},
{
"@score":"1",
"@id":"2682668",
"info":{"authors":{"author":[{"@pid":"131/5123","text":"Christopher Torng"},{"@pid":"184/8290","text":"Moyang Wang"},{"@pid":"20/4601","text":"Christopher Batten"}]},"title":"Asymmetry-Aware Work-Stealing Runtimes.","venue":"ISCA","pages":"40-52","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TorngWB16","doi":"10.1109/ISCA.2016.14","ee":"https://doi.org/10.1109/ISCA.2016.14","url":"https://dblp.org/rec/conf/isca/TorngWB16"},
"url":"URL#2682668"
},
{
"@score":"1",
"@id":"2682670",
"info":{"authors":{"author":[{"@pid":"76/1857-1","text":"Hung-Wei Tseng 0001"},{"@pid":"184/8314","text":"Qianchen Zhao"},{"@pid":"168/1921-4","text":"Yuxiao Zhou 0004"},{"@pid":"75/9636","text":"Mark Gahagan"},{"@pid":"97/3886","text":"Steven Swanson"}]},"title":"Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing.","venue":"ISCA","pages":"53-65","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/TsengZZGS16","doi":"10.1109/ISCA.2016.15","ee":"https://doi.org/10.1109/ISCA.2016.15","url":"https://dblp.org/rec/conf/isca/TsengZZGS16"},
"url":"URL#2682670"
},
{
"@score":"1",
"@id":"2682672",
"info":{"authors":{"author":[{"@pid":"92/1375-10","text":"Jin Wang 0010"},{"@pid":"67/754","text":"Norm Rubin"},{"@pid":"03/4794","text":"Albert Sidelnik"},{"@pid":"14/5230","text":"Sudhakar Yalamanchili"}]},"title":"LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs.","venue":"ISCA","pages":"583-595","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangRSY16","doi":"10.1109/ISCA.2016.57","ee":"https://doi.org/10.1109/ISCA.2016.57","url":"https://dblp.org/rec/conf/isca/WangRSY16"},
"url":"URL#2682672"
},
{
"@score":"1",
"@id":"2682673",
"info":{"authors":{"author":[{"@pid":"128/4145-1","text":"Siyang Wang 0001"},{"@pid":"95/3760-11","text":"Xiangyu Zhang 0011"},{"@pid":"17/7624","text":"Yuxuan Li"},{"@pid":"163/9459","text":"Ramin Bashizade"},{"@pid":"64/2155","text":"Song Yang"},{"@pid":"68/2321","text":"Chris Dwyer"},{"@pid":"l/ARLebeck","text":"Alvin R. Lebeck"}]},"title":"Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.","venue":"ISCA","pages":"558-569","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WangZLBYDL16","doi":"10.1109/ISCA.2016.55","ee":"https://doi.org/10.1109/ISCA.2016.55","url":"https://dblp.org/rec/conf/isca/WangZLBYDL16"},
"url":"URL#2682673"
},
{
"@score":"1",
"@id":"2682674",
"info":{"authors":{"author":{"@pid":"30/4954-1","text":"Daniel Wong 0001"}},"title":"Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers.","venue":"ISCA","pages":"481-492","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/Wong16","doi":"10.1109/ISCA.2016.49","ee":"https://doi.org/10.1109/ISCA.2016.49","url":"https://dblp.org/rec/conf/isca/Wong16"},
"url":"URL#2682674"
},
{
"@score":"1",
"@id":"2682675",
"info":{"authors":{"author":[{"@pid":"87/2533","text":"Qiang Wu"},{"@pid":"01/9257","text":"Qingyuan Deng"},{"@pid":"57/3399","text":"Lakshmi Ganesh"},{"@pid":"66/8857","text":"Chang-Hong Hsu"},{"@pid":"18/2609","text":"Yun Jin"},{"@pid":"27/343","text":"Sanjeev Kumar"},{"@pid":"89/6764","text":"Bin Li"},{"@pid":"25/1821","text":"Justin Meza"},{"@pid":"93/2816","text":"Yee Jiun Song"}]},"title":"Dynamo: Facebook&apos;s Data Center-Wide Power Management System.","venue":"ISCA","pages":"469-480","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/WuDGHJKLMS16","doi":"10.1109/ISCA.2016.48","ee":"https://doi.org/10.1109/ISCA.2016.48","url":"https://dblp.org/rec/conf/isca/WuDGHJKLMS16"},
"url":"URL#2682675"
},
{
"@score":"1",
"@id":"2682677",
"info":{"authors":{"author":[{"@pid":"151/5435","text":"Qiumin Xu"},{"@pid":"56/9122","text":"Hyeran Jeon"},{"@pid":"120/9078","text":"Keunsoo Kim"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"},{"@pid":"02/5812","text":"Murali Annavaram"}]},"title":"Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.","venue":"ISCA","pages":"230-242","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/XuJKRA16","doi":"10.1109/ISCA.2016.29","ee":"https://doi.org/10.1109/ISCA.2016.29","url":"https://dblp.org/rec/conf/isca/XuJKRA16"},
"url":"URL#2682677"
},
{
"@score":"1",
"@id":"2682678",
"info":{"authors":{"author":[{"@pid":"25/4120-9","text":"Yuan Yao 0009"},{"@pid":"57/5135","text":"Zhonghai Lu"}]},"title":"Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs.","venue":"ISCA","pages":"279-290","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YaoL16","doi":"10.1109/ISCA.2016.33","ee":"https://doi.org/10.1109/ISCA.2016.33","url":"https://dblp.org/rec/conf/isca/YaoL16"},
"url":"URL#2682678"
},
{
"@score":"1",
"@id":"2682679",
"info":{"authors":{"author":[{"@pid":"162/1154","text":"Myung Kuk Yoon"},{"@pid":"120/9078","text":"Keunsoo Kim"},{"@pid":"24/11139","text":"Sangpil Lee"},{"@pid":"r/WonWooRo","text":"Won Woo Ro"},{"@pid":"02/5812","text":"Murali Annavaram"}]},"title":"Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.","venue":"ISCA","pages":"609-621","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/YoonKLRA16","doi":"10.1109/ISCA.2016.59","ee":"https://doi.org/10.1109/ISCA.2016.59","url":"https://dblp.org/rec/conf/isca/YoonKLRA16"},
"url":"URL#2682679"
},
{
"@score":"1",
"@id":"2682681",
"info":{"authors":{"author":[{"@pid":"89/5923","text":"Yunqi Zhang"},{"@pid":"18/389","text":"David Meisner"},{"@pid":"48/6796","text":"Jason Mars"},{"@pid":"35/1464","text":"Lingjia Tang"}]},"title":"Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference.","venue":"ISCA","pages":"456-468","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangMMT16","doi":"10.1109/ISCA.2016.47","ee":"https://doi.org/10.1109/ISCA.2016.47","url":"https://dblp.org/rec/conf/isca/ZhangMMT16"},
"url":"URL#2682681"
},
{
"@score":"1",
"@id":"2682682",
"info":{"authors":{"author":[{"@pid":"46/9860","text":"Lunkai Zhang"},{"@pid":"184/8239","text":"Brian Neely"},{"@pid":"f/DianaFranklin","text":"Diana Franklin"},{"@pid":"39/6944","text":"Dmitri B. Strukov"},{"@pid":"x/YuanXie","text":"Yuan Xie 0001"},{"@pid":"c/FTChong","text":"Frederic T. Chong"}]},"title":"Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs.","venue":"ISCA","pages":"519-531","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhangNFSXC16","doi":"10.1109/ISCA.2016.52","ee":"https://doi.org/10.1109/ISCA.2016.52","url":"https://dblp.org/rec/conf/isca/ZhangNFSXC16"},
"url":"URL#2682682"
},
{
"@score":"1",
"@id":"2682684",
"info":{"authors":{"author":[{"@pid":"142/3202","text":"Yanqi Zhou"},{"@pid":"h/HenryHoffmann","text":"Henry Hoffmann"},{"@pid":"49/4239","text":"David Wentzlaff"}]},"title":"CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture.","venue":"ISCA","pages":"682-694","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhouHW16","doi":"10.1109/ISCA.2016.65","ee":"https://doi.org/10.1109/ISCA.2016.65","url":"https://dblp.org/rec/conf/isca/ZhouHW16"},
"url":"URL#2682684"
},
{
"@score":"1",
"@id":"2682685",
"info":{"authors":{"author":[{"@pid":"142/3202","text":"Yanqi Zhou"},{"@pid":"49/4239","text":"David Wentzlaff"}]},"title":"MITTS: Memory Inter-arrival Time Traffic Shaping.","venue":"ISCA","pages":"532-544","year":"2016","type":"Conference and Workshop Papers","access":"closed","key":"conf/isca/ZhouW16","doi":"10.1109/ISCA.2016.53","ee":"https://doi.org/10.1109/ISCA.2016.53","url":"https://dblp.org/rec/conf/isca/ZhouW16"},
"url":"URL#2682685"
},
{
"@score":"1",
"@id":"2746325",
"info":{"title":"43rd ACM/IEEE Annual International Symposium on Computer Architecture, ISCA 2016, Seoul, South Korea, June 18-22, 2016","venue":"ISCA","publisher":"IEEE Computer Society","year":"2016","type":"Editorship","key":"conf/isca/2016","ee":"https://ieeexplore.ieee.org/xpl/conhome/7551325/proceeding","url":"https://dblp.org/rec/conf/isca/2016"},
"url":"URL#2746325"
}
]
}
}
}