
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116924                       # Number of seconds simulated
sim_ticks                                116923726794                       # Number of ticks simulated
final_tick                               1169592744859                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  44126                       # Simulator instruction rate (inst/s)
host_op_rate                                    55596                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2343738                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894160                       # Number of bytes of host memory used
host_seconds                                 49887.71                       # Real time elapsed on the host
sim_insts                                  2201359225                       # Number of instructions simulated
sim_ops                                    2773561188                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1736832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       445696                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2186112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       831872                       # Number of bytes written to this memory
system.physmem.bytes_written::total            831872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13569                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3482                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17079                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6499                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6499                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14854402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3811852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                18696907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14231                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30652                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7114655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7114655                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7114655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14854402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3811852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               25811562                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               140364619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23415897                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18974116                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2028221                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9413917                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8989541                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503360                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90035                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102136176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128881658                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23415897                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11492901                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28158571                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6582991                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2854929                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11919366                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1638288                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137658985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.143144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.557144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109500414     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2650733      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2021017      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4954287      3.60%     86.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1114479      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1602285      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1212577      0.88%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761962      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13841231     10.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137658985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166822                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.918192                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100942383                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4411792                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27726757                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110358                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4467693                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4042848                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41621                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155488782                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76344                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4467693                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101795539                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1232365                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1744647                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26974918                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1443821                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153894158                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        15956                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        267122                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       601922                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       145171                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216210263                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716767096                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716767096                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45514753                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37858                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21324                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4967941                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14845710                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7249763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       123217                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1610898                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151165774                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37847                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140415783                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189637                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27586758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59732456                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    137658985                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.020026                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.566100                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     78862929     57.29%     57.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24697754     17.94%     75.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11546680      8.39%     83.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8463626      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7530735      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2988914      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2960691      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459113      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       148543      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137658985                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         565147     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        114477     13.92%     82.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       142620     17.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117852067     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111295      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13256011      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7179876      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140415783                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000365                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             822244                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005856                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419502432                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178790799                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136889685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141238027                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       344265                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3611742                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1004                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       223990                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4467693                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         775689                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        90716                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151203621                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14845710                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7249763                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21313                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1103792                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1156317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2260109                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137891241                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12740119                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2524542                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19918204                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19585844                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7178085                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.982379                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137069881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136889685                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82103380                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227450725                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.975244                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360972                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28395639                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2031803                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133191292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.922053                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82820989     62.18%     62.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23563960     17.69%     79.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10387386      7.80%     87.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5443000      4.09%     91.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4336850      3.26%     95.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1561017      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322747      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       990008      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2765335      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133191292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2765335                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281631031                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306878065                       # The number of ROB writes
system.switch_cpus0.timesIdled                  67692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2705634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.403646                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.403646                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.712430                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.712430                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621778954                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190670986                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145453541                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               140364619                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23701991                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19419108                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2005462                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9755592                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9381341                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2426080                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92438                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    105026390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127180574                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23701991                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11807421                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27577264                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6016945                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3257805                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12289956                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1567835                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139855639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.112900                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.536929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112278375     80.28%     80.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2223123      1.59%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3801998      2.72%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2193959      1.57%     86.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1720154      1.23%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1529088      1.09%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          925133      0.66%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2311024      1.65%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12872785      9.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139855639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168860                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906073                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       104384814                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4408557                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26996734                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        71564                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3993969                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3884354                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153330572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1211                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3993969                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       104907200                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         599944                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2930321                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26528782                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       895420                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     152290103                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         93793                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       519314                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    214958323                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    708538505                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    708538505                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172111689                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        42846634                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17153                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2627915                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14167991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7231500                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70224                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1643845                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         147287790                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34253                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138213121                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        88676                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21989325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48888711                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139855639                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.988256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547869                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83452130     59.67%     59.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21644204     15.48%     75.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11664130      8.34%     83.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8666442      6.20%     89.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8434817      6.03%     95.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3137206      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2359492      1.69%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       318663      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       178555      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139855639                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         123145     28.03%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164379     37.41%     65.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151831     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116646122     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1872118      1.35%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17099      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12471278      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7206504      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138213121                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.984672                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             439355                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003179                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    416809912                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    169311600                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135265679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138652476                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       284907                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2984193                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       119426                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3993969                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         401877                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        53670                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    147322043                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       825335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14167991                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7231500                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17153                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         43502                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1151185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1069509                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2220694                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    136065912                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12158275                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2147209                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19364569                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19261317                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7206294                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.969375                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135265721                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135265679                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80000842                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        221597601                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.963674                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361019                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100070588                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123351337                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23970990                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2022404                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135861670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.907919                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.715957                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     85977200     63.28%     63.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24041818     17.70%     80.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9399974      6.92%     87.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4948733      3.64%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4211471      3.10%     94.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2021583      1.49%     96.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       950798      0.70%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1475959      1.09%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2834134      2.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135861670                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100070588                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123351337                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18295872                       # Number of memory references committed
system.switch_cpus1.commit.loads             11183798                       # Number of loads committed
system.switch_cpus1.commit.membars              17100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17896882                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111048096                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2551289                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2834134                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           280349863                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          298640324                       # The number of ROB writes
system.switch_cpus1.timesIdled                  23591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 508980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100070588                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123351337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100070588                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.402656                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.402656                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712933                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712933                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       611889582                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188850711                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143125005                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34200                       # number of misc regfile writes
system.l2.replacements                          17079                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1168681                       # Total number of references to valid blocks.
system.l2.sampled_refs                          49847                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.445363                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1649.115634                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.770670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5406.826563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.917057                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1584.597259                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          13840.054255                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst             18.929006                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          10243.789556                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.050327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000329                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.165003                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000394                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.048358                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.422365                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000578                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.312616                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        59482                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29532                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   89014                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            31452                       # number of Writeback hits
system.l2.Writeback_hits::total                 31452                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        59482                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29532                       # number of demand (read+write) hits
system.l2.demand_hits::total                    89014                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        59482                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29532                       # number of overall hits
system.l2.overall_hits::total                   89014                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13569                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3482                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17079                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13569                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3482                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17079                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13569                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3482                       # number of overall misses
system.l2.overall_misses::total                 17079                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2263087                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2617352003                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2600167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    712564472                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3334779729                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2263087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2617352003                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2600167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    712564472                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3334779729                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2263087                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2617352003                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2600167                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    712564472                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3334779729                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33014                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106093                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        31452                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             31452                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73051                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33014                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106093                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73051                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33014                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106093                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.185747                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.105470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.160981                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.185747                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.105470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.160981                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.185747                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.105470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.160981                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 174083.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 192892.033532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 173344.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 204642.295233                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 195256.146671                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 174083.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 192892.033532                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 173344.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 204642.295233                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 195256.146671                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 174083.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 192892.033532                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 173344.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 204642.295233                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 195256.146671                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6499                       # number of writebacks
system.l2.writebacks::total                      6499                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13569                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3482                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17079                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             17079                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            17079                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1506547                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1826759439                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1727936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    509754754                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2339748676                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1506547                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1826759439                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1727936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    509754754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2339748676                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1506547                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1826759439                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1727936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    509754754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2339748676                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.185747                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.105470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.160981                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.185747                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.105470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.160981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.185747                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.105470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.160981                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 115888.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 134627.418306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 115195.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146397.114877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 136995.648223                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 115888.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 134627.418306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 115195.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 146397.114877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 136995.648223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 115888.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 134627.418306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 115195.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 146397.114877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 136995.648223                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996344                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011926967                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040175.336694                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996344                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11919350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11919350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11919350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11919350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11919350                       # number of overall hits
system.cpu0.icache.overall_hits::total       11919350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3056181                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3056181                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3056181                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3056181                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3056181                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3056181                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11919366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11919366                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11919366                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11919366                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11919366                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11919366                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 191011.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 191011.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 191011.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 191011.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 191011.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 191011.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2370987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2370987                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2370987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2370987                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2370987                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2370987                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 182383.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 182383.615385                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 182383.615385                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 182383.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 182383.615385                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 182383.615385                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73051                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179582323                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73307                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2449.729535                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510155                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489845                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900430                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099570                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9591509                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9591509                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        21091                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        21091                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16584214                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16584214                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16584214                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16584214                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176134                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176134                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176134                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176134                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176134                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176134                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18412388874                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18412388874                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18412388874                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18412388874                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18412388874                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18412388874                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9767643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9767643                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        21091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        21091                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16760348                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16760348                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16760348                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16760348                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018032                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018032                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010509                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010509                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010509                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010509                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 104536.255771                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 104536.255771                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 104536.255771                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 104536.255771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 104536.255771                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 104536.255771                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21686                       # number of writebacks
system.cpu0.dcache.writebacks::total            21686                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103083                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103083                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103083                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103083                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103083                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73051                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73051                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73051                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73051                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73051                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6621535309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6621535309                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6621535309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6621535309                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6621535309                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6621535309                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90642.637459                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90642.637459                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90642.637459                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90642.637459                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90642.637459                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90642.637459                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.997256                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013586226                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2198668.603037                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997256                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12289940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12289940                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12289940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12289940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12289940                       # number of overall hits
system.cpu1.icache.overall_hits::total       12289940                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3043017                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3043017                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3043017                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3043017                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3043017                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3043017                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12289956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12289956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12289956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12289956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12289956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12289956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 190188.562500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 190188.562500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 190188.562500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 190188.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 190188.562500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 190188.562500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2725067                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2725067                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2725067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2725067                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2725067                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2725067                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 181671.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 181671.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 181671.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 181671.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 181671.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 181671.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33014                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162547955                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33270                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4885.721521                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.030618                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.969382                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902463                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097537                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9066331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9066331                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7077875                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7077875                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17126                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17126                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16144206                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16144206                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16144206                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16144206                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        84455                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        84455                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        84455                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         84455                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        84455                       # number of overall misses
system.cpu1.dcache.overall_misses::total        84455                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7650903319                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7650903319                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7650903319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7650903319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7650903319                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7650903319                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9150786                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9150786                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7077875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7077875                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16228661                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16228661                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16228661                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16228661                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009229                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005204                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 90591.478527                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 90591.478527                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 90591.478527                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90591.478527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 90591.478527                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90591.478527                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9766                       # number of writebacks
system.cpu1.dcache.writebacks::total             9766                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51441                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51441                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51441                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51441                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51441                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33014                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33014                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33014                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33014                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33014                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2672863016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2672863016                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2672863016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2672863016                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2672863016                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2672863016                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80961.501666                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80961.501666                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 80961.501666                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80961.501666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 80961.501666                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80961.501666                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
